Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 00:05:08 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 957 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.160      -61.895                     14                 2168        0.051        0.000                      0                 2168        3.000        0.000                       0                   963  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100_clk_wiz_0          -7.160      -61.895                     14                 2168        0.122        0.000                      0                 2168        4.500        0.000                       0                   959  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_100_clk_wiz_0_1        -7.160      -61.886                     14                 2168        0.122        0.000                      0                 2168        4.500        0.000                       0                   959  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_clk_wiz_0_1  clk_100_clk_wiz_0         -7.160      -61.895                     14                 2168        0.051        0.000                      0                 2168  
clk_100_clk_wiz_0    clk_100_clk_wiz_0_1       -7.160      -61.895                     14                 2168        0.051        0.000                      0                 2168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -7.160ns,  Total Violation      -61.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.160ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     8.909    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.160    

Slack (VIOLATED) :        -7.148ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     8.921    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.148    

Slack (VIOLATED) :        -6.786ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 5.026ns (30.389%)  route 11.513ns (69.611%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.350    14.247    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.371 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    15.038    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.162 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.709    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     8.923    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                         -15.709    
  -------------------------------------------------------------------
                         slack                                 -6.786    

Slack (VIOLATED) :        -6.574ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.324ns  (logic 5.026ns (30.789%)  route 11.298ns (69.211%))
  Logic Levels:           20  (CARRY4=6 LUT3=6 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.353    15.494    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.987    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     8.920    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -6.574    

Slack (VIOLATED) :        -5.999ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.782ns  (logic 4.902ns (31.060%)  route 10.880ns (68.940%))
  Logic Levels:           19  (CARRY4=6 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.415    14.953    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.071     8.985    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     8.954    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -5.999    

Slack (VIOLATED) :        -5.991ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.839ns  (logic 5.026ns (31.732%)  route 10.813ns (68.268%))
  Logic Levels:           20  (CARRY4=6 LUT3=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.348    14.885    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    15.009 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    15.009    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.987    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.018    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                 -5.991    

Slack (VIOLATED) :        -5.355ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.140ns  (logic 4.778ns (31.559%)  route 10.362ns (68.441%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.414    14.310    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.986    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     8.955    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                 -5.355    

Slack (VIOLATED) :        -4.270ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.041ns  (logic 4.530ns (32.263%)  route 9.511ns (67.736%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.702    13.211    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.986    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     8.941    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                 -4.270    

Slack (VIOLATED) :        -4.255ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 4.654ns (32.994%)  route 9.452ns (67.006%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.643    13.152    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.276 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.276    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.071     8.990    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.021    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                 -4.255    

Slack (VIOLATED) :        -2.885ns  (required time - arrival time)
  Source:                 inputs_reg[10][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 4.311ns (33.811%)  route 8.439ns (66.189%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.712    -0.828    JA_OBUF[4]
    SLICE_X0Y79          FDRE                                         r  inputs_reg[10][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  inputs_reg[10][3]_replica/Q
                         net (fo=1, routed)           0.584     0.213    u_mean/inputs_reg_n_0_[10][3]_repN_alias
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     0.337 r  u_mean/result0__50_carry__0_i_4/O
                         net (fo=1, routed)           1.074     1.411    u_mean/result0__50_carry__0_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.937 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.250 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.851    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.157 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.201    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.751 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.751    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.970 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.571    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.866 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.499    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.095 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.858    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.164 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.684    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.808 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.481    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.605 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.157    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.769    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.419    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.379    11.923    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.597     8.577    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.071     9.065    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.037    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                 -2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.371    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.570    -0.594    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.136    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.509    -0.320    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.261    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.597    -0.567    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.868    -0.805    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.463    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.602    -0.562    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.285 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.428    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.599    -0.565    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.361    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.870    -0.803    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.460    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.867    -0.806    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.600    -0.564    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.354    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.871    -0.802    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.551    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.460    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.320    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.275 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.876    -0.797    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.427    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X8Y89          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch0[3]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[0]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091    -0.487    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch12_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch12[3]
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[12]_i_1_n_0
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.091    -0.487    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90      DB/db_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      DB/db_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66      DB/shift_swtch10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65      DB/shift_swtch10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65      DB/shift_swtch10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65      DB/shift_swtch10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65      DB/shift_swtch11_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65      DB/shift_swtch11_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y100    DB/shift_swtch12_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      OUTMUX/BINBCD/bin_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84      OUTMUX/BINBCD/bin_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90      DB/db_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90      DB/db_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      DB/shift_pb4_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      DB/shift_pb4_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0_1
  To Clock:  clk_100_clk_wiz_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -7.160ns,  Total Violation      -61.886ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.160ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.985    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     8.910    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.160    

Slack (VIOLATED) :        -7.148ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.985    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     8.922    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.148    

Slack (VIOLATED) :        -6.785ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 5.026ns (30.389%)  route 11.513ns (69.611%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.350    14.247    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.371 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    15.038    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.162 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.709    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.985    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     8.924    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                         -15.709    
  -------------------------------------------------------------------
                         slack                                 -6.785    

Slack (VIOLATED) :        -6.574ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.324ns  (logic 5.026ns (30.789%)  route 11.298ns (69.211%))
  Logic Levels:           20  (CARRY4=6 LUT3=6 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.353    15.494    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.988    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     8.921    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -6.574    

Slack (VIOLATED) :        -5.998ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.782ns  (logic 4.902ns (31.060%)  route 10.880ns (68.940%))
  Logic Levels:           19  (CARRY4=6 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.415    14.953    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.071     8.986    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     8.955    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -5.998    

Slack (VIOLATED) :        -5.991ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.839ns  (logic 5.026ns (31.732%)  route 10.813ns (68.268%))
  Logic Levels:           20  (CARRY4=6 LUT3=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.348    14.885    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    15.009 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    15.009    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.988    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.019    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                 -5.991    

Slack (VIOLATED) :        -5.355ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.140ns  (logic 4.778ns (31.559%)  route 10.362ns (68.441%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.414    14.310    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.987    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     8.956    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                 -5.355    

Slack (VIOLATED) :        -4.269ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.041ns  (logic 4.530ns (32.263%)  route 9.511ns (67.736%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.702    13.211    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.987    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     8.942    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                 -4.269    

Slack (VIOLATED) :        -4.254ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 4.654ns (32.994%)  route 9.452ns (67.006%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.643    13.152    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.276 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.276    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.071     8.991    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.022    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                 -4.254    

Slack (VIOLATED) :        -2.885ns  (required time - arrival time)
  Source:                 inputs_reg[10][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 4.311ns (33.811%)  route 8.439ns (66.189%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.712    -0.828    JA_OBUF[4]
    SLICE_X0Y79          FDRE                                         r  inputs_reg[10][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  inputs_reg[10][3]_replica/Q
                         net (fo=1, routed)           0.584     0.213    u_mean/inputs_reg_n_0_[10][3]_repN_alias
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     0.337 r  u_mean/result0__50_carry__0_i_4/O
                         net (fo=1, routed)           1.074     1.411    u_mean/result0__50_carry__0_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.937 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.250 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.851    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.157 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.201    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.751 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.751    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.970 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.571    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.866 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.499    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.095 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.858    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.164 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.684    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.808 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.481    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.605 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.157    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.769    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.419    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.379    11.923    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.597     8.577    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.071     9.066    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.038    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                 -2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.371    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.570    -0.594    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.136    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.509    -0.320    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.261    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.597    -0.567    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.868    -0.805    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.463    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.602    -0.562    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.285 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.428    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.599    -0.565    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.361    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.870    -0.803    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.460    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.867    -0.806    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.600    -0.564    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.354    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.871    -0.802    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.551    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.460    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.320    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.275 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.876    -0.797    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.427    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X8Y89          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch0[3]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[0]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091    -0.487    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch12_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch12[3]
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[12]_i_1_n_0
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.091    -0.487    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90      DB/db_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      DB/db_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66      DB/shift_swtch10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65      DB/shift_swtch10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65      DB/shift_swtch10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65      DB/shift_swtch10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65      DB/shift_swtch11_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65      DB/shift_swtch11_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y100    DB/shift_swtch12_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      OUTMUX/BINBCD/bin_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84      OUTMUX/BINBCD/bin_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90      DB/db_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90      DB/db_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      DB/shift_pb4_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      DB/shift_pb4_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0_1
  To Clock:  clk_100_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -7.160ns,  Total Violation      -61.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.160ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     8.909    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.160    

Slack (VIOLATED) :        -7.148ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     8.921    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.148    

Slack (VIOLATED) :        -6.786ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 5.026ns (30.389%)  route 11.513ns (69.611%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.350    14.247    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.371 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    15.038    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.162 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.709    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     8.923    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                         -15.709    
  -------------------------------------------------------------------
                         slack                                 -6.786    

Slack (VIOLATED) :        -6.574ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.324ns  (logic 5.026ns (30.789%)  route 11.298ns (69.211%))
  Logic Levels:           20  (CARRY4=6 LUT3=6 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.353    15.494    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.987    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     8.920    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -6.574    

Slack (VIOLATED) :        -5.999ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.782ns  (logic 4.902ns (31.060%)  route 10.880ns (68.940%))
  Logic Levels:           19  (CARRY4=6 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.415    14.953    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.071     8.985    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     8.954    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -5.999    

Slack (VIOLATED) :        -5.991ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.839ns  (logic 5.026ns (31.732%)  route 10.813ns (68.268%))
  Logic Levels:           20  (CARRY4=6 LUT3=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.348    14.885    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    15.009 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    15.009    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.987    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.018    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                 -5.991    

Slack (VIOLATED) :        -5.355ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.140ns  (logic 4.778ns (31.559%)  route 10.362ns (68.441%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.414    14.310    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.986    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     8.955    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                 -5.355    

Slack (VIOLATED) :        -4.270ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.041ns  (logic 4.530ns (32.263%)  route 9.511ns (67.736%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.702    13.211    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.986    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     8.941    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                 -4.270    

Slack (VIOLATED) :        -4.255ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 4.654ns (32.994%)  route 9.452ns (67.006%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.643    13.152    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.276 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.276    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.071     8.990    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.021    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                 -4.255    

Slack (VIOLATED) :        -2.885ns  (required time - arrival time)
  Source:                 inputs_reg[10][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 4.311ns (33.811%)  route 8.439ns (66.189%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.712    -0.828    JA_OBUF[4]
    SLICE_X0Y79          FDRE                                         r  inputs_reg[10][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  inputs_reg[10][3]_replica/Q
                         net (fo=1, routed)           0.584     0.213    u_mean/inputs_reg_n_0_[10][3]_repN_alias
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     0.337 r  u_mean/result0__50_carry__0_i_4/O
                         net (fo=1, routed)           1.074     1.411    u_mean/result0__50_carry__0_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.937 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.250 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.851    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.157 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.201    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.751 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.751    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.970 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.571    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.866 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.499    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.095 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.858    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.164 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.684    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.808 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.481    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.605 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.157    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.769    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.419    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.379    11.923    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.597     8.577    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.071     9.065    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.037    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                 -2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.371    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.071    -0.497    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.422    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.570    -0.594    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.136    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.509    -0.320    
                         clock uncertainty            0.071    -0.249    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.190    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.597    -0.567    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.868    -0.805    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.071    -0.483    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.602    -0.562    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.285 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.071    -0.478    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.357    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.599    -0.565    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.361    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.870    -0.803    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.071    -0.481    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.389    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.867    -0.806    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.071    -0.484    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.393    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.600    -0.564    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.354    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.871    -0.802    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.551    
                         clock uncertainty            0.071    -0.480    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.389    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.320    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.275 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.876    -0.797    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.071    -0.477    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.356    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X8Y89          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch0[3]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[0]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.071    -0.507    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091    -0.416    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch12_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch12[3]
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[12]_i_1_n_0
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.071    -0.507    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.091    -0.416    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -7.160ns,  Total Violation      -61.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.160ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     8.909    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.160    

Slack (VIOLATED) :        -7.148ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 5.150ns (30.475%)  route 11.749ns (69.525%))
  Logic Levels:           21  (CARRY4=6 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 f  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.613    15.755    u_mean/result_reg[2]_bret_bret__1
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.879 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    16.069    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     8.921    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -7.148    

Slack (VIOLATED) :        -6.786ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 5.026ns (30.389%)  route 11.513ns (69.611%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.350    14.247    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.371 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    15.038    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.162 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.709    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.516     8.496    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.071     8.984    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     8.923    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                         -15.709    
  -------------------------------------------------------------------
                         slack                                 -6.786    

Slack (VIOLATED) :        -6.574ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.324ns  (logic 5.026ns (30.789%)  route 11.298ns (69.211%))
  Logic Levels:           20  (CARRY4=6 LUT3=6 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.481    15.018    u_mean/c[2]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.124    15.142 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.353    15.494    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.987    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     8.920    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -6.574    

Slack (VIOLATED) :        -5.999ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.782ns  (logic 4.902ns (31.060%)  route 10.880ns (68.940%))
  Logic Levels:           19  (CARRY4=6 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.415    14.953    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.071     8.985    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     8.954    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -5.999    

Slack (VIOLATED) :        -5.991ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.839ns  (logic 5.026ns (31.732%)  route 10.813ns (68.268%))
  Logic Levels:           20  (CARRY4=6 LUT3=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.161    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.285 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.774    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.424    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.761    12.308    u_mean/c[6]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.432 r  u_mean/result[7]_i_4/O
                         net (fo=2, routed)           0.722    13.154    u_mean/result[7]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.362    13.641    u_mean/result[6]_i_4_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.765 r  u_mean/result[5]_i_4/O
                         net (fo=2, routed)           0.648    14.413    u_mean/result[5]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.537 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.348    14.885    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    15.009 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    15.009    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.071     8.987    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.018    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                 -5.991    

Slack (VIOLATED) :        -5.355ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.140ns  (logic 4.778ns (31.559%)  route 10.362ns (68.441%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.360    12.869    u_mean/c[5]
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.780    13.773    u_mean/result[6]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.414    14.310    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.986    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     8.955    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                 -5.355    

Slack (VIOLATED) :        -4.270ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.041ns  (logic 4.530ns (32.263%)  route 9.511ns (67.736%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.702    13.211    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.071     8.986    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     8.941    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                 -4.270    

Slack (VIOLATED) :        -4.255ns  (required time - arrival time)
  Source:                 inputs_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 4.654ns (32.994%)  route 9.452ns (67.006%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.710    -0.830    JA_OBUF[4]
    SLICE_X4Y78          FDRE                                         r  inputs_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  inputs_reg[11][0]/Q
                         net (fo=6, routed)           0.777     0.404    u_mean/inputs_reg[11][15][0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.124     0.528 r  u_mean/result0__50_carry_i_3/O
                         net (fo=1, routed)           0.792     1.320    u_mean/result0__50_carry_i_3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.827 r  u_mean/result0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     1.827    u_mean/result0__50_carry_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.254 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.855    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.161 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.205    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.755 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.755    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.974 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.575    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.870 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.503    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.099 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.862    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.168 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.688    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.485    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.693    10.302    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.920    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.308    11.352    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.385    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.509 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.643    13.152    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.276 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.276    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.071     8.990    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.021    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                 -4.255    

Slack (VIOLATED) :        -2.885ns  (required time - arrival time)
  Source:                 inputs_reg[10][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 4.311ns (33.811%)  route 8.439ns (66.189%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.712    -0.828    JA_OBUF[4]
    SLICE_X0Y79          FDRE                                         r  inputs_reg[10][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  inputs_reg[10][3]_replica/Q
                         net (fo=1, routed)           0.584     0.213    u_mean/inputs_reg_n_0_[10][3]_repN_alias
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     0.337 r  u_mean/result0__50_carry__0_i_4/O
                         net (fo=1, routed)           1.074     1.411    u_mean/result0__50_carry__0_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.937 r  u_mean/result0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    u_mean/result0__50_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.250 r  u_mean/result0__50_carry__1/O[3]
                         net (fo=3, routed)           0.602     2.851    u_mean/result0__50_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.306     3.157 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.201    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.751 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.751    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.970 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.571    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     5.866 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.499    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.095 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     7.858    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.164 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.684    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.808 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.481    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.605 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.552    10.157    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.769    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.526    11.419    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.379    11.923    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         1.597     8.577    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.071     9.065    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.037    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                 -2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.371    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.071    -0.497    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.422    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.570    -0.594    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.136    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.509    -0.320    
                         clock uncertainty            0.071    -0.249    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.190    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.597    -0.567    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.868    -0.805    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.071    -0.483    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.602    -0.562    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.285 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.071    -0.478    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.357    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.599    -0.565    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.361    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.870    -0.803    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.071    -0.481    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.389    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.596    -0.568    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.867    -0.806    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.071    -0.484    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.393    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.600    -0.564    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.354    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.871    -0.802    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.551    
                         clock uncertainty            0.071    -0.480    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.389    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.320    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.275 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.876    -0.797    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.071    -0.477    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.356    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X8Y89          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch0[3]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[0]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X9Y89          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.071    -0.507    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091    -0.416    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.573    -0.591    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  DB/shift_swtch12_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.376    DB/shift_swtch12[3]
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    DB/swtch_db[12]_i_1_n_0
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=958, routed)         0.844    -0.829    DB/clk_100
    SLICE_X13Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.071    -0.507    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.091    -0.416    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.085    





