{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 00:09:08 2011 " "Info: Processing started: Wed Jun 29 00:09:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } } { "c:/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] register lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[28\] 162.73 MHz 6.145 ns Internal " "Info: Clock \"clock\" has Internal fmax of 162.73 MHz between source register \"lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[28\]\" (period= 6.145 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.949 ns + Longest register register " "Info: + Longest register to register delay is 5.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X33_Y16_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N29; Fanout = 3; REG Node = 'lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.346 ns) 0.707 ns adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst3\|inst9~0 2 COMB LCCOMB_X34_Y16_N16 4 " "Info: 2: + IC(0.361 ns) + CELL(0.346 ns) = 0.707 ns; Loc. = LCCOMB_X34_Y16_N16; Fanout = 4; COMB Node = 'adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst3\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] adder-32bit:inst4|adder8bit:inst|FullAdder:inst3|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 0.978 ns adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst6\|inst9~0 3 COMB LCCOMB_X34_Y16_N10 3 " "Info: 3: + IC(0.218 ns) + CELL(0.053 ns) = 0.978 ns; Loc. = LCCOMB_X34_Y16_N10; Fanout = 3; COMB Node = 'adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst6\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { adder-32bit:inst4|adder8bit:inst|FullAdder:inst3|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst6|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.245 ns adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst7\|inst9~0 4 COMB LCCOMB_X34_Y16_N30 2 " "Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 1.245 ns; Loc. = LCCOMB_X34_Y16_N30; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst7\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { adder-32bit:inst4|adder8bit:inst|FullAdder:inst6|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst7|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 1.516 ns adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst8\|inst9~0 5 COMB LCCOMB_X34_Y16_N0 2 " "Info: 5: + IC(0.218 ns) + CELL(0.053 ns) = 1.516 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst\|FullAdder:inst8\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { adder-32bit:inst4|adder8bit:inst|FullAdder:inst7|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst8|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.053 ns) 2.113 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst\|inst9~0 6 COMB LCCOMB_X30_Y16_N8 2 " "Info: 6: + IC(0.544 ns) + CELL(0.053 ns) = 2.113 ns; Loc. = LCCOMB_X30_Y16_N8; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { adder-32bit:inst4|adder8bit:inst|FullAdder:inst8|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.053 ns) 2.464 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst2\|inst9~0 7 COMB LCCOMB_X30_Y16_N10 2 " "Info: 7: + IC(0.298 ns) + CELL(0.053 ns) = 2.464 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst2\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.351 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst2|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.729 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst3\|inst9~0 8 COMB LCCOMB_X30_Y16_N14 2 " "Info: 8: + IC(0.212 ns) + CELL(0.053 ns) = 2.729 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst3\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst2|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst3|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.995 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst4\|inst9~0 9 COMB LCCOMB_X30_Y16_N12 2 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 2.995 ns; Loc. = LCCOMB_X30_Y16_N12; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst4\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst3|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst4|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.053 ns) 3.408 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst6\|inst9~0 10 COMB LCCOMB_X30_Y16_N2 2 " "Info: 10: + IC(0.360 ns) + CELL(0.053 ns) = 3.408 ns; Loc. = LCCOMB_X30_Y16_N2; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst6\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst4|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst6|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 3.831 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst5\|inst9~0 11 COMB LCCOMB_X30_Y16_N0 2 " "Info: 11: + IC(0.370 ns) + CELL(0.053 ns) = 3.831 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst5\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst6|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst5|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 4.118 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst7\|inst9~0 12 COMB LCCOMB_X30_Y16_N4 2 " "Info: 12: + IC(0.234 ns) + CELL(0.053 ns) = 4.118 ns; Loc. = LCCOMB_X30_Y16_N4; Fanout = 2; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst7\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst5|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst7|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 4.382 ns adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst8\|inst9~0 13 COMB LCCOMB_X30_Y16_N6 4 " "Info: 13: + IC(0.211 ns) + CELL(0.053 ns) = 4.382 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 4; COMB Node = 'adder-32bit:inst4\|adder8bit:inst1\|FullAdder:inst8\|inst9~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst7|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst8|inst9~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 248 560 624 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.053 ns) 4.749 ns adder-32bit:inst4\|adder8bit:inst2\|FullAdder:inst6\|inst6~DUPLICATE 14 COMB LCCOMB_X30_Y16_N26 1 " "Info: 14: + IC(0.314 ns) + CELL(0.053 ns) = 4.749 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 1; COMB Node = 'adder-32bit:inst4\|adder8bit:inst2\|FullAdder:inst6\|inst6~DUPLICATE'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { adder-32bit:inst4|adder8bit:inst1|FullAdder:inst8|inst9~0 adder-32bit:inst4|adder8bit:inst2|FullAdder:inst6|inst6~DUPLICATE } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 224 352 416 272 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.010 ns adder-32bit:inst4\|adder8bit:inst2\|FullAdder:inst7\|inst6 15 COMB LCCOMB_X30_Y16_N28 5 " "Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 5.010 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 5; COMB Node = 'adder-32bit:inst4\|adder8bit:inst2\|FullAdder:inst7\|inst6'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { adder-32bit:inst4|adder8bit:inst2|FullAdder:inst6|inst6~DUPLICATE adder-32bit:inst4|adder8bit:inst2|FullAdder:inst7|inst6 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 224 352 416 272 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.053 ns) 5.430 ns adder-32bit:inst4\|adder8bit:inst3\|FullAdder:inst3\|inst6 16 COMB LCCOMB_X30_Y16_N30 5 " "Info: 16: + IC(0.367 ns) + CELL(0.053 ns) = 5.430 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 5; COMB Node = 'adder-32bit:inst4\|adder8bit:inst3\|FullAdder:inst3\|inst6'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { adder-32bit:inst4|adder8bit:inst2|FullAdder:inst7|inst6 adder-32bit:inst4|adder8bit:inst3|FullAdder:inst3|inst6 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 224 352 416 272 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 5.794 ns adder-32bit:inst4\|adder8bit:inst3\|FullAdder:inst6\|inst4 17 COMB LCCOMB_X29_Y16_N16 1 " "Info: 17: + IC(0.311 ns) + CELL(0.053 ns) = 5.794 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 1; COMB Node = 'adder-32bit:inst4\|adder8bit:inst3\|FullAdder:inst6\|inst4'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { adder-32bit:inst4|adder8bit:inst3|FullAdder:inst3|inst6 adder-32bit:inst4|adder8bit:inst3|FullAdder:inst6|inst4 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/FullAdder.bdf" { { 64 464 528 112 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.949 ns lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[28\] 18 REG LCFF_X29_Y16_N17 5 " "Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 5.949 ns; Loc. = LCFF_X29_Y16_N17; Fanout = 5; REG Node = 'lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { adder-32bit:inst4|adder8bit:inst3|FullAdder:inst6|inst4 lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 21.79 % ) " "Info: Total cell delay = 1.296 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.653 ns ( 78.21 % ) " "Info: Total interconnect delay = 4.653 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] adder-32bit:inst4|adder8bit:inst|FullAdder:inst3|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst6|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst7|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst8|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst2|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst3|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst4|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst6|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst5|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst7|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst8|inst9~0 adder-32bit:inst4|adder8bit:inst2|FullAdder:inst6|inst6~DUPLICATE adder-32bit:inst4|adder8bit:inst2|FullAdder:inst7|inst6 adder-32bit:inst4|adder8bit:inst3|FullAdder:inst3|inst6 adder-32bit:inst4|adder8bit:inst3|FullAdder:inst6|inst4 lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst3|inst9~0 {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst6|inst9~0 {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst7|inst9~0 {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst8|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst2|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst3|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst4|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst6|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst5|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst7|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst8|inst9~0 {} adder-32bit:inst4|adder8bit:inst2|FullAdder:inst6|inst6~DUPLICATE {} adder-32bit:inst4|adder8bit:inst2|FullAdder:inst7|inst6 {} adder-32bit:inst4|adder8bit:inst3|FullAdder:inst3|inst6 {} adder-32bit:inst4|adder8bit:inst3|FullAdder:inst6|inst4 {} lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.361ns 0.218ns 0.214ns 0.218ns 0.544ns 0.298ns 0.212ns 0.213ns 0.360ns 0.370ns 0.234ns 0.211ns 0.314ns 0.208ns 0.367ns 0.311ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[28\] 3 REG LCFF_X29_Y16_N17 5 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X29_Y16_N17; Fanout = 5; REG Node = 'lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X33_Y16_N29 3 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X33_Y16_N29; Fanout = 3; REG Node = 'lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clock~clkctrl lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] adder-32bit:inst4|adder8bit:inst|FullAdder:inst3|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst6|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst7|inst9~0 adder-32bit:inst4|adder8bit:inst|FullAdder:inst8|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst2|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst3|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst4|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst6|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst5|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst7|inst9~0 adder-32bit:inst4|adder8bit:inst1|FullAdder:inst8|inst9~0 adder-32bit:inst4|adder8bit:inst2|FullAdder:inst6|inst6~DUPLICATE adder-32bit:inst4|adder8bit:inst2|FullAdder:inst7|inst6 adder-32bit:inst4|adder8bit:inst3|FullAdder:inst3|inst6 adder-32bit:inst4|adder8bit:inst3|FullAdder:inst6|inst4 lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst3|inst9~0 {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst6|inst9~0 {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst7|inst9~0 {} adder-32bit:inst4|adder8bit:inst|FullAdder:inst8|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst2|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst3|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst4|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst6|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst5|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst7|inst9~0 {} adder-32bit:inst4|adder8bit:inst1|FullAdder:inst8|inst9~0 {} adder-32bit:inst4|adder8bit:inst2|FullAdder:inst6|inst6~DUPLICATE {} adder-32bit:inst4|adder8bit:inst2|FullAdder:inst7|inst6 {} adder-32bit:inst4|adder8bit:inst3|FullAdder:inst3|inst6 {} adder-32bit:inst4|adder8bit:inst3|FullAdder:inst6|inst4 {} lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.361ns 0.218ns 0.214ns 0.218ns 0.544ns 0.298ns 0.212ns 0.213ns 0.360ns 0.370ns 0.234ns 0.211ns 0.314ns 0.208ns 0.367ns 0.311ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] load clock 3.914 ns register " "Info: tsu for register \"lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"load\", clock pin = \"clock\") is 3.914 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.308 ns + Longest pin register " "Info: + Longest pin to register delay is 6.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns load 1 PIN PIN_N2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 29; PIN Node = 'load'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -72 456 624 -56 "load" "" } { 215 576 592 248 "load" "" } { 231 -240 -224 264 "load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.496 ns) + CELL(0.346 ns) 5.706 ns lpm_mux1:inst10\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X33_Y16_N30 1 " "Info: 2: + IC(4.496 ns) + CELL(0.346 ns) = 5.706 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'lpm_mux1:inst10\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { load lpm_mux1:inst10|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/db/mux_bpc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.309 ns) 6.308 ns lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y16_N21 3 " "Info: 3: + IC(0.293 ns) + CELL(0.309 ns) = 6.308 ns; Loc. = LCFF_X34_Y16_N21; Fanout = 3; REG Node = 'lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { lpm_mux1:inst10|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 24.08 % ) " "Info: Total cell delay = 1.519 ns ( 24.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.789 ns ( 75.92 % ) " "Info: Total interconnect delay = 4.789 ns ( 75.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.308 ns" { load lpm_mux1:inst10|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.308 ns" { load {} load~combout {} lpm_mux1:inst10|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 {} lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.496ns 0.293ns } { 0.000ns 0.864ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y16_N21 3 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X34_Y16_N21; Fanout = 3; REG Node = 'lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.308 ns" { load lpm_mux1:inst10|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.308 ns" { load {} load~combout {} lpm_mux1:inst10|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w0_n0_mux_dataout~0 {} lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.496ns 0.293ns } { 0.000ns 0.864ns 0.346ns 0.309ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock output\[15\] lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[15\] 7.029 ns register " "Info: tco from clock \"clock\" to destination pin \"output\[15\]\" through register \"lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is 7.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X31_Y16_N17 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X31_Y16_N17; Fanout = 3; REG Node = 'lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.459 ns + Longest register pin " "Info: + Longest register to pin delay is 4.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X31_Y16_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y16_N17; Fanout = 3; REG Node = 'lpm_dff0:result\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(2.144 ns) 4.459 ns output\[15\] 2 PIN PIN_K22 0 " "Info: 2: + IC(2.315 ns) + CELL(2.144 ns) = 4.459 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'output\[15\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] output[15] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 -16 160 -80 "output\[31..0\]" "" } { 472 88 237 488 "output\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 48.08 % ) " "Info: Total cell delay = 2.144 ns ( 48.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.315 ns ( 51.92 % ) " "Info: Total interconnect delay = 2.315 ns ( 51.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] output[15] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] {} output[15] {} } { 0.000ns 2.315ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] output[15] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { lpm_dff0:result|lpm_ff:lpm_ff_component|dffs[15] {} output[15] {} } { 0.000ns 2.315ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] input2\[8\] clock -2.210 ns register " "Info: th for register \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"input2\[8\]\", clock pin = \"clock\") is -2.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -96 440 608 -80 "clock" "" } { 480 -88 -55 496 "clock" "" } { 200 -128 -88 216 "clock" "" } { 184 632 680 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X35_Y16_N23 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X35_Y16_N23; Fanout = 1; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clock~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.844 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns input2\[8\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'input2\[8\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[8] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "C:/Users/negar/Desktop/project/multiplier.bdf" { { -64 240 408 -48 "input2\[31..0\]" "" } { 160 504 573 176 "input2\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.053 ns) 4.689 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~feeder 2 COMB LCCOMB_X35_Y16_N22 1 " "Info: 2: + IC(3.772 ns) + CELL(0.053 ns) = 4.689 ns; Loc. = LCCOMB_X35_Y16_N22; Fanout = 1; COMB Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { input2[8] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.844 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X35_Y16_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.844 ns; Loc. = LCFF_X35_Y16_N23; Fanout = 1; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 22.13 % ) " "Info: Total cell delay = 1.072 ns ( 22.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.772 ns ( 77.87 % ) " "Info: Total interconnect delay = 3.772 ns ( 77.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.844 ns" { input2[8] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.844 ns" { input2[8] {} input2[8]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~feeder {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.844 ns" { input2[8] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.844 ns" { input2[8] {} input2[8]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~feeder {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 00:09:13 2011 " "Info: Processing ended: Wed Jun 29 00:09:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
