{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512510310079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512510310079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 15:45:09 2017 " "Processing started: Tue Dec 05 15:45:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512510310079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510310079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9_task3 -c arbite " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9_task3 -c arbite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510310079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512510314557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512510314557 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" arbite.vhd(33) " "VHDL syntax error at arbite.vhd(33) near text \"if\";  expecting \";\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" arbite.vhd(34) " "VHDL syntax error at arbite.vhd(34) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement arbite.vhd(35) " "VHDL syntax error at arbite.vhd(35) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" arbite.vhd(35) " "VHDL syntax error at arbite.vhd(35) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement arbite.vhd(36) " "VHDL syntax error at arbite.vhd(36) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" arbite.vhd(37) " "VHDL syntax error at arbite.vhd(37) near text \"if\";  expecting \"case\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" arbite.vhd(40) " "VHDL syntax error at arbite.vhd(40) near text \"if\";  expecting \";\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" arbite.vhd(41) " "VHDL syntax error at arbite.vhd(41) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement arbite.vhd(42) " "VHDL syntax error at arbite.vhd(42) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement arbite.vhd(43) " "VHDL syntax error at arbite.vhd(43) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" arbite.vhd(44) " "VHDL syntax error at arbite.vhd(44) near text \"if\";  expecting \"case\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" arbite.vhd(47) " "VHDL syntax error at arbite.vhd(47) near text \"if\";  expecting \";\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" arbite.vhd(48) " "VHDL syntax error at arbite.vhd(48) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement arbite.vhd(49) " "VHDL syntax error at arbite.vhd(49) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" arbite.vhd(49) " "VHDL syntax error at arbite.vhd(49) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement arbite.vhd(50) " "VHDL syntax error at arbite.vhd(50) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" arbite.vhd(51) " "VHDL syntax error at arbite.vhd(51) near text \"if\";  expecting \"case\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" arbite.vhd(54) " "VHDL syntax error at arbite.vhd(54) near text \"if\";  expecting \";\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" arbite.vhd(57) " "VHDL syntax error at arbite.vhd(57) near text \"if\";  expecting \"case\"" {  } { { "arbite.vhd" "" { Text "H:/ece 370/ece 370 github/lab 9/task 3/arbite.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbite.vhd 0 0 " "Found 0 design units, including 0 entities, in source file arbite.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512510331610 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 05 15:45:31 2017 " "Processing ended: Tue Dec 05 15:45:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512510331610 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512510331610 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512510331610 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512510331610 ""}
