[2025-09-17 23:08:59] START suite=cs trace=nutch_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2002681 heartbeat IPC: 4.993 cumulative IPC: 4.993 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4006334 cumulative IPC: 4.992 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4006334 cumulative IPC: 4.992 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4006335 heartbeat IPC: 4.991 cumulative IPC: 5 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 6006335 heartbeat IPC: 5 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 8006564 heartbeat IPC: 4.999 cumulative IPC: 5 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 10006564 heartbeat IPC: 5 cumulative IPC: 5 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 14019570 heartbeat IPC: 2.492 cumulative IPC: 3.995 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 18855760 heartbeat IPC: 2.068 cumulative IPC: 3.367 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 23695126 heartbeat IPC: 2.066 cumulative IPC: 3.047 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 28536099 heartbeat IPC: 2.066 cumulative IPC: 2.854 (Simulation time: 00 hr 04 min 12 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 33661626 heartbeat IPC: 1.951 cumulative IPC: 2.698 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 39238663 heartbeat IPC: 1.793 cumulative IPC: 2.554 (Simulation time: 00 hr 05 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 40794926 cumulative IPC: 2.451 (Simulation time: 00 hr 05 min 24 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 40794926 cumulative IPC: 2.451 (Simulation time: 00 hr 05 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.451 instructions: 100000000 cycles: 40794926
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.0328 Average ROB Occupancy at Mispredict: 8782
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03278
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 306
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 8.742857

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 306

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 35

cpu0->cpu0_STLB TOTAL        ACCESS:          1 HIT:          0 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:          1 HIT:          0 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 747 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:         14 HIT:          0 MISS:         14 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:          9 HIT:          0 MISS:          9 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          3 HIT:          0 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:          2 HIT:          0 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 115.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7013075 HIT:    7013069 MISS:          6 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    7013075 HIT:    7013069 MISS:          6 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 124 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21241056 HIT:   21241024 MISS:         32 MSHR_MERGE:         24
cpu0->cpu0_L1D LOAD         ACCESS:   19601311 HIT:   19601300 MISS:         11 MSHR_MERGE:          8
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:         15 HIT:         15 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1639728 HIT:    1639709 MISS:         19 MSHR_MERGE:         16
cpu0->cpu0_L1D TRANSLATION  ACCESS:          2 HIT:          0 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:         15 ISSUED:         15 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 131 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5717892 HIT:    5717891 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5717892 HIT:    5717891 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 749 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20756003 HIT:   20756003 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB LOAD         ACCESS:   20756003 HIT:   20756003 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: - cycles
cpu0->LLC TOTAL        ACCESS:         14 HIT:          0 MISS:         14 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:          9 HIT:          0 MISS:          9 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          3 HIT:          0 MISS:          3 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          2 HIT:          0 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         14
  AVG DBUS CONGESTED CYCLE: 3
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3400

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            2
[2025-09-17 23:14:23] END   suite=cs trace=nutch_phase2_core2 (rc=0)
