# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc Alu.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY -O1 --top-module Alu +define+TOP_TYPE=VAlu +define+PRINTF_COND=!Alu.reset +define+STOP_COND=!Alu.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VAlu -DVL_USER_FINISH -include VAlu.h -Mdir /home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659 --exe /home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/Alu-harness.cpp --trace"
T      5219  1326995  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu.cpp"
T      2802  1326994  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu.h"
T      2067  1327002  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu.mk"
T       737  1326992  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu__Syms.cpp"
T      1079  1326993  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu__Syms.h"
T      1929  1326997  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu__Trace.cpp"
T      3733  1326996  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu__Trace__Slow.cpp"
T      3293  1327000  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu___024root.cpp"
T      1035  1326998  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu___024root.h"
T      2179  1326999  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu___024root__Slow.cpp"
T      1147  1327003  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu__ver.d"
T         0        0  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu__verFiles.dat"
T      1663  1327001  1648626403   919713956  1648626403   919713956 "/home/fangj/ysyx/cpc/riscv-simple-cpu/./generated/alu/AluTestMain799436659/VAlu_classes.mk"
S  10309280  1182026  1646287371   694265302  1646287371   694265302 "/usr/local/bin/verilator_bin"
S      1166  1326990  1648626403   827713959  1648626403   827713959 "Alu.v"
