--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml seven_segment_display_VHDL.twx seven_segment_display_VHDL.ncd
-o seven_segment_display_VHDL.twr seven_segment_display_VHDL.pcf

Design file:              seven_segment_display_VHDL.ncd
Physical constraint file: seven_segment_display_VHDL.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_100Mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
crt         |    0.312(R)|      FAST  |    1.308(R)|      SLOW  |clock_100Mhz_BUFGP|   0.000|
reset       |    0.784(R)|      FAST  |    1.413(R)|      SLOW  |clock_100Mhz_BUFGP|   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock_100Mhz to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
Anode_Activate<0>|        10.659(R)|      SLOW  |         4.143(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
Anode_Activate<1>|        10.918(R)|      SLOW  |         4.277(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
Anode_Activate<2>|        11.054(R)|      SLOW  |         4.240(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
Anode_Activate<3>|        10.910(R)|      SLOW  |         4.160(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
count<0>         |         9.519(R)|      SLOW  |         4.065(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
count<1>         |         8.740(R)|      SLOW  |         3.626(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
count<2>         |         8.812(R)|      SLOW  |         3.604(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
count<3>         |         8.837(R)|      SLOW  |         3.662(R)|      FAST  |clock_100Mhz_BUFGP|   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_100Mhz   |    1.700|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 30 09:02:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



