#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01201688 .scope module, "easy_verilog_example" "easy_verilog_example" 2 1;
 .timescale 0 0;
v01204AF0_0 .var "x", 0 0;
v0120ED78_0 .var "y", 0 0;
v0120EDD0_0 .var "z", 0 0;
E_01091270 .event edge, v01204AF0_0, v0120ED78_0, v0120EDD0_0;
    .scope S_01201688;
T_0 ;
    %set/v v01204AF0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_01201688;
T_1 ;
    %set/v v0120ED78_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_01201688;
T_2 ;
    %wait E_01091270;
    %vpi_call 2 7 "$display", "x=%b, y=%b, z=%b", v01204AF0_0, v0120ED78_0, v0120EDD0_0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_01201688;
T_3 ;
    %delay 2, 0;
    %load/v 8, v01204AF0_0, 1;
    %load/v 9, v0120ED78_0, 1;
    %xor 8, 9, 1;
    %set/v v0120EDD0_0, 8, 1;
    %delay 10, 0;
    %set/v v0120ED78_0, 0, 1;
    %load/v 8, v01204AF0_0, 1;
    %load/v 9, v0120ED78_0, 1;
    %or 8, 9, 1;
    %set/v v0120EDD0_0, 8, 1;
    %delay 10, 0;
    %load/v 8, v0120EDD0_0, 1;
    %mov 9, 0, 1;
   %andi 8, 1, 2;
    %set/v v0120EDD0_0, 8, 1;
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "easy_verilog_example.v";
