// Seed: 4212566641
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    input wire id_4
    , id_7,
    output wand id_5
);
  wire id_8;
  wire id_9;
  ;
  assign id_5 = id_9;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output logic id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11,
    output logic id_12,
    input tri0 id_13,
    input wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    output tri1 id_17
);
  always
    if (1) id_7 = id_11;
    else id_12 <= id_9;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17,
      id_2,
      id_2,
      id_17
  );
endmodule
