WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 6159586 heartbeat IPC: 1.623 cumulative IPC: 1.019 (Simulation time: 00 hr 00 min 47 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4907952 cumulative IPC: 1.019 (Simulation time: 00 hr 00 min 47 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4907952 cumulative IPC: 1.019 (Simulation time: 00 hr 00 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_734B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.019 instructions: 5000003 cycles: 4907952
CPU 0 Branch Prediction Accuracy: 97.99% MPKI: 0.0316 Average ROB Occupancy at Mispredict: 278.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.031
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      43723 HIT:       6885 MISS:      36838
LLC LOAD         ACCESS:      26986 HIT:         10 MISS:      26976
LLC RFO          ACCESS:       8212 HIT:          0 MISS:       8212
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6876 HIT:       6853 MISS:         23
LLC TRANSLATION  ACCESS:       1649 HIT:         22 MISS:       1627
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 622.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1173687 HIT:    1082853 MISS:      90834
cpu0_DTLB LOAD         ACCESS:    1173687 HIT:    1082853 MISS:      90834
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 24.99 cycles
cpu0_ITLB TOTAL        ACCESS:     740066 HIT:     740058 MISS:          8
cpu0_ITLB LOAD         ACCESS:     740066 HIT:     740058 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 112.6 cycles
cpu0_L1D TOTAL        ACCESS:    1829691 HIT:    1712628 MISS:     117063
cpu0_L1D LOAD         ACCESS:    1230380 HIT:    1169635 MISS:      60745
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     553324 HIT:     520902 MISS:      32422
cpu0_L1D TRANSLATION  ACCESS:      45987 HIT:      22091 MISS:      23896
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.4 cycles
cpu0_L1I TOTAL        ACCESS:     965001 HIT:     964932 MISS:         69
cpu0_L1I LOAD         ACCESS:     965001 HIT:     964932 MISS:         69
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 322.4 cycles
cpu0_L2C TOTAL        ACCESS:      97580 HIT:      60686 MISS:      36894
cpu0_L2C LOAD         ACCESS:      53403 HIT:      26417 MISS:      26986
cpu0_L2C RFO          ACCESS:      10079 HIT:       1864 MISS:       8215
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      10223 HIT:      10179 MISS:         44
cpu0_L2C TRANSLATION  ACCESS:      23875 HIT:      22226 MISS:       1649
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 642.2 cycles
cpu0_STLB TOTAL        ACCESS:      65353 HIT:      40969 MISS:      24384
cpu0_STLB LOAD         ACCESS:      65353 HIT:      40969 MISS:      24384
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 87.14 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6528
  ROW_BUFFER_MISS:      30281
 AVG DBUS CONGESTED CYCLE: 3.896
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1163
  FULL:       3642
