{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697440432317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697440432322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 09:13:52 2023 " "Processing started: Mon Oct 16 09:13:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697440432322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697440432322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off showkey -c showkey " "Command: quartus_map --read_settings_files=on --write_settings_files=off showkey -c showkey" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697440432322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697440432929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697440432929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showkey_simple_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showkey_simple_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 showkey_simple_test-test " "Found design unit 1: showkey_simple_test-test" {  } { { "showkey_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_simple_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697440441268 ""} { "Info" "ISGN_ENTITY_NAME" "1 showkey_simple_test " "Found entity 1: showkey_simple_test" {  } { { "showkey_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_simple_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697440441268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697440441268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showkey_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showkey_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 showkey-bhv " "Found design unit 1: showkey-bhv" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697440441273 ""} { "Info" "ISGN_ENTITY_NAME" "1 showkey " "Found entity 1: showkey" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697440441273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697440441273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "showkey " "Elaborating entity \"showkey\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697440441305 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[0\] " "Inserted always-enabled tri-state buffer between \"scancode\[0\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[1\] " "Inserted always-enabled tri-state buffer between \"scancode\[1\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[2\] " "Inserted always-enabled tri-state buffer between \"scancode\[2\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[3\] " "Inserted always-enabled tri-state buffer between \"scancode\[3\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[4\] " "Inserted always-enabled tri-state buffer between \"scancode\[4\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[5\] " "Inserted always-enabled tri-state buffer between \"scancode\[5\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[6\] " "Inserted always-enabled tri-state buffer between \"scancode\[6\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scancode\[7\] " "Inserted always-enabled tri-state buffer between \"scancode\[7\]\" and its non-tri-state driver." {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697440441695 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1697440441695 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[0\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[1\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[2\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[3\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[4\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[5\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[6\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scancode\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"scancode\[7\]\" is moved to its source" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697440441696 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1697440441696 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[0\]~synth " "Node \"scancode\[0\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[1\]~synth " "Node \"scancode\[1\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[2\]~synth " "Node \"scancode\[2\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[3\]~synth " "Node \"scancode\[3\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[4\]~synth " "Node \"scancode\[4\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[5\]~synth " "Node \"scancode\[5\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[6\]~synth " "Node \"scancode\[6\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scancode\[7\]~synth " "Node \"scancode\[7\]~synth\"" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/showkey/showkey_entity.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697440441714 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697440441714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697440441776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697440442031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697440442031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697440442060 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697440442060 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1697440442060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697440442060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697440442060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697440442072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 09:14:02 2023 " "Processing ended: Mon Oct 16 09:14:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697440442072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697440442072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697440442072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697440442072 ""}
