-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        15714                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |          471                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |         1341                |
|     #luts                 |          816                |
|     #lut1                 |           44                |
|     #lut1(~A)             |           44                |
|     #slices               |           91                |
|     slices percentage     |        0.08%                |
|     #RAMs                 |            7                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |            9                |
|     #insts in MACRO       |           95                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |          614                |
|     #keep_hier            |           78                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |         8.98                |
| dff(single fanout)->dff   |           17                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
--------------------------------------------------------------------------------
  Clock        |  Period            |  0    |  1    |  2   |  3   |  4   |  5
--------------------------------------------------------------------------------
  DeriveClock  |  20.000ns (50MHz)  |  294  |  640  |  78  |  59  |  67  |  18
--------------------------------------------------------------------------------
Hierarchical Rent Exponent Report
+-----------------------------------------------------------------------------------+
|Inst              |Model                    |Rent     |Cell     |Pin     |Term     |
+-----------------------------------------------------------------------------------+
|top               |ChipWatcher_8ea1df140bd0 |0.12     |3566     |11017   |8        |
|  wrapper_cwc_top |top_cwc_hub_1            |0.64     |3565     |10530   |551      |
+-----------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

