# Reading pref.tcl
# do SegmentA_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/FTN_S3/LPRS1/02 Minimizacija/SegmentA/SegmentA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:16:57 on Oct 25,2021
# vcom -reportprogress 300 -93 -work work D:/FTN_S3/LPRS1/02 Minimizacija/SegmentA/SegmentA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity segmentA
# -- Compiling architecture Behavioral of segmentA
# End time: 19:16:57 on Oct 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/FTN_S3/LPRS1/02 Minimizacija/SegmentA/SegmentA_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:16:58 on Oct 25,2021
# vcom -reportprogress 300 -93 -work work D:/FTN_S3/LPRS1/02 Minimizacija/SegmentA/SegmentA_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity segmentA_tb
# -- Compiling architecture Test of segmentA_tb
# End time: 19:16:58 on Oct 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  segmentA
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" segmentA 
# Start time: 19:16:58 on Oct 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.segmenta(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vsim work.segmenta_tb
# End time: 19:17:24 on Oct 25,2021, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim work.segmenta_tb 
# Start time: 19:17:24 on Oct 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.segmenta_tb(test)
# Loading work.segmenta(behavioral)
add wave -position end  sim:/segmenta_tb/sB3
add wave -position end  sim:/segmenta_tb/sB2
add wave -position end  sim:/segmenta_tb/sB1
add wave -position end  sim:/segmenta_tb/sB0
add wave -position end  sim:/segmenta_tb/sY
run
restart -f
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/FTN_S3/LPRS1/02 Minimizacija/SegmentA/simulation/modelsim/wave.do}
# End time: 19:22:20 on Oct 25,2021, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
