$date
	Wed Dec 28 16:45:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
1"
#10
0#
#20
1!
1#
#30
0#
#40
1#
#50
0#
#55
0!
1$
#60
1#
#65
0"
#70
0#
#80
1#
1"
#90
0#
#100
1#
#110
0#
