# Benchmark "mux" written by ABC on Sun Jul 13 20:28:45 2025
.model mux
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins_valid[0] \
 ins_valid[1] ins_valid[2] index[0] index[1] index[2] index_valid \
 outs_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] index_ready outs[0] outs[1] \
 outs[2] outs[3] outs[4] outs_valid
.names index[1] index[2] new_n36
00 1
.names index_valid new_n36 new_n37
11 1
.names ins_valid[0] index[0] new_n38
10 1
.names new_n37 new_n38 new_n39
11 1
.names outs_ready new_n39 new_n40
11 1
.names ins_valid[0] new_n40 new_n41
10 1
.names rst new_n41 ins_ready[0]
00 1
.names ins_valid[1] index[0] new_n43
11 1
.names new_n37 new_n43 new_n44
11 1
.names outs_ready new_n44 new_n45
11 1
.names ins_valid[1] new_n45 new_n46
10 1
.names rst new_n46 ins_ready[1]
00 1
.names ins_valid[2] index[0] new_n48
10 1
.names index[1] index[2] new_n49
10 1
.names index_valid new_n49 new_n50
11 1
.names new_n48 new_n50 new_n51
11 1
.names outs_ready new_n51 new_n52
11 1
.names ins_valid[2] new_n52 new_n53
10 1
.names rst new_n53 ins_ready[2]
00 1
.names new_n39 new_n44 new_n55
00 1
.names new_n51 new_n55 new_n56
01 1
.names rst new_n56 outs_valid
00 1
.names outs_ready outs_valid new_n58
11 1
.names index_valid new_n58 index_ready
10 0
.names ins[0] new_n51 new_n60
10 1
.names ins[10] new_n51 new_n61
11 1
.names new_n60 new_n61 new_n62
00 1
.names new_n44 new_n62 new_n63
00 1
.names ins[5] new_n44 new_n64
11 1
.names new_n63 new_n64 new_n65
00 1
.names new_n39 new_n65 new_n66
00 1
.names ins[0] new_n39 new_n67
11 1
.names new_n66 new_n67 new_n68
00 1
.names rst new_n68 outs[0]
00 1
.names ins[1] new_n51 new_n70
10 1
.names ins[11] new_n51 new_n71
11 1
.names new_n70 new_n71 new_n72
00 1
.names new_n44 new_n72 new_n73
00 1
.names ins[6] new_n44 new_n74
11 1
.names new_n73 new_n74 new_n75
00 1
.names new_n39 new_n75 new_n76
00 1
.names ins[1] new_n39 new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names rst new_n78 outs[1]
00 1
.names ins[2] new_n51 new_n80
10 1
.names ins[12] new_n51 new_n81
11 1
.names new_n80 new_n81 new_n82
00 1
.names new_n44 new_n82 new_n83
00 1
.names ins[7] new_n44 new_n84
11 1
.names new_n83 new_n84 new_n85
00 1
.names new_n39 new_n85 new_n86
00 1
.names ins[2] new_n39 new_n87
11 1
.names new_n86 new_n87 new_n88
00 1
.names rst new_n88 outs[2]
00 1
.names ins[3] new_n51 new_n90
10 1
.names ins[13] new_n51 new_n91
11 1
.names new_n90 new_n91 new_n92
00 1
.names new_n44 new_n92 new_n93
00 1
.names ins[8] new_n44 new_n94
11 1
.names new_n93 new_n94 new_n95
00 1
.names new_n39 new_n95 new_n96
00 1
.names ins[3] new_n39 new_n97
11 1
.names new_n96 new_n97 new_n98
00 1
.names rst new_n98 outs[3]
00 1
.names ins[4] new_n51 new_n100
10 1
.names ins[14] new_n51 new_n101
11 1
.names new_n100 new_n101 new_n102
00 1
.names new_n44 new_n102 new_n103
00 1
.names ins[9] new_n44 new_n104
11 1
.names new_n103 new_n104 new_n105
00 1
.names new_n39 new_n105 new_n106
00 1
.names ins[4] new_n39 new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names rst new_n108 outs[4]
00 1
.end
