#ifndef COM_NGOS_SHARED_COMMON_CPU_X86FEATURE_H                                                                                                                                                          // Colorize: green
#define COM_NGOS_SHARED_COMMON_CPU_X86FEATURE_H                                                                                                                                                          // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
#include <com/ngos/shared/common/cpu/lib/x86featureword.h>                                                                                                                                               // Colorize: green
#include <com/ngos/shared/common/ngos/types.h>                                                                                                                                                           // Colorize: green
#include <com/ngos/shared/common/ngos/utils.h>                                                                                                                                                           // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
// Verified with IntelCpuidSpecVerifier [BEGIN] // https://cdrdv2.intel.com/v1/dl/getContent/671199                                                                                                      // Colorize: green
enum class X86Feature: good_U16 // Ignore CppEnumVerifier // TODO: Add enumToString function                                                                                                             // Colorize: green
{                                                                                                                                                                                                        // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000001_ECX                                                                                                                                    // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    SSE3                     = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 0),    // Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.                 // Colorize: green
    PCLMULQDQ                = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 1),    // PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction.                                // Colorize: green
    DTES64                   = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 2),    // 64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout.                         // Colorize: green
    MONITOR                  = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 3),    // MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.                                         // Colorize: green
    DS_CPL                   = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 4),    // CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL. // Colorize: green
    VMX                      = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 5),    // Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.                    // Colorize: green
    SMX                      = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 6),    // Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 6, "Safer Mode Extensions Reference". // Colorize: green
    EIST                     = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 7),    // "est" Enhanced Intel SpeedStep(R) technology. A value of 1 indicates that the processor supports this technology.  // Colorize: green
    TM2                      = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 8),    // Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.                          // Colorize: green
    SSSE3                    = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 9),    // A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor. // Colorize: green
    CNXT_ID                  = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 10),   // "cid" L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details. // Colorize: green
    SDBG                     = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 11),   // A value of 1 indicates the processor supports IA32_DEBUG_INTERFACE MSR for silicon debug.                          // Colorize: green
    FMA                      = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 12),   // A value of 1 indicates the processor supports FMA extensions using YMM state.                                      // Colorize: green
    CMPXCHG16B               = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 13),   // "cx16" CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the "CMPXCHG8B/CMPXCHG16B-Compare and Exchange Bytes" section in this chapter for a description. // Colorize: green
    XTPR_UPDATE_CONTROL      = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 14),   // "xtpr" xTPR Update Control. A value of 1 indicates that the processor supports changing IA32_MISC_ENABLE[bit 23].  // Colorize: green
    PDCM                     = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 15),   // Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES. // Colorize: green
    PCID                     = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 17),   // Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1. // Colorize: green
    DCA                      = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 18),   // A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.            // Colorize: green
    SSE4_1                   = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 19),   // A value of 1 indicates that the processor supports SSE4.1.                                                         // Colorize: green
    SSE4_2                   = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 20),   // A value of 1 indicates that the processor supports SSE4.2.                                                         // Colorize: green
    X2APIC                   = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 21),   // A value of 1 indicates that the processor supports x2APIC feature.                                                 // Colorize: green
    MOVBE                    = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 22),   // A value of 1 indicates that the processor supports MOVBE instruction.                                              // Colorize: green
    POPCNT                   = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 23),   // A value of 1 indicates that the processor supports the POPCNT instruction.                                         // Colorize: green
    TSC_DEADLINE             = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 24),   // "tsc_deadline_timer" A value of 1 indicates that the processor's local APIC timer supports one-shot operation using a TSC deadline value. // Colorize: green
    AESNI                    = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 25),   // "aes" A value of 1 indicates that the processor supports the AESNI instruction extensions.                         // Colorize: green
    XSAVE                    = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 26),   // A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0. // Colorize: green
    OSXSAVE                  = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 27),   // "" A value of 1 indicates that the OS has set CR4.OSXSAVE[bit 18] to enable XSETBV/XGETBV instructions to access XCR0 and to support processor extended state management using XSAVE/XRSTOR. // Colorize: green
    AVX                      = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 28),   // A value of 1 indicates the processor supports the AVX instruction extensions.                                      // Colorize: green
    F16C                     = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 29),   // A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.                      // Colorize: green
    RDRAND                   = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 30),   // A value of 1 indicates that processor supports RDRAND instruction.                                                 // Colorize: green
    HYPERVISOR               = WORD_BIT(X86FeatureWord::CPUID_00000001_ECX, 31),   // Running on a hypervisor                                                                                            // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000001_EDX                                                                                                                                    // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    FPU                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 0),    // Floating Point Unit On-Chip. The processor contains an x87 FPU.                                                    // Colorize: green
    VME                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 1),    // Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags. // Colorize: green
    DE                       = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 2),    // Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5. // Colorize: green
    PSE                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 3),    // Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs. // Colorize: green
    TSC                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 4),    // Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.               // Colorize: green
    MSR                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 5),    // Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent. // Colorize: green
    PAE                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 6),    // Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1. // Colorize: green
    MCE                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 7),    // Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature. // Colorize: green
    CX8                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 8),    // CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic). // Colorize: green
    APIC                     = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 9),    // APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated). // Colorize: green
    SEP                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 11),   // SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.                     // Colorize: green
    MTRR                     = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 12),   // Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported. // Colorize: green
    PGE                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 13),   // Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature. // Colorize: green
    MCA                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 14),   // Machine Check Architecture. A value of 1 indicates the Machine Check Architecture of reporting machine errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported. // Colorize: green
    CMOV                     = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 15),   // Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported // Colorize: green
    PAT                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 16),   // Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity. // Colorize: green
    PSE_36                   = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 17),   // "pse36" 36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size. // Colorize: green
    PSN                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 18),   // "pn" Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled. // Colorize: green
    CLFSH                    = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 19),   // "clflush" CLFLUSH Instruction. CLFLUSH Instruction is supported.                                                   // Colorize: green
    DS                       = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 21),   // "dts" Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and processor event-based sampling (PEBS) facilities (see Chapter 23, "Introduction to Virtual-Machine Extensions," in the Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 3C). // Colorize: green
    ACPI                     = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 22),   // Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control. // Colorize: green
    MMX                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 23),   // Intel MMX Technology. The processor supports the Intel MMX technology.                                             // Colorize: green
    FXSR                     = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 24),   // FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions. // Colorize: green
    SSE                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 25),   // SSE. The processor supports the SSE extensions.                                                                    // Colorize: green
    SSE2                     = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 26),   // SSE2. The processor supports the SSE2 extensions.                                                                  // Colorize: green
    SS                       = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 27),   // Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus. // Colorize: green
    HTT                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 28),   // "ht" Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package. // Colorize: green
    TM                       = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 29),   // Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).           // Colorize: green
    PBE                      = WORD_BIT(X86FeatureWord::CPUID_00000001_EDX, 31),   // Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000006_EAX                                                                                                                                    // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    DTHERM                   = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 0),    // Digital temperature sensor is supported if set.                                                                    // Colorize: green
    IDA                      = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 1),    // Intel Turbo Boost Technology available (see description of IA32_MISC_ENABLE[38]).                                  // Colorize: green
    ARAT                     = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 2),    // ARAT. APIC-Timer-always-running feature is supported if set.                                                       // Colorize: green
    PLN                      = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 4),    // PLN. Power limit notification controls are supported if set.                                                       // Colorize: green
    ECMD                     = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 5),    // ECMD. Clock modulation duty cycle extension is supported if set.                                                   // Colorize: green
    PTS                      = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 6),    // PTM. Package thermal management is supported if set.                                                               // Colorize: green
    HWP                      = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 7),    // HWP. HWP base registers (IA32_PM_ENABLE[bit 0], IA32_HWP_CAPABILITIES, IA32_HWP_REQUEST, IA32_HWP_STATUS) are supported if set. // Colorize: green
    HWP_NOTIFY               = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 8),    // HWP_Notification. IA32_HWP_INTERRUPT MSR is supported if set.                                                      // Colorize: green
    HWP_ACT_WINDOW           = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 9),    // HWP_Activity_Window. IA32_HWP_REQUEST[bits 41:32] is supported if set.                                             // Colorize: green
    HWP_EPP                  = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 10),   // HWP_Energy_Performance_Preference. IA32_HWP_REQUEST[bits 31:24] is supported if set.                               // Colorize: green
    HWP_PKG_REQ              = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 11),   // HWP_Package_Level_Request. IA32_HWP_REQUEST_PKG MSR is supported if set.                                           // Colorize: green
    HDC                      = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 13),   // HDC. HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, IA32_THREAD_STALL MSRs are supported if set.               // Colorize: green
    TURBO_BOOST_MAX_3        = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 14),   // Intel(R) Turbo Boost Max Technology 3.0 available.                                                                 // Colorize: green
    HWP_CAPABILITIES         = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 15),   // HWP Capabilities. Highest Performance change is supported if set.                                                  // Colorize: green
    HWP_PECI                 = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 16),   // HWP PECI override is supported if set.                                                                             // Colorize: green
    FLEXIBLE_HWP             = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 17),   // Flexible HWP is supported if set.                                                                                  // Colorize: green
    FAST_ACCESS_MODE_HWP_REQ = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 18),   // Fast access mode for the IA32_HWP_REQUEST MSR is supported if set.                                                 // Colorize: green
    HW_FEEDBACK              = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 19),   // HW_FEEDBACK. IA32_HW_FEEDBACK_PTR MSR, IA32_HW_FEEDBACK_CONFIG MSR, IA32_PACKAGE_THERM_STATUS MSR bit 26, and IA32_PACKAGE_THERM_INTERRUPT MSR bit 25 are supported if set. // Colorize: green
    IGNORE_IDLE_PROCESSOR    = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 20),   // Ignoring Idle Logical Processor HWP request is supported if set.                                                   // Colorize: green
    THREAD_DIRECTOR          = WORD_BIT(X86FeatureWord::CPUID_00000006_EAX, 23),   // Intel(R) Thread Director supported if set. IA32_HW_FEEDBACK_CHAR and IA32_HW_FEEDBACK_THREAD_CONFIG MSRs are supported if set. // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000006_ECX                                                                                                                                    // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    APERFMPERF               = WORD_BIT(X86FeatureWord::CPUID_00000006_ECX, 0),    // Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of the expected processor performance when running at the TSC frequency. // Colorize: green
    EPB                      = WORD_BIT(X86FeatureWord::CPUID_00000006_ECX, 3),    // The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H). many classes is written into the Intel Thread Director Table by the hardware. // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000007_0_EBX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    FSGSBASE                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 0),  // FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1.                                                       // Colorize: green
    TSC_ADJUST               = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 1),  // IA32_TSC_ADJUST MSR is supported if 1.                                                                             // Colorize: green
    SGX                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 2),  // SGX. Supports Intel(R) Software Guard Extensions (Intel(R) SGX Extensions) if 1.                                   // Colorize: green
    BMI1                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 3),  // BMI1.                                                                                                              // Colorize: green
    HLE                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 4),  // HLE.                                                                                                               // Colorize: green
    AVX2                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 5),  // AVX2.                                                                                                              // Colorize: green
    FDP_EXCPTN_ONLY          = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 6),  // FDP_EXCPTN_ONLY. x87 FPU Data Pointer updated only on x87 exceptions if 1.                                         // Colorize: green
    SMEP                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 7),  // SMEP. Supports Supervisor-Mode Execution Prevention if 1.                                                          // Colorize: green
    BMI2                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 8),  // BMI2.                                                                                                              // Colorize: green
    ERMS                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 9),  // Supports Enhanced REP MOVSB/STOSB if 1.                                                                            // Colorize: green
    INVPCID                  = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 10), // INVPCID. If 1, supports INVPCID instruction for system software that manages process-context identifiers.          // Colorize: green
    RTM                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 11), // RTM.                                                                                                               // Colorize: green
    CQM                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 12), // RDT-M. Supports Intel(R) Resource Director Technology (Intel(R) RDT) Monitoring capability if 1.                   // Colorize: green
    DEPRECATE_FPU_CS_DS      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 13), // Deprecates FPU CS and FPU DS values if 1.                                                                          // Colorize: green
    MPX                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 14), // MPX. Supports Intel(R) Memory Protection Extensions if 1.                                                          // Colorize: green
    RDT_A                    = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 15), // RDT-A. Supports Intel(R) Resource Director Technology (Intel(R) RDT) Allocation capability if 1.                   // Colorize: green
    AVX512F                  = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 16), // AVX512F.                                                                                                           // Colorize: green
    AVX512DQ                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 17), // AVX512DQ.                                                                                                          // Colorize: green
    RDSEED                   = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 18), // RDSEED.                                                                                                            // Colorize: green
    ADX                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 19), // ADX.                                                                                                               // Colorize: green
    SMAP                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 20), // SMAP. Supports Supervisor-Mode Access Prevention (and the CLAC/STAC instructions) if 1.                            // Colorize: green
    AVX512IFMA               = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 21), // AVX512_IFMA.                                                                                                       // Colorize: green
    CLFLUSHOPT               = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 23), // CLFLUSHOPT.                                                                                                        // Colorize: green
    CLWB                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 24), // CLWB.                                                                                                              // Colorize: green
    INTEL_PT                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 25), // Intel Processor Trace.                                                                                             // Colorize: green
    AVX512PF                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 26), // AVX512PF. (Intel(R) Xeon Phi(TM) only.)                                                                            // Colorize: green
    AVX512ER                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 27), // AVX512ER. (Intel(R) Xeon Phi(TM) only.)                                                                            // Colorize: green
    AVX512CD                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 28), // AVX512CD.                                                                                                          // Colorize: green
    SHA_NI                   = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 29), // SHA. supports Intel(R) Secure Hash Algorithm Extensions (Intel(R) SHA Extensions) if 1.                            // Colorize: green
    AVX512BW                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 30), // AVX512BW.                                                                                                          // Colorize: green
    AVX512VL                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EBX, 31), // AVX512VL.                                                                                                          // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000007_0_ECX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    PREFETCHWT1              = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 0),  // PREFETCHWT1. (Intel(R) Xeon Phi(TM) only.)                                                                         // Colorize: green
    AVX512VBMI               = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 1),  // AVX512_VBMI.                                                                                                       // Colorize: green
    UMIP                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 2),  // UMIP. Supports user-mode instruction prevention if 1.                                                              // Colorize: green
    PKU                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 3),  // PKU. Supports protection keys for user-mode pages if 1.                                                            // Colorize: green
    OSPKE                    = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 4),  // OSPKE. If 1, OS has set CR4.PKE to enable protection keys (and the RDPKRU/WRPKRU instructions).                    // Colorize: green
    WAITPKG                  = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 5),  // WAITPKG.                                                                                                           // Colorize: green
    AVX512_VBMI2             = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 6),  // AVX512_VBMI2.                                                                                                      // Colorize: green
    CET_SS                   = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 7),  // CET_SS. Supports CET shadow stack features if 1. Processors that set this bit define bits 1:0 of the IA32_U_CET and IA32_S_CET MSRs. Enumerates support for the following MSRs: IA32_INTERRUPT_SPP_TABLE_ADDR, IA32_PL3_SSP, IA32_PL2_SSP, IA32_PL1_SSP, and IA32_PL0_SSP. // Colorize: green
    GFNI                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 8),  // GFNI.                                                                                                              // Colorize: green
    VAES                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 9),  // VAES.                                                                                                              // Colorize: green
    VPCLMULQDQ               = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 10), // VPCLMULQDQ.                                                                                                        // Colorize: green
    AVX512_VNNI              = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 11), // AVX512_VNNI.                                                                                                       // Colorize: green
    AVX512_BITALG            = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 12), // AVX512_BITALG.                                                                                                     // Colorize: green
    TME                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 13), // TME_EN. If 1, the following MSRs are supported: IA32_TME_CAPABILITY, IA32_TME_ACTIVATE, IA32_TME_EXCLUDE_MASK, and IA32_TME_EXCLUDE_BASE. // Colorize: green
    AVX512_VPOPCNTDQ         = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 14), // AVX512_VPOPCNTDQ.                                                                                                  // Colorize: green
    LA57                     = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 16), // LA57. Supports 57-bit linear addresses and five-level paging if 1.                                                 // Colorize: green
    RDPID                    = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 22), // RDPID and IA32_TSC_AUX are available if 1.                                                                         // Colorize: green
    KL                       = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 23), // KL. Supports Key Locker if 1.                                                                                      // Colorize: green
    CLDEMOTE                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 25), // CLDEMOTE. Supports cache line demote if 1.                                                                         // Colorize: green
    MOVDIRI                  = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 27), // MOVDIRI. Supports MOVDIRI if 1.                                                                                    // Colorize: green
    MOVDIR64B                = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 28), // MOVDIR64B. Supports MOVDIR64B if 1.                                                                                // Colorize: green
    SGX_LC                   = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 30), // SGX_LC. Supports SGX Launch Configuration if 1.                                                                    // Colorize: green
    PKS                      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_ECX, 31), // PKS. Supports protection keys for supervisor-mode pages if 1.                                                      // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000007_0_EDX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    AVX512_4VNNIW            = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 2),  // AVX512_4VNNIW. (Intel(R) Xeon Phi(TM) only.)                                                                       // Colorize: green
    AVX512_4FMAPS            = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 3),  // AVX512_4FMAPS. (Intel(R) Xeon Phi(TM) only.)                                                                       // Colorize: green
    FAST_MOV                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 4),  // Fast Short REP MOV.                                                                                                // Colorize: green
    AVX512_VP2INTERSECT      = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 8),  // AVX512_VP2INTERSECT.                                                                                               // Colorize: green
    MD_CLEAR                 = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 10), // MD_CLEAR supported.                                                                                                // Colorize: green
    SERIALIZE                = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 14), // SERIALIZE.                                                                                                         // Colorize: green
    HYBRID                   = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 15), // Hybrid. If 1, the processor is identified as a hybrid part.                                                        // Colorize: green
    PCONFIG                  = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 18), // PCONFIG. Supports PCONFIG if 1.                                                                                    // Colorize: green
    CET_IBT                  = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 20), // CET_IBT. Supports CET indirect branch tracking features if 1. Processors that set this bit define bits 5:2 and bits 63:10 of the IA32_U_CET and IA32_S_CET MSRs. // Colorize: green
    SPEC_CTRL                = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 26), // "" Enumerates support for indirect branch restricted speculation (IBRS) and the indirect branch predictor barrier (IBPB). Processors that set this bit support the IA32_SPEC_CTRL MSR and the IA32_PRED_CMD MSR. They allow software to set IA32_SPEC_CTRL[0] (IBRS) and IA32_PRED_CMD[0] (IBPB). // Colorize: green
    INTEL_STIBP              = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 27), // "" Enumerates support for single thread indirect branch predictors (STIBP). Processors that set this bit support the IA32_SPEC_CTRL MSR. They allow software to set IA32_SPEC_CTRL[1] (STIBP). // Colorize: green
    FLUSH_L1D                = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 28), // Enumerates support for L1D_FLUSH. Processors that set this bit support the IA32_FLUSH_CMD MSR. They allow software to set IA32_FLUSH_CMD[0] (L1D_FLUSH). // Colorize: green
    ARCH_CAPABILITIES        = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 29), // Enumerates support for the IA32_ARCH_CAPABILITIES MSR.                                                             // Colorize: green
    CORE_CAPABILITIES        = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 30), // Enumerates support for the IA32_CORE_CAPABILITIES MSR. IA32_CORE_CAPABILITIES is an architectural MSR that enumerates model-specific features. A bit being set in this MSR indicates that a model specific feature is supported; software must still consult CPUID family/model/stepping to determine the behavior of the enumerated feature as features enumerated in IA32_CORE_CAPABILITIES may have different behavior on different processor models. Additionally, on hybrid parts (CPUID.07H.0H:EDX[15]=1), software must consult the native model ID and core type from the Hybrid Information Enumeration Leaf. // Colorize: green
    SPEC_CTRL_SSBD           = WORD_BIT(X86FeatureWord::CPUID_00000007_0_EDX, 31), // "" Enumerates support for Speculative Store Bypass Disable (SSBD). Processors that set this bit support the IA32_SPEC_CTRL MSR. They allow software to set IA32_SPEC_CTRL[2] (SSBD). // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000007_1_EAX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    AVX_VNNI                 = WORD_BIT(X86FeatureWord::CPUID_00000007_1_EAX, 4),  // AVX-VNNI. AVX (VEX-encoded) versions of the Vector Neural Network Instructions.                                    // Colorize: green
    AVX512_BF16              = WORD_BIT(X86FeatureWord::CPUID_00000007_1_EAX, 5),  // AVX512_BF16. Vector Neural Network Instructions supporting BFLOAT16 inputs and conversion instructions from IEEE single precision. // Colorize: green
    FAST_MOVSB               = WORD_BIT(X86FeatureWord::CPUID_00000007_1_EAX, 10), // If 1, supports fast zero-length REP MOVSB.                                                                         // Colorize: green
    FAST_STOSB               = WORD_BIT(X86FeatureWord::CPUID_00000007_1_EAX, 11), // If 1, supports fast short REP STOSB.                                                                               // Colorize: green
    FATS_CMPSB_SCASB         = WORD_BIT(X86FeatureWord::CPUID_00000007_1_EAX, 12), // If 1, supports fast short REP CMPSB, REP SCASB.                                                                    // Colorize: green
    HRESET                   = WORD_BIT(X86FeatureWord::CPUID_00000007_1_EAX, 22), // HRESET. If 1, supports history reset via the HRESET instruction and the IA32_HRESET_ENABLE MSR. When set, indicates that the Processor History Reset Leaf (EAX = 20H) is valid. // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000007_1_EBX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    PPIN                     = WORD_BIT(X86FeatureWord::CPUID_00000007_1_EBX, 0),  // Enumerates the presence of the IA32_PPIN and IA32_PPIN_CTL MSRs. If 1, these MSRs are supported.                   // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_0000000D_1_EAX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    XSAVEOPT                 = WORD_BIT(X86FeatureWord::CPUID_0000000D_1_EAX, 0),  // XSAVEOPT is available.                                                                                             // Colorize: green
    XSAVEC                   = WORD_BIT(X86FeatureWord::CPUID_0000000D_1_EAX, 1),  // Supports XSAVEC and the compacted form of XRSTOR if set.                                                           // Colorize: green
    XGETBV1                  = WORD_BIT(X86FeatureWord::CPUID_0000000D_1_EAX, 2),  // Supports XGETBV with ECX = 1 if set.                                                                               // Colorize: green
    XSAVES                   = WORD_BIT(X86FeatureWord::CPUID_0000000D_1_EAX, 3),  // Supports XSAVES/XRSTORS and IA32_XSS if set.                                                                       // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_0000000F_0_EDX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    CQM_LLC                  = WORD_BIT(X86FeatureWord::CPUID_0000000F_0_EDX, 1),  // Supports L3 Cache Intel RDT Monitoring if 1.                                                                       // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_0000000F_1_EDX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    CQM_OCCUP_LLC            = WORD_BIT(X86FeatureWord::CPUID_0000000F_1_EDX, 0),  // Supports L3 occupancy monitoring if 1.                                                                             // Colorize: green
    CQM_MBM_TOTAL            = WORD_BIT(X86FeatureWord::CPUID_0000000F_1_EDX, 1),  // Supports L3 Total Bandwidth monitoring if 1.                                                                       // Colorize: green
    CQM_MBM_LOCAL            = WORD_BIT(X86FeatureWord::CPUID_0000000F_1_EDX, 2),  // Supports L3 Local Bandwidth monitoring if 1.                                                                       // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000010_0_EBX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    CAT_L3                   = WORD_BIT(X86FeatureWord::CPUID_00000010_0_EBX, 1),  // Supports L3 Cache Allocation Technology if 1.                                                                      // Colorize: green
    CAT_L2                   = WORD_BIT(X86FeatureWord::CPUID_00000010_0_EBX, 2),  // Supports L2 Cache Allocation Technology if 1.                                                                      // Colorize: green
    MBA                      = WORD_BIT(X86FeatureWord::CPUID_00000010_0_EBX, 3),  // Supports Memory Bandwidth Allocation if 1.                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Intel-defined CPU features, X86FeatureWord::CPUID_00000010_1_ECX                                                                                                                                  // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    CDP_L3                   = WORD_BIT(X86FeatureWord::CPUID_00000010_1_ECX, 2),  // Code and Data Prioritization Technology supported if 1.                                                            // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // AMD-defined CPU features, CPUID level 0x80000001 (ECX), word 9                                                                                                                                    // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    LAHF_LM                  = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 0),    // LAHF/SAHF in long mode                                                                                             // Colorize: green
    CMP_LEGACY               = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 1),    // If yes HyperThreading not valid                                                                                    // Colorize: green
    SVM                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 2),    // Secure Virtual Machine                                                                                             // Colorize: green
    EXTAPIC                  = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 3),    // Extended APIC space                                                                                                // Colorize: green
    CR8_LEGACY               = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 4),    // CR8 in 32-bit mode                                                                                                 // Colorize: green
    ABM                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 5),    // Advanced bit manipulation                                                                                          // Colorize: green
    SSE4A                    = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 6),    // SSE-4A                                                                                                             // Colorize: green
    MISALIGNSSE              = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 7),    // Misaligned SSE mode                                                                                                // Colorize: green
    _3DNOWPREFETCH           = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 8),    // 3DNow prefetch instructions                                                                                        // Colorize: green
    OSVW                     = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 9),    // OS Visible Workaround                                                                                              // Colorize: green
    IBS                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 10),   // Instruction Based Sampling                                                                                         // Colorize: green
    XOP                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 11),   // extended AVX instructions                                                                                          // Colorize: green
    SKINIT                   = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 12),   // SKINIT/STGI instructions                                                                                           // Colorize: green
    WDT                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 13),   // Watchdog timer                                                                                                     // Colorize: green
    LWP                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 15),   // Light Weight Profiling                                                                                             // Colorize: green
    FMA4                     = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 16),   // 4 operands MAC instructions                                                                                        // Colorize: green
    TCE                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 17),   // Translation Cache Extension                                                                                        // Colorize: green
    NODEID_MSR               = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 19),   // NodeId MSR                                                                                                         // Colorize: green
    TBM                      = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 21),   // Trailing Bit Manipulations                                                                                         // Colorize: green
    TOPOEXT                  = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 22),   // Topology extensions CPUID leafs                                                                                    // Colorize: green
    PERFCTR_CORE             = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 23),   // Core performance counter extensions                                                                                // Colorize: green
    PERFCTR_NB               = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 24),   // NB performance counter extensions                                                                                  // Colorize: green
    BPEXT                    = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 26),   // Data breakpoint extension                                                                                          // Colorize: green
    PTSC                     = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 27),   // Performance time-stamp counter                                                                                     // Colorize: green
    PERFCTR_LLC              = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 28),   // Last Level Cache performance counter extensions                                                                    // Colorize: green
    MWAITX                   = WORD_BIT(X86FeatureWord::CPUID_80000001_ECX, 29),   // MWAIT extension (MONITORX/MWAITX instructions)                                                                     // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // AMD-defined CPU features, CPUID level 0x80000001 (EDX), word 10                                                                                                                                   // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    SYSCALL                  = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 11),   // SYSCALL/SYSRET                                                                                                     // Colorize: green
    MP                       = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 19),   // MP Capable                                                                                                         // Colorize: green
    NX                       = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 20),   // Execute Disable                                                                                                    // Colorize: green
    MMXEXT                   = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 22),   // AMD MMX extensions                                                                                                 // Colorize: green
    FXSR_OPT                 = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 25),   // FXSAVE/FXRSTOR optimizations                                                                                       // Colorize: green
    GBPAGES                  = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 26),   // "pdpe1gb" GB pages                                                                                                 // Colorize: green
    RDTSCP                   = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 27),   // RDTSCP                                                                                                             // Colorize: green
    LM                       = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 29),   // Long Mode (x86-64, 64-bit support)                                                                                 // Colorize: green
    _3DNOWEXT                = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 30),   // AMD 3DNow extensions                                                                                               // Colorize: green
    _3DNOW                   = WORD_BIT(X86FeatureWord::CPUID_80000001_EDX, 31),   // 3DNow                                                                                                              // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // AMD-defined CPU features, CPUID level 0x80000007 (EBX), word 11                                                                                                                                   // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    OVERFLOW_RECOV           = WORD_BIT(X86FeatureWord::CPUID_80000007_EBX, 0),    // MCA overflow recovery support                                                                                      // Colorize: green
    SUCCOR                   = WORD_BIT(X86FeatureWord::CPUID_80000007_EBX, 1),    // Uncorrectable error containment and recovery                                                                       // Colorize: green
    SMCA                     = WORD_BIT(X86FeatureWord::CPUID_80000007_EBX, 3),    // Scalable MCA                                                                                                       // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // AMD-defined CPU features, CPUID level 0x80000007 (EDX), word 11                                                                                                                                   // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    HW_PSTATE                = WORD_BIT(X86FeatureWord::CPUID_80000007_EDX, 7),    // AMD HW-PState                                                                                                      // Colorize: green
    TSC_INVARIANT            = WORD_BIT(X86FeatureWord::CPUID_80000007_EDX, 8),    //                                                                                                                    // Colorize: green
    CPB                      = WORD_BIT(X86FeatureWord::CPUID_80000007_EDX, 9),    // AMD Core Performance Boost                                                                                         // Colorize: green
    PROC_FEEDBACK            = WORD_BIT(X86FeatureWord::CPUID_80000007_EDX, 11),   // AMD ProcFeedbackInterface                                                                                          // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // AMD-defined CPU features, CPUID level 0x80000008 (EBX), word 12                                                                                                                                   // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    CLZERO                   = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 0),    // CLZERO instruction                                                                                                 // Colorize: green
    IRPERF                   = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 1),    // Instructions Retired Count                                                                                         // Colorize: green
    XSAVEERPTR               = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 2),    // Always save/restore FP error pointers                                                                              // Colorize: green
    AMD_IBPB                 = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 12),   // "" Indirect Branch Prediction Barrier                                                                              // Colorize: green
    AMD_IBRS                 = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 14),   // "" Indirect Branch Restricted Speculation                                                                          // Colorize: green
    AMD_STIBP                = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 15),   // "" Single Thread Indirect Branch Predictors                                                                        // Colorize: green
    AMD_SSBD                 = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 24),   // "" Speculative Store Bypass Disable                                                                                // Colorize: green
    VIRT_SSBD                = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 25),   // Virtualized Speculative Store Bypass Disable                                                                       // Colorize: green
    AMD_SSB_NO               = WORD_BIT(X86FeatureWord::CPUID_80000008_EBX, 26),   // "" Speculative Store Bypass is fixed in hardware                                                                   // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // AMD SVM Feature Identification, CPUID level 0x8000000A (EDX), word 13                                                                                                                             // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    NPT                      = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 0),    // Nested Page Table support                                                                                          // Colorize: green
    LBRV                     = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 1),    // LBR Virtualization support                                                                                         // Colorize: green
    SVML                     = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 2),    // "svm_lock" SVM locking MSR                                                                                         // Colorize: green
    NRIPS                    = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 3),    // "nrip_save" SVM next_rip save                                                                                      // Colorize: green
    TSCRATEMSR               = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 4),    // "tsc_scale" TSC scaling support                                                                                    // Colorize: green
    VMCBCLEAN                = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 5),    // "vmcb_clean" VMCB clean bits support                                                                               // Colorize: green
    FLUSHBYASID              = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 6),    // flush-by-ASID support                                                                                              // Colorize: green
    DECODEASSISTS            = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 7),    // Decode Assists support                                                                                             // Colorize: green
    PAUSEFILTER              = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 10),   // filtered pause intercept                                                                                           // Colorize: green
    PFTHRESHOLD              = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 12),   // pause filter threshold                                                                                             // Colorize: green
    AVIC                     = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 13),   // Virtual Interrupt Controller                                                                                       // Colorize: green
    V_VMSAVE_VMLOAD          = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 15),   // Virtual VMSAVE VMLOAD                                                                                              // Colorize: green
    VGIF                     = WORD_BIT(X86FeatureWord::CPUID_8000000A_EDX, 16),   // Virtual GIF                                                                                                        // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // AMD-defined CPU features, CPUID level 0x8000001F (EAX), word 12                                                                                                                                   // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    SME                      = WORD_BIT(X86FeatureWord::CPUID_8000001F_EAX, 0),    // AMD Secure Memory Encryption                                                                                       // Colorize: green
    SEV                      = WORD_BIT(X86FeatureWord::CPUID_8000001F_EAX, 1),    // AMD Secure Encrypted Virtualization                                                                                // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    // Other features, NGOS defined, word 15                                                                                                                                                             // Colorize: green
    //                                                                                                                                                                                                   // Colorize: green
    ALWAYS_ZERO              = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 0),   // "" Always-absent feature                                                                                           // Colorize: green
    CPUID                    = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 1),   // CPU has CPUID instruction itself                                                                                   // Colorize: green
    CONSTANT_TSC             = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 2),   // TSC ticks at a constant rate                                                                                       // Colorize: green
    NONSTOP_TSC              = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 3),   // TSC doesn't stop in C states                                                                                       // Colorize: green
    NONSTOP_TSC_S3           = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 4),   // TSC doesn't stop in S3 state                                                                                       // Colorize: green
    MSR_SPEC_CTRL            = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 5),   // "" MSR SPEC_CTRL is implemented                                                                                    // Colorize: green
    IBRS                     = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 6),   // Indirect Branch Restricted Speculation                                                                             // Colorize: green
    IBPB                     = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 7),   // Indirect Branch Prediction Barrier                                                                                 // Colorize: green
    STIBP                    = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 8),   // Single Thread Indirect Branch Predictors                                                                           // Colorize: green
    SSBD                     = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 9),   // Speculative Store Bypass Disable                                                                                   // Colorize: green
    IBRS_ENHANCED            = WORD_BIT(X86FeatureWord::NGOS_OTHER_FEATURES, 10),  // Enhanced IBRS                                                                                                      // Colorize: green
};                                                                                                                                                                                                       // Colorize: green
// Verified with IntelCpuidSpecVerifier [END] // https://cdrdv2.intel.com/v1/dl/getContent/671199                                                                                                        // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
                                                                                                                                                                                                         // Colorize: green
#endif // COM_NGOS_SHARED_COMMON_CPU_X86FEATURE_H                                                                                                                                                        // Colorize: green
