 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  yosys_synth_time	  max_yosys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.56	  vpr	  54.25 MiB	  	  0.00	  5204	  -1	  -1	  1	  0.00	  -1	  -1	  29700	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  55556	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  15.3 MiB	  0.00	  4	  54.3 MiB	  0.01	  0.00	  0.571526	  -0.946421	  -0.571526	  0.571526	  0.01	  1.46e-05	  9.674e-06	  9.0447e-05	  6.6093e-05	  -1	  2	  2	  53894	  53894	  12370.0	  1374.45	  0.02	  0.000249417	  0.000182181	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.36	  vpr	  54.25 MiB	  	  0.00	  5372	  -1	  -1	  1	  0.00	  -1	  -1	  29848	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  55552	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  15.3 MiB	  0.00	  6	  54.2 MiB	  0.00	  0.00	  0.526189	  -0.94819	  -0.526189	  0.526189	  0.00	  7.247e-06	  3.862e-06	  5.0447e-05	  3.5027e-05	  -1	  5	  3	  53894	  53894	  14028.3	  1558.70	  0.00	  0.000168214	  0.000117421	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  6.03	  abc	  60.06 MiB	  	  0.38	  59116	  -1	  -1	  2	  1.66	  -1	  -1	  61500	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  57500	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  17.8 MiB	  0.13	  22	  56.2 MiB	  0.12	  0.00	  1.10153	  -11.4005	  -1.10153	  1.10153	  0.04	  0.00018792	  0.000164911	  0.0186031	  0.0162439	  -1	  21	  4	  9.10809e+06	  8.35357e+06	  828754.	  3683.35	  0.01	  0.0232747	  0.0205913	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  6.64	  abc	  59.95 MiB	  	  0.38	  59112	  -1	  -1	  2	  2.01	  -1	  -1	  61384	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  57744	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  18.1 MiB	  0.04	  25	  56.4 MiB	  0.31	  0.00	  1.12309	  -11.8205	  -1.12309	  1.12309	  0.03	  0.000216308	  0.000188217	  0.0224396	  0.0199028	  -1	  58	  4	  9.10809e+06	  8.35357e+06	  858153.	  3814.01	  0.01	  0.0272442	  0.0243544	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.44	  vpr	  59.30 MiB	  	  0.01	  5860	  -1	  -1	  1	  0.01	  -1	  -1	  29888	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  60724	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  20.7 MiB	  0.01	  4	  59.3 MiB	  0.00	  0.00	  0.571526	  -0.946421	  -0.571526	  0.571526	  0.00	  7.207e-06	  4.157e-06	  6.0653e-05	  4.2218e-05	  -1	  2	  2	  53894	  53894	  12370.0	  1374.45	  0.00	  0.00019313	  0.000137323	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.43	  vpr	  59.02 MiB	  	  0.05	  5764	  -1	  -1	  1	  0.00	  -1	  -1	  29848	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  60432	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  20.4 MiB	  0.00	  6	  59.0 MiB	  0.00	  0.00	  0.526189	  -0.94819	  -0.526189	  0.526189	  0.00	  7.328e-06	  4.049e-06	  5.6878e-05	  3.7352e-05	  -1	  5	  3	  53894	  53894	  14028.3	  1558.70	  0.00	  0.00017597	  0.000120253	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  7.95	  vpr	  67.09 MiB	  	  0.27	  16380	  -1	  -1	  2	  0.14	  -1	  -1	  34004	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  68704	  311	  156	  972	  1128	  1	  953	  514	  28	  28	  784	  memory	  auto	  29.0 MiB	  0.61	  8012	  67.1 MiB	  1.36	  0.02	  3.98268	  -4087.16	  -3.98268	  3.98268	  0.26	  0.0049298	  0.00424121	  0.5422	  0.471543	  -1	  12479	  15	  4.25198e+07	  9.94461e+06	  2.96205e+06	  3778.13	  2.15	  0.821666	  0.729521	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  7.44	  vpr	  67.06 MiB	  	  0.26	  16376	  -1	  -1	  2	  0.15	  -1	  -1	  33948	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  68672	  311	  156	  972	  1128	  1	  953	  514	  28	  28	  784	  memory	  auto	  29.0 MiB	  0.55	  8600	  67.1 MiB	  1.38	  0.03	  3.83497	  -3418.95	  -3.83497	  3.83497	  0.25	  0.00586461	  0.00530665	  0.568091	  0.491378	  -1	  13381	  15	  4.25198e+07	  9.94461e+06	  3.02951e+06	  3864.17	  1.74	  0.835363	  0.734042	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
