AMDGPU_FW_LOAD_PSP,VAR_0
AMDGPU_UCODE_ID_VCE,VAR_1
AMDGPU_VCE_FIRMWARE_OFFSET,VAR_2
MMSCH_COMMAND__DIRECT_REG_POLLING,VAR_3
MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE,VAR_4
MMSCH_COMMAND__DIRECT_REG_WRITE,VAR_5
MMSCH_COMMAND__END,VAR_6
MMSCH_V1_0_INSERT_DIRECT_POLL,FUNC_0
MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT,FUNC_1
MMSCH_V1_0_INSERT_DIRECT_WT,FUNC_2
MMSCH_VERSION,VAR_7
SOC15_REG_OFFSET,FUNC_3
VCE,VAR_8
VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK,VAR_9
VCE_STATUS_VCPU_REPORT_FW_LOADED_MASK,VAR_10
VCE_STATUS__JOB_BUSY_MASK,VAR_11
VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK,VAR_12
VCE_V4_0_DATA_SIZE,VAR_13
VCE_V4_0_FW_SIZE,VAR_14
VCE_V4_0_STACK_SIZE,VAR_15
VCE_VCPU_CNTL__CLK_EN_MASK,VAR_16
lower_32_bits,FUNC_4
memcpy,FUNC_5
mmVCE_LMI_CACHE_CTRL,VAR_17
mmVCE_LMI_CTRL,VAR_18
mmVCE_LMI_CTRL2,VAR_19
mmVCE_LMI_SWAP_CNTL,VAR_20
mmVCE_LMI_SWAP_CNTL1,VAR_21
mmVCE_LMI_VCPU_CACHE_40BIT_BAR0,VAR_22
mmVCE_LMI_VCPU_CACHE_40BIT_BAR1,VAR_23
mmVCE_LMI_VCPU_CACHE_40BIT_BAR2,VAR_24
mmVCE_LMI_VCPU_CACHE_64BIT_BAR0,VAR_25
mmVCE_LMI_VCPU_CACHE_64BIT_BAR1,VAR_26
mmVCE_LMI_VCPU_CACHE_64BIT_BAR2,VAR_27
mmVCE_LMI_VM_CTRL,VAR_28
mmVCE_RB_BASE_HI,VAR_29
mmVCE_RB_BASE_LO,VAR_30
mmVCE_RB_SIZE,VAR_31
mmVCE_SOFT_RESET,VAR_32
mmVCE_STATUS,VAR_33
mmVCE_SYS_INT_EN,VAR_34
mmVCE_VCPU_CACHE_OFFSET0,VAR_35
mmVCE_VCPU_CACHE_OFFSET1,VAR_36
mmVCE_VCPU_CACHE_OFFSET2,VAR_37
mmVCE_VCPU_CACHE_SIZE0,VAR_38
mmVCE_VCPU_CACHE_SIZE1,VAR_39
mmVCE_VCPU_CACHE_SIZE2,VAR_40
mmVCE_VCPU_CNTL,VAR_41
upper_32_bits,FUNC_6
vce_v4_0_mmsch_start,FUNC_7
vce_v4_0_sriov_start,FUNC_8
adev,VAR_42
ring,VAR_43
offset,VAR_44
size,VAR_45
table_size,VAR_46
direct_wt,VAR_47
direct_rd_mod_wt,VAR_48
direct_poll,VAR_49
end,VAR_50
init_table,VAR_51
header,VAR_52
low,VAR_53
hi,VAR_54
tmr_mc_addr,VAR_55
