Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Fri Dec  7 23:52:23 2018
| Host         : DESKTOP-QA2Q75J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.630     -497.783                    284                 1805        0.055        0.000                      0                 1805        2.867        0.000                       0                   722  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
nolabel_line50/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0         {0.000 20.000}       40.000          25.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line50/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -6.136     -470.574                    284                  374        0.207        0.000                      0                  374        2.867        0.000                       0                    78  
  clkfbout_clk_wiz_0                                                                                                                                                          37.845        0.000                       0                     3  
sys_clk_pin                        2.106        0.000                      0                 1431        0.055        0.000                      0                 1431        4.500        0.000                       0                   640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -8.630      -92.106                     12                   12        1.083        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line50/inst/clk_in1
  To Clock:  nolabel_line50/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line50/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line50/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          284  Failing Endpoints,  Worst Slack       -6.136ns,  Total Violation     -470.574ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.136ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.797ns  (logic 4.382ns (34.242%)  route 8.415ns (65.758%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.626     1.628    nolabel_line52/nolabel_line44/CLK
    SLICE_X11Y115        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  nolabel_line52/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=21, routed)          0.871     2.955    nolabel_line52/nolabel_line44/x_counter[11]
    SLICE_X10Y117        LUT3 (Prop_lut3_I0_O)        0.124     3.079 r  nolabel_line52/nolabel_line44/vga5__1_carry__1_i_12/O
                         net (fo=2, routed)           0.452     3.531    nolabel_line52/nolabel_line44/vga5__1_carry__1_i_12_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.124     3.655 r  nolabel_line52/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.538     4.193    nolabel_line52/nolabel_line44_n_50
    SLICE_X10Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.772 r  nolabel_line52/vga5__1_carry__2/O[2]
                         net (fo=6, routed)           0.783     5.555    nolabel_line52/vga5__1_carry__2_n_5
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.301     5.856 r  nolabel_line52/vga5__40_carry_i_2/O
                         net (fo=1, routed)           0.000     5.856    nolabel_line52/vga5__40_carry_i_2_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.236 r  nolabel_line52/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.236    nolabel_line52/vga5__40_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.559 r  nolabel_line52/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.649     7.209    nolabel_line52/nolabel_line44/x_counter_reg[11]_0[1]
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.306     7.515 r  nolabel_line52/nolabel_line44/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.515    nolabel_line52/nolabel_line44_n_135
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.916 r  nolabel_line52/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.916    nolabel_line52/vga5__61_carry__0_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.187 r  nolabel_line52/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.629     8.815    nolabel_line52/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X13Y113        LUT3 (Prop_lut3_I0_O)        0.373     9.188 r  nolabel_line52/nolabel_line44/vga[5]_i_18/O
                         net (fo=2, routed)           0.445     9.633    nolabel_line52/nolabel_line44/vga[5]_i_18_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  nolabel_line52/nolabel_line44/vga[5]_i_13/O
                         net (fo=36, routed)          1.344    11.101    nolabel_line65/vga5__174[3]
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.124    11.225 r  nolabel_line65/vga[7]_i_45/O
                         net (fo=1, routed)           0.784    12.009    nolabel_line65/vga[7]_i_45_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    12.133 r  nolabel_line65/vga[7]_i_11/O
                         net (fo=1, routed)           0.797    12.931    nolabel_line65/vga116_out
    SLICE_X9Y101         LUT4 (Prop_lut4_I2_O)        0.124    13.055 r  nolabel_line65/vga[7]_i_3/O
                         net (fo=1, routed)           0.811    13.866    nolabel_line65/vga[7]_i_3_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.124    13.990 r  nolabel_line65/vga[7]_i_2/O
                         net (fo=2, routed)           0.311    14.301    nolabel_line52/nolabel_line44/snake_piece_is_display_reg[24]
    SLICE_X8Y103         LUT6 (Prop_lut6_I5_O)        0.124    14.425 r  nolabel_line52/nolabel_line44/vga[7]_i_1/O
                         net (fo=1, routed)           0.000    14.425    nolabel_line52/nolabel_line44_n_55
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.248    nolabel_line52/CLK
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[7]/C
                         clock pessimism              0.077     8.325    
                         clock uncertainty           -0.114     8.211    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.079     8.290    nolabel_line52/vga_reg[7]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                 -6.136    

Slack (VIOLATED) :        -6.135ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.798ns  (logic 4.382ns (34.239%)  route 8.416ns (65.761%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.626     1.628    nolabel_line52/nolabel_line44/CLK
    SLICE_X11Y115        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  nolabel_line52/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=21, routed)          0.871     2.955    nolabel_line52/nolabel_line44/x_counter[11]
    SLICE_X10Y117        LUT3 (Prop_lut3_I0_O)        0.124     3.079 r  nolabel_line52/nolabel_line44/vga5__1_carry__1_i_12/O
                         net (fo=2, routed)           0.452     3.531    nolabel_line52/nolabel_line44/vga5__1_carry__1_i_12_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.124     3.655 r  nolabel_line52/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.538     4.193    nolabel_line52/nolabel_line44_n_50
    SLICE_X10Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.772 r  nolabel_line52/vga5__1_carry__2/O[2]
                         net (fo=6, routed)           0.783     5.555    nolabel_line52/vga5__1_carry__2_n_5
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.301     5.856 r  nolabel_line52/vga5__40_carry_i_2/O
                         net (fo=1, routed)           0.000     5.856    nolabel_line52/vga5__40_carry_i_2_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.236 r  nolabel_line52/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.236    nolabel_line52/vga5__40_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.559 r  nolabel_line52/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.649     7.209    nolabel_line52/nolabel_line44/x_counter_reg[11]_0[1]
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.306     7.515 r  nolabel_line52/nolabel_line44/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.515    nolabel_line52/nolabel_line44_n_135
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.916 r  nolabel_line52/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.916    nolabel_line52/vga5__61_carry__0_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.187 r  nolabel_line52/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.629     8.815    nolabel_line52/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X13Y113        LUT3 (Prop_lut3_I0_O)        0.373     9.188 r  nolabel_line52/nolabel_line44/vga[5]_i_18/O
                         net (fo=2, routed)           0.445     9.633    nolabel_line52/nolabel_line44/vga[5]_i_18_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  nolabel_line52/nolabel_line44/vga[5]_i_13/O
                         net (fo=36, routed)          1.344    11.101    nolabel_line65/vga5__174[3]
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.124    11.225 r  nolabel_line65/vga[7]_i_45/O
                         net (fo=1, routed)           0.784    12.009    nolabel_line65/vga[7]_i_45_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    12.133 r  nolabel_line65/vga[7]_i_11/O
                         net (fo=1, routed)           0.797    12.931    nolabel_line65/vga116_out
    SLICE_X9Y101         LUT4 (Prop_lut4_I2_O)        0.124    13.055 r  nolabel_line65/vga[7]_i_3/O
                         net (fo=1, routed)           0.811    13.866    nolabel_line65/vga[7]_i_3_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.124    13.990 r  nolabel_line65/vga[7]_i_2/O
                         net (fo=2, routed)           0.312    14.302    nolabel_line52/nolabel_line44/snake_piece_is_display_reg[24]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124    14.426 r  nolabel_line52/nolabel_line44/vga[1]_i_1/O
                         net (fo=1, routed)           0.000    14.426    nolabel_line52/nolabel_line44_n_57
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.248    nolabel_line52/CLK
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[1]/C
                         clock pessimism              0.077     8.325    
                         clock uncertainty           -0.114     8.211    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.081     8.292    nolabel_line52/vga_reg[1]
  -------------------------------------------------------------------
                         required time                          8.292    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                 -6.135    

Slack (VIOLATED) :        -5.464ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.936ns  (logic 4.137ns (34.659%)  route 7.799ns (65.341%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.859    12.907    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X8Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.031 r  nolabel_line52/nolabel_line44/vga[10]_i_1/O
                         net (fo=2, routed)           0.613    13.644    nolabel_line52/nolabel_line44_n_53
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507     8.244    nolabel_line52/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]_lopt_replica/C
                         clock pessimism              0.077     8.321    
                         clock uncertainty           -0.114     8.207    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.026     8.181    nolabel_line52/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                 -5.464    

Slack (VIOLATED) :        -5.451ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.925ns  (logic 4.137ns (34.691%)  route 7.788ns (65.309%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.859    12.907    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X8Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.031 r  nolabel_line52/nolabel_line44/vga[10]_i_1/O
                         net (fo=2, routed)           0.602    13.633    nolabel_line52/nolabel_line44_n_53
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507     8.244    nolabel_line52/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]/C
                         clock pessimism              0.077     8.321    
                         clock uncertainty           -0.114     8.207    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.024     8.183    nolabel_line52/vga_reg[10]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                 -5.451    

Slack (VIOLATED) :        -5.403ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.876ns  (logic 4.137ns (34.834%)  route 7.739ns (65.166%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.674    12.722    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    12.846 r  nolabel_line52/nolabel_line44/vga[11]_i_1/O
                         net (fo=2, routed)           0.738    13.584    nolabel_line52/nolabel_line44_n_52
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.245    nolabel_line52/CLK
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]_lopt_replica/C
                         clock pessimism              0.077     8.322    
                         clock uncertainty           -0.114     8.208    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)       -0.026     8.182    nolabel_line52/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                         -13.584    
  -------------------------------------------------------------------
                         slack                                 -5.403    

Slack (VIOLATED) :        -5.390ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.865ns  (logic 4.137ns (34.866%)  route 7.728ns (65.134%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.674    12.722    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    12.846 r  nolabel_line52/nolabel_line44/vga[11]_i_1/O
                         net (fo=2, routed)           0.727    13.573    nolabel_line52/nolabel_line44_n_52
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.245    nolabel_line52/CLK
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]/C
                         clock pessimism              0.077     8.322    
                         clock uncertainty           -0.114     8.208    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)       -0.024     8.184    nolabel_line52/vga_reg[11]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                 -5.390    

Slack (VIOLATED) :        -5.324ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 4.137ns (35.087%)  route 7.654ns (64.913%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 8.240 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.831    12.879    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I3_O)        0.124    13.003 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.496    13.499    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.240    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_3/C
                         clock pessimism              0.077     8.317    
                         clock uncertainty           -0.114     8.203    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.028     8.175    nolabel_line52/vga_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                 -5.324    

Slack (VIOLATED) :        -5.208ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 4.137ns (35.488%)  route 7.521ns (64.512%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 8.240 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.831    12.879    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I3_O)        0.124    13.003 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.363    13.366    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.240    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.077     8.317    
                         clock uncertainty           -0.114     8.203    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.045     8.158    nolabel_line52/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                 -5.208    

Slack (VIOLATED) :        -5.194ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 4.137ns (35.488%)  route 7.521ns (64.512%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 8.240 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.831    12.879    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I3_O)        0.124    13.003 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.363    13.366    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.240    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]/C
                         clock pessimism              0.077     8.317    
                         clock uncertainty           -0.114     8.203    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.031     8.172    nolabel_line52/vga_reg[9]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                 -5.194    

Slack (VIOLATED) :        -5.183ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.650ns  (logic 4.137ns (35.512%)  route 7.513ns (64.488%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 8.240 - 6.734 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  nolabel_line52/nolabel_line44/y_counter_reg[8]/Q
                         net (fo=22, routed)          0.840     3.066    nolabel_line52/nolabel_line44/y_counter[8]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11/O
                         net (fo=2, routed)           0.413     3.603    nolabel_line52/nolabel_line44/vga3__1_carry__1_i_11_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.727 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.445     4.172    nolabel_line52/nolabel_line44/DI[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  nolabel_line52/nolabel_line44/vga3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.296    nolabel_line52/nolabel_line44_n_99
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.829 r  nolabel_line52/vga3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.829    nolabel_line52/vga3__1_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.144 r  nolabel_line52/vga3__1_carry__2/O[3]
                         net (fo=11, routed)          0.753     5.897    nolabel_line52/vga3__1_carry__2_n_4
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.307     6.204 r  nolabel_line52/vga3__37_carry_i_1/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line52/vga3__37_carry_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.605 r  nolabel_line52/vga3__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.605    nolabel_line52/vga3__37_carry_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.827 r  nolabel_line52/vga3__37_carry__0/O[0]
                         net (fo=3, routed)           0.638     7.465    nolabel_line52/nolabel_line44/O[0]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  nolabel_line52/nolabel_line44/vga3__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.764    nolabel_line52/nolabel_line44_n_133
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  nolabel_line52/vga3__55_carry__0/CO[3]
                         net (fo=5, routed)           0.957     9.271    nolabel_line52/nolabel_line44/CO[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  nolabel_line52/nolabel_line44/vga[5]_i_16/O
                         net (fo=8, routed)           0.351     9.746    nolabel_line52/nolabel_line44/vga[5]_i_16_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  nolabel_line52/nolabel_line44/vga[5]_i_4/O
                         net (fo=36, routed)          1.241    11.111    nolabel_line52/nolabel_line44/vga_reg[5]_8
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.235 r  nolabel_line52/nolabel_line44/vga[11]_i_6/O
                         net (fo=1, routed)           0.689    11.924    nolabel_line52/nolabel_line44/vga23_in
    SLICE_X8Y112         LUT4 (Prop_lut4_I0_O)        0.124    12.048 r  nolabel_line52/nolabel_line44/vga[11]_i_3/O
                         net (fo=6, routed)           0.831    12.879    nolabel_line52/nolabel_line44/vga15_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I3_O)        0.124    13.003 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.355    13.358    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.240    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_2/C
                         clock pessimism              0.077     8.317    
                         clock uncertainty           -0.114     8.203    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.028     8.175    nolabel_line52/vga_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 -5.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/in_display_area_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.263%)  route 0.157ns (45.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.597     0.599    nolabel_line52/nolabel_line44/CLK
    SLICE_X5Y111         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  nolabel_line52/nolabel_line44/y_counter_reg[5]/Q
                         net (fo=21, routed)          0.157     0.896    nolabel_line52/nolabel_line44/y_counter[5]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.941 r  nolabel_line52/nolabel_line44/in_display_area_inv_i_1/O
                         net (fo=1, routed)           0.000     0.941    nolabel_line52/nolabel_line44/in_display_area0
    SLICE_X6Y111         FDRE                                         r  nolabel_line52/nolabel_line44/in_display_area_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.867     0.869    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y111         FDRE                                         r  nolabel_line52/nolabel_line44/in_display_area_reg_inv/C
                         clock pessimism             -0.255     0.615    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.120     0.735    nolabel_line52/nolabel_line44/in_display_area_reg_inv
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.864%)  route 0.152ns (42.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596     0.598    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     0.762 r  nolabel_line52/nolabel_line44/y_counter_reg[9]/Q
                         net (fo=19, routed)          0.152     0.914    nolabel_line52/nolabel_line44/y_counter[9]
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     0.959 r  nolabel_line52/nolabel_line44/address1_i_3/O
                         net (fo=2, routed)           0.000     0.959    nolabel_line52/nolabel_line44/D[9]
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.865     0.867    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[10]/C
                         clock pessimism             -0.270     0.598    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.120     0.718    nolabel_line52/nolabel_line44/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.888%)  route 0.186ns (53.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567     0.569    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y114        FDRE                                         r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.164     0.733 r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.186     0.918    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y115         FDRE                                         r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836     0.837    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y115         FDRE                                         r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.070     0.674    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/x_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.939%)  route 0.210ns (53.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567     0.569    nolabel_line52/nolabel_line44/CLK
    SLICE_X11Y115        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  nolabel_line52/nolabel_line44/x_counter_reg[10]/Q
                         net (fo=20, routed)          0.210     0.920    nolabel_line52/nolabel_line44/x_counter[10]
    SLICE_X10Y117        LUT6 (Prop_lut6_I1_O)        0.045     0.965 r  nolabel_line52/nolabel_line44/h_sync_i_1/O
                         net (fo=1, routed)           0.000     0.965    nolabel_line52/nolabel_line44/h_sync_i_1_n_0
    SLICE_X10Y117        FDRE                                         r  nolabel_line52/nolabel_line44/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833     0.835    nolabel_line52/nolabel_line44/CLK
    SLICE_X10Y117        FDRE                                         r  nolabel_line52/nolabel_line44/h_sync_reg/C
                         clock pessimism             -0.255     0.581    
    SLICE_X10Y117        FDRE (Hold_fdre_C_D)         0.120     0.701    nolabel_line52/nolabel_line44/h_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.799%)  route 0.194ns (54.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567     0.569    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y114        FDRE                                         r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.164     0.733 r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.194     0.927    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X10Y116        FDRE                                         r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835     0.836    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y116        FDRE                                         r  nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.059     0.662    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.257%)  route 0.199ns (48.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596     0.598    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     0.762 r  nolabel_line52/nolabel_line44/y_counter_reg[7]/Q
                         net (fo=24, routed)          0.199     0.960    nolabel_line52/nolabel_line44/y_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I2_O)        0.045     1.005 r  nolabel_line52/nolabel_line44/address1_i_5/O
                         net (fo=2, routed)           0.000     1.005    nolabel_line52/nolabel_line44/D[7]
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.865     0.867    nolabel_line52/nolabel_line44/CLK
    SLICE_X6Y112         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[8]/C
                         clock pessimism             -0.270     0.598    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.121     0.719    nolabel_line52/nolabel_line44/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/y_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.314%)  route 0.199ns (51.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.598     0.600    nolabel_line52/nolabel_line44/CLK
    SLICE_X3Y110         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     0.741 f  nolabel_line52/nolabel_line44/y_counter_reg[0]/Q
                         net (fo=19, routed)          0.199     0.940    nolabel_line52/nolabel_line44/Q[0]
    SLICE_X3Y110         LUT1 (Prop_lut1_I0_O)        0.045     0.985 r  nolabel_line52/nolabel_line44/y_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.985    nolabel_line52/nolabel_line44/p_0_in[0]
    SLICE_X3Y110         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.871     0.873    nolabel_line52/nolabel_line44/CLK
    SLICE_X3Y110         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[0]/C
                         clock pessimism             -0.273     0.600    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091     0.691    nolabel_line52/nolabel_line44/y_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/x_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.826%)  route 0.154ns (38.174%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567     0.569    nolabel_line52/nolabel_line44/CLK
    SLICE_X11Y115        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  nolabel_line52/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=21, routed)          0.154     0.863    nolabel_line52/nolabel_line44/x_counter[11]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.971 r  nolabel_line52/nolabel_line44/x_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.971    nolabel_line52/nolabel_line44/x_counter_reg[8]_i_1_n_4
    SLICE_X11Y115        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836     0.837    nolabel_line52/nolabel_line44/CLK
    SLICE_X11Y115        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[11]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.105     0.674    nolabel_line52/nolabel_line44/x_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.294%)  route 0.225ns (54.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.597     0.599    nolabel_line52/nolabel_line44/CLK
    SLICE_X4Y110         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  nolabel_line52/nolabel_line44/y_counter_reg[2]/Q
                         net (fo=18, routed)          0.225     0.964    nolabel_line52/nolabel_line44/Q[2]
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.009 r  nolabel_line52/nolabel_line44/address1_i_9/O
                         net (fo=2, routed)           0.000     1.009    nolabel_line52/nolabel_line44/D[3]
    SLICE_X4Y110         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.867     0.869    nolabel_line52/nolabel_line44/CLK
    SLICE_X4Y110         FDRE                                         r  nolabel_line52/nolabel_line44/y_counter_reg[4]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092     0.691    nolabel_line52/nolabel_line44/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line44/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line52/nolabel_line44/x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.774%)  route 0.175ns (41.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567     0.569    nolabel_line52/nolabel_line44/CLK
    SLICE_X11Y114        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  nolabel_line52/nolabel_line44/x_counter_reg[7]/Q
                         net (fo=21, routed)          0.175     0.884    nolabel_line52/nolabel_line44/x_counter[7]
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.992 r  nolabel_line52/nolabel_line44/x_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.992    nolabel_line52/nolabel_line44/x_counter_reg[4]_i_1_n_4
    SLICE_X11Y114        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836     0.838    nolabel_line52/nolabel_line44/CLK
    SLICE_X11Y114        FDRE                                         r  nolabel_line52/nolabel_line44/x_counter_reg[7]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X11Y114        FDRE (Hold_fdre_C_D)         0.105     0.674    nolabel_line52/nolabel_line44/x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { nolabel_line50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y21     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y19     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y27     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y29     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y14     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y22     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y24     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y15     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y23     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y25     nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y115    nolabel_line52/nolabel_line44/x_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y115    nolabel_line52/nolabel_line44/x_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y115    nolabel_line52/nolabel_line44/x_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y115    nolabel_line52/nolabel_line44/x_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y116    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y116    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y114    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y114    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y114    nolabel_line52/nolabel_line75/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y111     nolabel_line52/nolabel_line44/in_display_area_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y117    nolabel_line52/nolabel_line44/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y111     nolabel_line52/nolabel_line44/in_display_area_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y112    nolabel_line52/vga_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y112    nolabel_line52/vga_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     nolabel_line52/vga_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     nolabel_line52/vga_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y119    nolabel_line52/vga_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y119    nolabel_line52/vga_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y119    nolabel_line52/vga_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y119    nolabel_line52/vga_reg[5]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { nolabel_line50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    nolabel_line50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  nolabel_line50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.642ns (8.547%)  route 6.870ns (91.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.294    12.817    nolabel_line65/game_status_reg[1]
    SLICE_X12Y99         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.525    14.948    nolabel_line65/CLK100MHZ
    SLICE_X12Y99         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[19]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.923    nolabel_line65/snake_piece_is_display_origin_reg[19]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 0.642ns (8.543%)  route 6.873ns (91.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.298    12.821    nolabel_line65/game_status_reg[1]
    SLICE_X12Y100        FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.509    14.931    nolabel_line65/CLK100MHZ
    SLICE_X12Y100        FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[16]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y100        FDRE (Setup_fdre_C_CE)      -0.169    14.986    nolabel_line65/snake_piece_is_display_origin_reg[16]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 0.642ns (8.543%)  route 6.873ns (91.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.298    12.821    nolabel_line65/game_status_reg[1]
    SLICE_X12Y100        FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.509    14.931    nolabel_line65/CLK100MHZ
    SLICE_X12Y100        FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[21]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y100        FDRE (Setup_fdre_C_CE)      -0.169    14.986    nolabel_line65/snake_piece_is_display_origin_reg[21]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line82/game_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 1.120ns (14.521%)  route 6.593ns (85.479%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          4.124     9.947    nolabel_line82/game_status[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    10.071 r  nolabel_line82/game_status[1]_i_7/O
                         net (fo=2, routed)           1.596    11.667    nolabel_line82/game_status1__3
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.150    11.817 r  nolabel_line82/game_status[1]_i_5/O
                         net (fo=2, routed)           0.873    12.690    nolabel_line82/game_status[1]_i_5_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.328    13.018 r  nolabel_line82/game_status[1]_i_1/O
                         net (fo=1, routed)           0.000    13.018    nolabel_line82/game_status[1]_i_1_n_0
    SLICE_X7Y115         FDRE                                         r  nolabel_line82/game_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.581    15.003    nolabel_line82/CLK100MHZ
    SLICE_X7Y115         FDRE                                         r  nolabel_line82/game_status_reg[1]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)        0.029    15.273    nolabel_line82/game_status_reg[1]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 0.642ns (8.770%)  route 6.678ns (91.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.103    12.626    nolabel_line65/game_status_reg[1]
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.528    14.951    nolabel_line65/CLK100MHZ
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[17]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.890    nolabel_line65/snake_piece_is_display_origin_reg[17]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 0.642ns (8.770%)  route 6.678ns (91.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.103    12.626    nolabel_line65/game_status_reg[1]
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.528    14.951    nolabel_line65/CLK100MHZ
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[20]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.890    nolabel_line65/snake_piece_is_display_origin_reg[20]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 0.642ns (8.770%)  route 6.678ns (91.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.103    12.626    nolabel_line65/game_status_reg[1]
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.528    14.951    nolabel_line65/CLK100MHZ
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[23]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.890    nolabel_line65/snake_piece_is_display_origin_reg[23]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 0.642ns (8.781%)  route 6.669ns (91.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.093    12.616    nolabel_line65/game_status_reg[1]
    SLICE_X10Y96         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.527    14.950    nolabel_line65/CLK100MHZ
    SLICE_X10Y96         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[2]/C
                         clock pessimism              0.180    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X10Y96         FDRE (Setup_fdre_C_CE)      -0.169    14.925    nolabel_line65/snake_piece_is_display_origin_reg[2]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 0.642ns (8.873%)  route 6.594ns (91.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.018    12.541    nolabel_line65/game_status_reg[1]
    SLICE_X7Y99          FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.604    15.027    nolabel_line65/CLK100MHZ
    SLICE_X7Y99          FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[26]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X7Y99          FDRE (Setup_fdre_C_CE)      -0.205    14.966    nolabel_line65/snake_piece_is_display_origin_reg[26]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_origin_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 0.642ns (8.873%)  route 6.594ns (91.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703     5.305    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          3.575     9.399    nolabel_line82/game_status[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.124     9.523 r  nolabel_line82/current_direction[1]_i_2/O
                         net (fo=63, routed)          3.018    12.541    nolabel_line65/game_status_reg[1]
    SLICE_X7Y99          FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.604    15.027    nolabel_line65/CLK100MHZ
    SLICE_X7Y99          FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[28]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X7Y99          FDRE (Setup_fdre_C_CE)      -0.205    14.966    nolabel_line65/snake_piece_is_display_origin_reg[28]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_x_reg[23][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_x_reg[24][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.902%)  route 0.231ns (62.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.576     1.495    nolabel_line65/CLK100MHZ
    SLICE_X11Y99         FDRE                                         r  nolabel_line65/snake_x_reg[23][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  nolabel_line65/snake_x_reg[23][1]/Q
                         net (fo=3, routed)           0.231     1.867    nolabel_line65/snake_x_temp[139]
    SLICE_X8Y101         FDRE                                         r  nolabel_line65/snake_x_reg[24][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.841     2.006    nolabel_line65/CLK100MHZ
    SLICE_X8Y101         FDRE                                         r  nolabel_line65/snake_x_reg[24][1]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.052     1.812    nolabel_line65/snake_x_reg[24][1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_y_reg[21][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_y_reg[22][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.718%)  route 0.230ns (64.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.569     1.488    nolabel_line65/CLK100MHZ
    SLICE_X11Y103        FDRE                                         r  nolabel_line65/snake_y_reg[21][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.128     1.616 r  nolabel_line65/snake_y_reg[21][2]/Q
                         net (fo=3, routed)           0.230     1.847    nolabel_line65/snake_y_temp[128]
    SLICE_X11Y98         FDRE                                         r  nolabel_line65/snake_y_reg[22][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.847     2.012    nolabel_line65/CLK100MHZ
    SLICE_X11Y98         FDRE                                         r  nolabel_line65/snake_y_reg[22][2]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.016     1.782    nolabel_line65/snake_y_reg[22][2]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_x_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_x_reg[24][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.125%)  route 0.285ns (66.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.569     1.488    nolabel_line65/CLK100MHZ
    SLICE_X13Y103        FDRE                                         r  nolabel_line65/snake_x_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nolabel_line65/snake_x_reg[23][5]/Q
                         net (fo=3, routed)           0.285     1.914    nolabel_line65/snake_x_temp[143]
    SLICE_X8Y98          FDRE                                         r  nolabel_line65/snake_x_reg[24][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.847     2.012    nolabel_line65/CLK100MHZ
    SLICE_X8Y98          FDRE                                         r  nolabel_line65/snake_x_reg[24][5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.075     1.841    nolabel_line65/snake_x_reg[24][5]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_y_reg[20][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_y_reg[21][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.424%)  route 0.252ns (60.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.576     1.495    nolabel_line65/CLK100MHZ
    SLICE_X8Y98          FDRE                                         r  nolabel_line65/snake_y_reg[20][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line65/snake_y_reg[20][4]/Q
                         net (fo=3, routed)           0.252     1.911    nolabel_line65/snake_y_temp[124]
    SLICE_X11Y102        FDRE                                         r  nolabel_line65/snake_y_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.841     2.006    nolabel_line65/CLK100MHZ
    SLICE_X11Y102        FDRE                                         r  nolabel_line65/snake_y_reg[21][4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.070     1.830    nolabel_line65/snake_y_reg[21][4]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_piece_is_display_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.627%)  route 0.230ns (52.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.604     1.523    nolabel_line65/CLK100MHZ
    SLICE_X6Y99          FDRE                                         r  nolabel_line65/snake_piece_is_display_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  nolabel_line65/snake_piece_is_display_reg[26]/Q
                         net (fo=4, routed)           0.230     1.917    nolabel_line65/snake_piece_is_display[26]
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.045     1.962 r  nolabel_line65/snake_piece_is_display[27]_i_1/O
                         net (fo=1, routed)           0.000     1.962    nolabel_line65/p_3_in[27]
    SLICE_X7Y102         FDRE                                         r  nolabel_line65/snake_piece_is_display_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.868     2.034    nolabel_line65/CLK100MHZ
    SLICE_X7Y102         FDRE                                         r  nolabel_line65/snake_piece_is_display_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.091     1.879    nolabel_line65/snake_piece_is_display_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_piece_is_display_origin_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.123%)  route 0.266ns (58.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.576     1.495    nolabel_line65/CLK100MHZ
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  nolabel_line65/snake_piece_is_display_origin_reg[17]/Q
                         net (fo=1, routed)           0.266     1.903    nolabel_line65/snake_piece_is_display_origin[17]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.948 r  nolabel_line65/snake_piece_is_display[17]_i_1/O
                         net (fo=1, routed)           0.000     1.948    nolabel_line65/p_3_in[17]
    SLICE_X11Y101        FDRE                                         r  nolabel_line65/snake_piece_is_display_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.841     2.006    nolabel_line65/CLK100MHZ
    SLICE_X11Y101        FDRE                                         r  nolabel_line65/snake_piece_is_display_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.091     1.851    nolabel_line65/snake_piece_is_display_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_piece_is_display_origin_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_piece_is_display_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.576     1.495    nolabel_line65/CLK100MHZ
    SLICE_X11Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_origin_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  nolabel_line65/snake_piece_is_display_origin_reg[23]/Q
                         net (fo=1, routed)           0.054     1.690    nolabel_line65/snake_piece_is_display_origin[23]
    SLICE_X10Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.735 r  nolabel_line65/snake_piece_is_display[23]_i_1/O
                         net (fo=1, routed)           0.000     1.735    nolabel_line65/p_3_in[23]
    SLICE_X10Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.847     2.012    nolabel_line65/CLK100MHZ
    SLICE_X10Y97         FDRE                                         r  nolabel_line65/snake_piece_is_display_reg[23]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.121     1.629    nolabel_line65/snake_piece_is_display_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_y_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_y_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.838%)  route 0.316ns (69.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.576     1.495    nolabel_line65/CLK100MHZ
    SLICE_X9Y99          FDRE                                         r  nolabel_line65/snake_y_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  nolabel_line65/snake_y_reg[25][0]/Q
                         net (fo=3, routed)           0.316     1.953    nolabel_line65/snake_y_temp[150]
    SLICE_X6Y102         FDRE                                         r  nolabel_line65/snake_y_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.868     2.034    nolabel_line65/CLK100MHZ
    SLICE_X6Y102         FDRE                                         r  nolabel_line65/snake_y_reg[26][0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.053     1.841    nolabel_line65/snake_y_reg[26][0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_y_reg[25][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/snake_y_reg[26][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.617%)  route 0.335ns (70.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.576     1.495    nolabel_line65/CLK100MHZ
    SLICE_X9Y99          FDRE                                         r  nolabel_line65/snake_y_reg[25][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  nolabel_line65/snake_y_reg[25][2]/Q
                         net (fo=3, routed)           0.335     1.971    nolabel_line65/snake_y_temp[152]
    SLICE_X7Y103         FDRE                                         r  nolabel_line65/snake_y_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.867     2.033    nolabel_line65/CLK100MHZ
    SLICE_X7Y103         FDRE                                         r  nolabel_line65/snake_y_reg[26][2]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.072     1.859    nolabel_line65/snake_y_reg[26][2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line65/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.605     1.524    nolabel_line65/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  nolabel_line65/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line65/count_reg[18]/Q
                         net (fo=3, routed)           0.134     1.799    nolabel_line65/count_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  nolabel_line65/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    nolabel_line65/count_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  nolabel_line65/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    nolabel_line65/count_reg[20]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line65/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.037    nolabel_line65/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  nolabel_line65/count_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line65/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y110   nolabel_line104/apple_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y110   nolabel_line104/apple_x_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y111   nolabel_line104/apple_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y111   nolabel_line104/apple_x_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y111   nolabel_line104/apple_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y111   nolabel_line104/apple_x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y98     nolabel_line65/snake_y_reg[23][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y98     nolabel_line65/snake_y_reg[23][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y98     nolabel_line65/snake_y_reg[23][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    nolabel_line65/count_two_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    nolabel_line65/count_two_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    nolabel_line65/count_two_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    nolabel_line65/count_two_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    nolabel_line82/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    nolabel_line82/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    nolabel_line82/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    nolabel_line82/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    nolabel_line82/game_status_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    nolabel_line65/snake_piece_is_display_origin_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     nolabel_line65/snake_y_reg[23][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     nolabel_line65/snake_y_reg[23][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     nolabel_line65/snake_y_reg[23][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     nolabel_line65/snake_y_reg[24][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     nolabel_line65/snake_y_reg[24][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     nolabel_line65/snake_y_reg[24][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     nolabel_line65/snake_y_reg[24][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     nolabel_line65/snake_y_reg[24][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     nolabel_line65/snake_y_reg[25][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     nolabel_line65/snake_y_reg[25][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -8.630ns,  Total Violation      -92.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.630ns  (required time - arrival time)
  Source:                 nolabel_line65/snake_x_reg[22][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        4.662ns  (logic 1.138ns (24.408%)  route 3.524ns (75.592%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 1671.547 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 1675.234 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.632  1675.234    nolabel_line65/CLK100MHZ
    SLICE_X10Y101        FDRE                                         r  nolabel_line65/snake_x_reg[22][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.518  1675.752 r  nolabel_line65/snake_x_reg[22][5]/Q
                         net (fo=3, routed)           0.821  1676.573    nolabel_line65/snake_x_temp[137]
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124  1676.697 r  nolabel_line65/vga[7]_i_45/O
                         net (fo=1, routed)           0.784  1677.481    nolabel_line65/vga[7]_i_45_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124  1677.605 r  nolabel_line65/vga[7]_i_11/O
                         net (fo=1, routed)           0.797  1678.402    nolabel_line65/vga116_out
    SLICE_X9Y101         LUT4 (Prop_lut4_I2_O)        0.124  1678.526 r  nolabel_line65/vga[7]_i_3/O
                         net (fo=1, routed)           0.811  1679.338    nolabel_line65/vga[7]_i_3_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.124  1679.462 r  nolabel_line65/vga[7]_i_2/O
                         net (fo=2, routed)           0.311  1679.773    nolabel_line52/nolabel_line44/snake_piece_is_display_reg[24]
    SLICE_X8Y103         LUT6 (Prop_lut6_I5_O)        0.124  1679.897 r  nolabel_line52/nolabel_line44/vga[7]_i_1/O
                         net (fo=1, routed)           0.000  1679.897    nolabel_line52/nolabel_line44_n_55
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511  1671.547    nolabel_line52/CLK
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[7]/C
                         clock pessimism              0.000  1671.547    
                         clock uncertainty           -0.360  1671.188    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.079  1671.266    nolabel_line52/vga_reg[7]
  -------------------------------------------------------------------
                         required time                       1671.267    
                         arrival time                       -1679.897    
  -------------------------------------------------------------------
                         slack                                 -8.630    

Slack (VIOLATED) :        -8.629ns  (required time - arrival time)
  Source:                 nolabel_line65/snake_x_reg[22][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        4.663ns  (logic 1.138ns (24.403%)  route 3.525ns (75.597%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 1671.547 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 1675.234 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.632  1675.234    nolabel_line65/CLK100MHZ
    SLICE_X10Y101        FDRE                                         r  nolabel_line65/snake_x_reg[22][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.518  1675.752 r  nolabel_line65/snake_x_reg[22][5]/Q
                         net (fo=3, routed)           0.821  1676.573    nolabel_line65/snake_x_temp[137]
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124  1676.697 r  nolabel_line65/vga[7]_i_45/O
                         net (fo=1, routed)           0.784  1677.481    nolabel_line65/vga[7]_i_45_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124  1677.605 r  nolabel_line65/vga[7]_i_11/O
                         net (fo=1, routed)           0.797  1678.402    nolabel_line65/vga116_out
    SLICE_X9Y101         LUT4 (Prop_lut4_I2_O)        0.124  1678.526 r  nolabel_line65/vga[7]_i_3/O
                         net (fo=1, routed)           0.811  1679.338    nolabel_line65/vga[7]_i_3_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.124  1679.462 r  nolabel_line65/vga[7]_i_2/O
                         net (fo=2, routed)           0.312  1679.774    nolabel_line52/nolabel_line44/snake_piece_is_display_reg[24]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124  1679.898 r  nolabel_line52/nolabel_line44/vga[1]_i_1/O
                         net (fo=1, routed)           0.000  1679.898    nolabel_line52/nolabel_line44_n_57
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511  1671.547    nolabel_line52/CLK
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[1]/C
                         clock pessimism              0.000  1671.547    
                         clock uncertainty           -0.360  1671.188    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.081  1671.269    nolabel_line52/vga_reg[1]
  -------------------------------------------------------------------
                         required time                       1671.269    
                         arrival time                       -1679.898    
  -------------------------------------------------------------------
                         slack                                 -8.629    

Slack (VIOLATED) :        -7.910ns  (required time - arrival time)
  Source:                 nolabel_line65/snake_y_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.839ns  (logic 0.828ns (21.565%)  route 3.011ns (78.435%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 1671.544 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line65/CLK100MHZ
    SLICE_X9Y111         FDRE                                         r  nolabel_line65/snake_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456  1675.685 r  nolabel_line65/snake_y_reg[0][0]/Q
                         net (fo=42, routed)          0.987  1676.673    nolabel_line65/snake_y_reg[28][5]_0[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124  1676.797 r  nolabel_line65/vga[11]_i_12/O
                         net (fo=1, routed)           0.847  1677.644    nolabel_line65/vga[11]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I2_O)        0.124  1677.768 r  nolabel_line65/vga[11]_i_4/O
                         net (fo=4, routed)           0.438  1678.207    nolabel_line52/nolabel_line44/vga1__65
    SLICE_X9Y111         LUT6 (Prop_lut6_I4_O)        0.124  1678.331 r  nolabel_line52/nolabel_line44/vga[11]_i_1/O
                         net (fo=2, routed)           0.738  1679.069    nolabel_line52/nolabel_line44_n_52
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508  1671.544    nolabel_line52/CLK
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]_lopt_replica/C
                         clock pessimism              0.000  1671.544    
                         clock uncertainty           -0.360  1671.184    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)       -0.026  1671.158    nolabel_line52/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.159    
                         arrival time                       -1679.069    
  -------------------------------------------------------------------
                         slack                                 -7.910    

Slack (VIOLATED) :        -7.897ns  (required time - arrival time)
  Source:                 nolabel_line65/snake_y_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.627%)  route 3.000ns (78.373%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 1671.544 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line65/CLK100MHZ
    SLICE_X9Y111         FDRE                                         r  nolabel_line65/snake_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456  1675.685 r  nolabel_line65/snake_y_reg[0][0]/Q
                         net (fo=42, routed)          0.987  1676.673    nolabel_line65/snake_y_reg[28][5]_0[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124  1676.797 r  nolabel_line65/vga[11]_i_12/O
                         net (fo=1, routed)           0.847  1677.644    nolabel_line65/vga[11]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I2_O)        0.124  1677.768 r  nolabel_line65/vga[11]_i_4/O
                         net (fo=4, routed)           0.438  1678.207    nolabel_line52/nolabel_line44/vga1__65
    SLICE_X9Y111         LUT6 (Prop_lut6_I4_O)        0.124  1678.331 r  nolabel_line52/nolabel_line44/vga[11]_i_1/O
                         net (fo=2, routed)           0.727  1679.058    nolabel_line52/nolabel_line44_n_52
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508  1671.544    nolabel_line52/CLK
    SLICE_X12Y111        FDRE                                         r  nolabel_line52/vga_reg[11]/C
                         clock pessimism              0.000  1671.544    
                         clock uncertainty           -0.360  1671.184    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)       -0.024  1671.160    nolabel_line52/vga_reg[11]
  -------------------------------------------------------------------
                         required time                       1671.161    
                         arrival time                       -1679.058    
  -------------------------------------------------------------------
                         slack                                 -7.897    

Slack (VIOLATED) :        -7.879ns  (required time - arrival time)
  Source:                 nolabel_line65/snake_y_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.807ns  (logic 0.828ns (21.749%)  route 2.979ns (78.251%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 1671.543 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line65/CLK100MHZ
    SLICE_X9Y111         FDRE                                         r  nolabel_line65/snake_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456  1675.685 r  nolabel_line65/snake_y_reg[0][0]/Q
                         net (fo=42, routed)          0.987  1676.673    nolabel_line65/snake_y_reg[28][5]_0[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124  1676.797 r  nolabel_line65/vga[11]_i_12/O
                         net (fo=1, routed)           0.847  1677.644    nolabel_line65/vga[11]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I2_O)        0.124  1677.768 r  nolabel_line65/vga[11]_i_4/O
                         net (fo=4, routed)           0.531  1678.299    nolabel_line52/nolabel_line44/vga1__65
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124  1678.423 r  nolabel_line52/nolabel_line44/vga[10]_i_1/O
                         net (fo=2, routed)           0.613  1679.036    nolabel_line52/nolabel_line44_n_53
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507  1671.543    nolabel_line52/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]_lopt_replica/C
                         clock pessimism              0.000  1671.543    
                         clock uncertainty           -0.360  1671.183    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.026  1671.157    nolabel_line52/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.157    
                         arrival time                       -1679.036    
  -------------------------------------------------------------------
                         slack                                 -7.879    

Slack (VIOLATED) :        -7.866ns  (required time - arrival time)
  Source:                 nolabel_line65/snake_y_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.812%)  route 2.968ns (78.188%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 1671.543 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line65/CLK100MHZ
    SLICE_X9Y111         FDRE                                         r  nolabel_line65/snake_y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456  1675.685 r  nolabel_line65/snake_y_reg[0][0]/Q
                         net (fo=42, routed)          0.987  1676.673    nolabel_line65/snake_y_reg[28][5]_0[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124  1676.797 r  nolabel_line65/vga[11]_i_12/O
                         net (fo=1, routed)           0.847  1677.644    nolabel_line65/vga[11]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I2_O)        0.124  1677.768 r  nolabel_line65/vga[11]_i_4/O
                         net (fo=4, routed)           0.531  1678.299    nolabel_line52/nolabel_line44/vga1__65
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124  1678.423 r  nolabel_line52/nolabel_line44/vga[10]_i_1/O
                         net (fo=2, routed)           0.602  1679.025    nolabel_line52/nolabel_line44_n_53
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507  1671.543    nolabel_line52/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]/C
                         clock pessimism              0.000  1671.543    
                         clock uncertainty           -0.360  1671.183    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.024  1671.159    nolabel_line52/vga_reg[10]
  -------------------------------------------------------------------
                         required time                       1671.160    
                         arrival time                       -1679.025    
  -------------------------------------------------------------------
                         slack                                 -7.866    

Slack (VIOLATED) :        -7.544ns  (required time - arrival time)
  Source:                 nolabel_line104/apple_x_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.466ns  (logic 0.828ns (23.888%)  route 2.638ns (76.112%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 1671.539 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line104/CLK100MHZ
    SLICE_X13Y111        FDSE                                         r  nolabel_line104/apple_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDSE (Prop_fdse_C_Q)         0.456  1675.685 r  nolabel_line104/apple_x_reg[2]/Q
                         net (fo=2, routed)           1.006  1676.692    nolabel_line104/apple_x[2]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124  1676.816 r  nolabel_line104/vga[11]_i_15/O
                         net (fo=1, routed)           0.454  1677.270    nolabel_line104/vga[11]_i_15_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.124  1677.394 r  nolabel_line104/vga[11]_i_5/O
                         net (fo=5, routed)           0.682  1678.076    nolabel_line52/nolabel_line44/vga168_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.124  1678.200 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.496  1678.695    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503  1671.539    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_3/C
                         clock pessimism              0.000  1671.539    
                         clock uncertainty           -0.360  1671.179    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.028  1671.151    nolabel_line52/vga_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                       1671.152    
                         arrival time                       -1678.695    
  -------------------------------------------------------------------
                         slack                                 -7.544    

Slack (VIOLATED) :        -7.428ns  (required time - arrival time)
  Source:                 nolabel_line104/apple_x_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.333ns  (logic 0.828ns (24.843%)  route 2.505ns (75.157%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 1671.539 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line104/CLK100MHZ
    SLICE_X13Y111        FDSE                                         r  nolabel_line104/apple_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDSE (Prop_fdse_C_Q)         0.456  1675.685 r  nolabel_line104/apple_x_reg[2]/Q
                         net (fo=2, routed)           1.006  1676.692    nolabel_line104/apple_x[2]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124  1676.816 r  nolabel_line104/vga[11]_i_15/O
                         net (fo=1, routed)           0.454  1677.270    nolabel_line104/vga[11]_i_15_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.124  1677.394 r  nolabel_line104/vga[11]_i_5/O
                         net (fo=5, routed)           0.682  1678.076    nolabel_line52/nolabel_line44/vga168_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.124  1678.200 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.363  1678.562    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503  1671.539    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.000  1671.539    
                         clock uncertainty           -0.360  1671.179    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.045  1671.134    nolabel_line52/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.135    
                         arrival time                       -1678.562    
  -------------------------------------------------------------------
                         slack                                 -7.428    

Slack (VIOLATED) :        -7.414ns  (required time - arrival time)
  Source:                 nolabel_line104/apple_x_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.333ns  (logic 0.828ns (24.843%)  route 2.505ns (75.157%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 1671.539 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line104/CLK100MHZ
    SLICE_X13Y111        FDSE                                         r  nolabel_line104/apple_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDSE (Prop_fdse_C_Q)         0.456  1675.685 r  nolabel_line104/apple_x_reg[2]/Q
                         net (fo=2, routed)           1.006  1676.692    nolabel_line104/apple_x[2]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124  1676.816 r  nolabel_line104/vga[11]_i_15/O
                         net (fo=1, routed)           0.454  1677.270    nolabel_line104/vga[11]_i_15_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.124  1677.394 r  nolabel_line104/vga[11]_i_5/O
                         net (fo=5, routed)           0.682  1678.076    nolabel_line52/nolabel_line44/vga168_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.124  1678.200 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.363  1678.562    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503  1671.539    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]/C
                         clock pessimism              0.000  1671.539    
                         clock uncertainty           -0.360  1671.179    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.031  1671.148    nolabel_line52/vga_reg[9]
  -------------------------------------------------------------------
                         required time                       1671.149    
                         arrival time                       -1678.562    
  -------------------------------------------------------------------
                         slack                                 -7.414    

Slack (VIOLATED) :        -7.403ns  (required time - arrival time)
  Source:                 nolabel_line104/apple_x_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.325ns  (logic 0.828ns (24.902%)  route 2.497ns (75.098%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 1671.539 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1675.229 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627  1675.229    nolabel_line104/CLK100MHZ
    SLICE_X13Y111        FDSE                                         r  nolabel_line104/apple_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDSE (Prop_fdse_C_Q)         0.456  1675.685 r  nolabel_line104/apple_x_reg[2]/Q
                         net (fo=2, routed)           1.006  1676.692    nolabel_line104/apple_x[2]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124  1676.816 r  nolabel_line104/vga[11]_i_15/O
                         net (fo=1, routed)           0.454  1677.270    nolabel_line104/vga[11]_i_15_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.124  1677.394 r  nolabel_line104/vga[11]_i_5/O
                         net (fo=5, routed)           0.682  1678.076    nolabel_line52/nolabel_line44/vga168_out
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.124  1678.200 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.355  1678.554    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503  1671.539    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_2/C
                         clock pessimism              0.000  1671.539    
                         clock uncertainty           -0.360  1671.179    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.028  1671.151    nolabel_line52/vga_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1671.152    
                         arrival time                       -1678.554    
  -------------------------------------------------------------------
                         slack                                 -7.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.276ns (29.972%)  route 0.645ns (70.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.567     1.486    nolabel_line65/CLK100MHZ
    SLICE_X9Y111         FDSE                                         r  nolabel_line65/snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  nolabel_line65/snake_y_reg[0][4]/Q
                         net (fo=38, routed)          0.211     1.839    nolabel_line65/snake_y_temp[4]
    SLICE_X11Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.884 f  nolabel_line65/vga[11]_i_13/O
                         net (fo=1, routed)           0.143     2.027    nolabel_line65/vga[11]_i_13_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I3_O)        0.045     2.072 f  nolabel_line65/vga[11]_i_4/O
                         net (fo=4, routed)           0.291     2.362    nolabel_line52/nolabel_line44/vga1__65
    SLICE_X8Y103         LUT6 (Prop_lut6_I5_O)        0.045     2.407 r  nolabel_line52/nolabel_line44/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     2.407    nolabel_line52/nolabel_line44_n_57
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.841     0.843    nolabel_line52/CLK
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[1]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.360     1.203    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.121     1.324    nolabel_line52/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 nolabel_line65/snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.276ns (29.970%)  route 0.645ns (70.030%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.567     1.486    nolabel_line65/CLK100MHZ
    SLICE_X9Y111         FDSE                                         r  nolabel_line65/snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  nolabel_line65/snake_y_reg[0][4]/Q
                         net (fo=38, routed)          0.211     1.839    nolabel_line65/snake_y_temp[4]
    SLICE_X11Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  nolabel_line65/vga[11]_i_13/O
                         net (fo=1, routed)           0.143     2.027    nolabel_line65/vga[11]_i_13_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I3_O)        0.045     2.072 r  nolabel_line65/vga[11]_i_4/O
                         net (fo=4, routed)           0.291     2.362    nolabel_line52/nolabel_line44/vga1__65
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.045     2.407 r  nolabel_line52/nolabel_line44/vga[7]_i_1/O
                         net (fo=1, routed)           0.000     2.407    nolabel_line52/nolabel_line44_n_55
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.841     0.843    nolabel_line52/CLK
    SLICE_X8Y103         FDRE                                         r  nolabel_line52/vga_reg[7]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.360     1.203    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.121     1.324    nolabel_line52/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.679%)  route 0.674ns (76.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.538     2.214    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I1_O)        0.045     2.259 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.136     2.395    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831     0.833    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_2/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.360     1.193    
    SLICE_X10Y119        FDRE (Hold_fdre_C_D)         0.063     1.256    nolabel_line52/vga_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.496%)  route 0.681ns (76.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.538     2.214    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I1_O)        0.045     2.259 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.143     2.402    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831     0.833    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.360     1.193    
    SLICE_X10Y119        FDRE (Hold_fdre_C_D)         0.059     1.252    nolabel_line52/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.496%)  route 0.681ns (76.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.538     2.214    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I1_O)        0.045     2.259 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.143     2.402    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831     0.833    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.360     1.193    
    SLICE_X10Y119        FDRE (Hold_fdre_C_D)         0.052     1.245    nolabel_line52/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.420%)  route 0.723ns (77.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.499     2.175    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  nolabel_line52/nolabel_line44/vga[10]_i_1/O
                         net (fo=2, routed)           0.224     2.445    nolabel_line52/nolabel_line44_n_53
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838     0.840    nolabel_line52/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.360     1.199    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.085     1.284    nolabel_line52/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.324%)  route 0.727ns (77.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.499     2.175    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  nolabel_line52/nolabel_line44/vga[10]_i_1/O
                         net (fo=2, routed)           0.228     2.449    nolabel_line52/nolabel_line44_n_53
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838     0.840    nolabel_line52/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line52/vga_reg[10]_lopt_replica/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.360     1.199    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.085     1.284    nolabel_line52/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.209ns (22.824%)  route 0.707ns (77.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.538     2.214    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I1_O)        0.045     2.259 r  nolabel_line52/nolabel_line44/vga[9]_i_1/O
                         net (fo=4, routed)           0.169     2.428    nolabel_line52/nolabel_line44_n_54
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831     0.833    nolabel_line52/CLK
    SLICE_X10Y119        FDRE                                         r  nolabel_line52/vga_reg[9]_lopt_replica_3/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.360     1.193    
    SLICE_X10Y119        FDRE (Hold_fdre_C_D)         0.063     1.256    nolabel_line52/vga_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.209ns (22.264%)  route 0.730ns (77.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.605     2.281    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.045     2.326 r  nolabel_line52/nolabel_line44/vga[5]_i_1/O
                         net (fo=2, routed)           0.125     2.451    nolabel_line52/nolabel_line44_n_56
    SLICE_X11Y119        FDRE                                         r  nolabel_line52/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831     0.833    nolabel_line52/CLK
    SLICE_X11Y119        FDRE                                         r  nolabel_line52/vga_reg[5]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.360     1.193    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.070     1.263    nolabel_line52/vga_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 nolabel_line82/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/vga_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.209ns (21.098%)  route 0.782ns (78.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line82/CLK100MHZ
    SLICE_X6Y114         FDRE                                         r  nolabel_line82/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nolabel_line82/game_status_reg[0]/Q
                         net (fo=62, routed)          0.605     2.281    nolabel_line52/nolabel_line44/game_status[0]
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.045     2.326 r  nolabel_line52/nolabel_line44/vga[5]_i_1/O
                         net (fo=2, routed)           0.177     2.503    nolabel_line52/nolabel_line44_n_56
    SLICE_X11Y119        FDRE                                         r  nolabel_line52/vga_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line50/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831     0.833    nolabel_line52/CLK
    SLICE_X11Y119        FDRE                                         r  nolabel_line52/vga_reg[5]_lopt_replica/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.360     1.193    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.066     1.259    nolabel_line52/vga_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  1.244    





