Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sgpr'.
Information: Building the design 'reg_512x32b_3r_3w'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sgpr_simx_rd_port_mux'. (HDL-193)

Statistics for case statements in always block at line 61 in file
	'../../../src/verilog/rtl/sgpr/build/sgpr_simx_rd_port_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'sgpr_3to1_rd_port_mux'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'../../../src/verilog/rtl/sgpr/build/sgpr_3to1_rd_port_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'sgpr_simx_wr_port_mux'. (HDL-193)

Statistics for case statements in always block at line 102 in file
	'../../../src/verilog/rtl/sgpr/build/sgpr_simx_wr_port_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           137            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
