//
// Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
//
// On Tue Jul 29 14:28:29 +04 2025
//
//
// Ports:
// Name                         I/O  size props
// soc_sb_sbread_mv_csr_misa      O    64
// RDY_soc_sb_sbread_mv_csr_misa  O     1 const
// soc_sb_sbread_mv_csr_mvendorid  O    32 const
// RDY_soc_sb_sbread_mv_csr_mvendorid  O     1 const
// soc_sb_sbread_mv_csr_stvec     O    64 reg
// RDY_soc_sb_sbread_mv_csr_stvec  O     1 const
// soc_sb_sbread_mv_csr_mtvec     O    64 reg
// RDY_soc_sb_sbread_mv_csr_mtvec  O     1 const
// soc_sb_sbread_mv_csr_mstatus   O    64
// RDY_soc_sb_sbread_mv_csr_mstatus  O     1 const
// soc_sb_sbread_mv_csr_marchid   O    64 const
// RDY_soc_sb_sbread_mv_csr_marchid  O     1 const
// soc_sb_sbread_mv_csr_mimpid    O    64 const
// RDY_soc_sb_sbread_mv_csr_mimpid  O     1 const
// soc_sb_sbread_mv_csr_mhartid   O    64 const
// RDY_soc_sb_sbread_mv_csr_mhartid  O     1 const
// soc_sb_sbread_mv_csr_mip       O    64
// RDY_soc_sb_sbread_mv_csr_mip   O     1 const
// soc_sb_sbread_mv_csr_sip       O    64
// RDY_soc_sb_sbread_mv_csr_sip   O     1 const
// soc_sb_sbread_mv_csr_mie       O    64
// RDY_soc_sb_sbread_mv_csr_mie   O     1 const
// soc_sb_sbread_mv_csr_sie       O    64
// RDY_soc_sb_sbread_mv_csr_sie   O     1 const
// soc_sb_sbread_mv_csr_mscratch  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mscratch  O     1 const
// soc_sb_sbread_mv_csr_sscratch  O    64 reg
// RDY_soc_sb_sbread_mv_csr_sscratch  O     1 const
// soc_sb_sbread_mv_csr_sepc      O    64 reg
// RDY_soc_sb_sbread_mv_csr_sepc  O     1 const
// soc_sb_sbread_mv_csr_stval     O    64 reg
// RDY_soc_sb_sbread_mv_csr_stval  O     1 const
// soc_sb_sbread_mv_csr_scause    O    64
// RDY_soc_sb_sbread_mv_csr_scause  O     1 const
// soc_sb_sbread_mv_csr_mepc      O    64 reg
// RDY_soc_sb_sbread_mv_csr_mepc  O     1 const
// soc_sb_sbread_mv_csr_mtval     O    64 reg
// RDY_soc_sb_sbread_mv_csr_mtval  O     1 const
// soc_sb_sbread_mv_csr_mcause    O    64
// RDY_soc_sb_sbread_mv_csr_mcause  O     1 const
// soc_sb_sbread_mv_csr_mcycle    O    64
// RDY_soc_sb_sbread_mv_csr_mcycle  O     1 const
// soc_sb_sbread_mv_csr_minstret  O    64
// RDY_soc_sb_sbread_mv_csr_minstret  O     1 const
// soc_sb_sbread_mv_csr_fcsr      O    64
// RDY_soc_sb_sbread_mv_csr_fcsr  O     1 const
// soc_sb_sbread_mv_csr_time      O    64 reg
// RDY_soc_sb_sbread_mv_csr_time  O     1 const
// soc_sb_sbread_mv_csr_mideleg   O    64 reg
// RDY_soc_sb_sbread_mv_csr_mideleg  O     1 const
// soc_sb_sbread_mv_csr_medeleg   O    64 reg
// RDY_soc_sb_sbread_mv_csr_medeleg  O     1 const
// soc_sb_sbread_mv_csr_pmpcfg0   O    64
// RDY_soc_sb_sbread_mv_csr_pmpcfg0  O     1 const
// soc_sb_sbread_mv_csr_pmpaddr0  O    30
// RDY_soc_sb_sbread_mv_csr_pmpaddr0  O     1 const
// soc_sb_sbread_mv_csr_pmpaddr1  O    30
// RDY_soc_sb_sbread_mv_csr_pmpaddr1  O     1 const
// soc_sb_sbread_mv_csr_pmpaddr2  O    30
// RDY_soc_sb_sbread_mv_csr_pmpaddr2  O     1 const
// soc_sb_sbread_mv_csr_pmpaddr3  O    30
// RDY_soc_sb_sbread_mv_csr_pmpaddr3  O     1 const
// soc_sb_sbread_mv_csr_mcounteren  O    32 reg
// RDY_soc_sb_sbread_mv_csr_mcounteren  O     1 const
// soc_sb_sbread_mv_csr_scounteren  O    32 reg
// RDY_soc_sb_sbread_mv_csr_scounteren  O     1 const
// soc_sb_sbread_mv_csr_menvcfg   O    64
// RDY_soc_sb_sbread_mv_csr_menvcfg  O     1 const
// soc_sb_sbread_mv_csr_senvcfg   O    64
// RDY_soc_sb_sbread_mv_csr_senvcfg  O     1 const
// soc_sb_sbread_mv_csr_satp      O    64 reg
// RDY_soc_sb_sbread_mv_csr_satp  O     1 const
// soc_sb_sbread_mv_csr_mcountinhibit  O    32 const
// RDY_soc_sb_sbread_mv_csr_mcountinhibit  O     1 const
// soc_sb_sbread_mv_csr_fflags    O     5 reg
// RDY_soc_sb_sbread_mv_csr_fflags  O     1 const
// soc_sb_sbread_mv_csr_frm       O     3 reg
// RDY_soc_sb_sbread_mv_csr_frm   O     1 const
// soc_sb_sbread_mv_csr_customcontrol  O    64 const
// RDY_soc_sb_sbread_mv_csr_customcontrol  O     1 const
// soc_sb_sbread_mv_csr_mhpmcounter3  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmcounter3  O     1 const
// soc_sb_sbread_mv_csr_mhpmcounter4  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmcounter4  O     1 const
// soc_sb_sbread_mv_csr_mhpmcounter5  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmcounter5  O     1 const
// soc_sb_sbread_mv_csr_mhpmcounter6  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmcounter6  O     1 const
// soc_sb_sbread_mv_csr_mhpmevent3  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmevent3  O     1 const
// soc_sb_sbread_mv_csr_mhpmevent4  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmevent4  O     1 const
// soc_sb_sbread_mv_csr_mhpmevent5  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmevent5  O     1 const
// soc_sb_sbread_mv_csr_mhpmevent6  O    64 reg
// RDY_soc_sb_sbread_mv_csr_mhpmevent6  O     1 const
// soc_sb_sbread_mv_csr_dcsr      O    64
// RDY_soc_sb_sbread_mv_csr_dcsr  O     1 const
// soc_sb_sbread_mv_csr_dpc       O    64 reg
// RDY_soc_sb_sbread_mv_csr_dpc   O     1 const
// soc_sb_sbread_mv_csr_dscratch0  O    64 reg
// RDY_soc_sb_sbread_mv_csr_dscratch0  O     1 const
// soc_sb_sbread_mv_csr_dscratch1  O    64 reg
// RDY_soc_sb_sbread_mv_csr_dscratch1  O     1 const
// soc_sb_commitlog               O   310 reg
// RDY_soc_sb_commitlog           O     1 const
// uart_io_SOUT                   O     1 reg
// uart_io_SOUT_EN                O     1 reg
// to_debug_master_AWREADY        O     1 reg
// to_debug_master_WREADY         O     1 reg
// to_debug_master_BVALID         O     1 reg
// to_debug_master_BRESP          O     2 reg
// to_debug_master_BID            O     4 reg
// to_debug_master_ARREADY        O     1 reg
// to_debug_master_RVALID         O     1 reg
// to_debug_master_RRESP          O     2 reg
// to_debug_master_RDATA          O    64 reg
// to_debug_master_RLAST          O     1 reg
// to_debug_master_RID            O     4 reg
// to_debug_slave_AWVALID         O     1 reg
// to_debug_slave_AWADDR          O    32 reg
// to_debug_slave_AWPROT          O     3 reg
// to_debug_slave_AWLEN           O     8 reg
// to_debug_slave_AWSIZE          O     3 reg
// to_debug_slave_AWBURST         O     2 reg
// to_debug_slave_AWID            O     4 reg
// to_debug_slave_WVALID          O     1 reg
// to_debug_slave_WDATA           O    64 reg
// to_debug_slave_WSTRB           O     8 reg
// to_debug_slave_WLAST           O     1 reg
// to_debug_slave_WID             O     4 reg
// to_debug_slave_BREADY          O     1 reg
// to_debug_slave_ARVALID         O     1 reg
// to_debug_slave_ARADDR          O    32 reg
// to_debug_slave_ARPROT          O     3 reg
// to_debug_slave_ARLEN           O     8 reg
// to_debug_slave_ARSIZE          O     3 reg
// to_debug_slave_ARBURST         O     2 reg
// to_debug_slave_ARID            O     4 reg
// to_debug_slave_RREADY          O     1 reg
// RDY_ma_hart_interrupts         O     1 const
// mv_harts_have_reset            O     1 reg
// RDY_mv_harts_have_reset        O     1 const
// mv_core_debugenable            O     1 const
// RDY_mv_core_debugenable        O     1 const
// RST_N_hartresets_0             I     1 reset
// CLK                            I     1 clock
// RST_N                          I     1 reset
// uart_io_SIN                    I     1 reg
// to_debug_master_AWVALID        I     1
// to_debug_master_AWADDR         I    32 reg
// to_debug_master_AWSIZE         I     3 reg
// to_debug_master_AWPROT         I     3 reg
// to_debug_master_AWLEN          I     8 reg
// to_debug_master_AWBURST        I     2 reg
// to_debug_master_AWID           I     4 reg
// to_debug_master_WVALID         I     1
// to_debug_master_WDATA          I    64 reg
// to_debug_master_WSTRB          I     8 reg
// to_debug_master_WLAST          I     1 reg
// to_debug_master_WID            I     4 reg
// to_debug_master_BREADY         I     1
// to_debug_master_ARVALID        I     1
// to_debug_master_ARADDR         I    32 reg
// to_debug_master_ARSIZE         I     3 reg
// to_debug_master_ARPROT         I     3 reg
// to_debug_master_ARLEN          I     8 reg
// to_debug_master_ARBURST        I     2 reg
// to_debug_master_ARID           I     4 reg
// to_debug_master_RREADY         I     1
// to_debug_slave_AWREADY         I     1
// to_debug_slave_WREADY          I     1
// to_debug_slave_BVALID          I     1
// to_debug_slave_BRESP           I     2 reg
// to_debug_slave_BID             I     4 reg
// to_debug_slave_ARREADY         I     1
// to_debug_slave_RVALID          I     1
// to_debug_slave_RRESP           I     2 reg
// to_debug_slave_RDATA           I    64 reg
// to_debug_slave_RLAST           I     1 reg
// to_debug_slave_RID             I     4 reg
// ma_hart_interrupts_i           I     1
// EN_ma_hart_interrupts          I     1
//
// Combinational paths from inputs to outputs:
//   (ma_hart_interrupts_i, EN_ma_hart_interrupts) -> soc_sb_sbread_mv_csr_mip
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoc(RST_N_hartresets_0,
	     CLK,
	     RST_N,

	     soc_sb_sbread_mv_csr_misa,
	     RDY_soc_sb_sbread_mv_csr_misa,

	     soc_sb_sbread_mv_csr_mvendorid,
	     RDY_soc_sb_sbread_mv_csr_mvendorid,

	     soc_sb_sbread_mv_csr_stvec,
	     RDY_soc_sb_sbread_mv_csr_stvec,

	     soc_sb_sbread_mv_csr_mtvec,
	     RDY_soc_sb_sbread_mv_csr_mtvec,

	     soc_sb_sbread_mv_csr_mstatus,
	     RDY_soc_sb_sbread_mv_csr_mstatus,

	     soc_sb_sbread_mv_csr_marchid,
	     RDY_soc_sb_sbread_mv_csr_marchid,

	     soc_sb_sbread_mv_csr_mimpid,
	     RDY_soc_sb_sbread_mv_csr_mimpid,

	     soc_sb_sbread_mv_csr_mhartid,
	     RDY_soc_sb_sbread_mv_csr_mhartid,

	     soc_sb_sbread_mv_csr_mip,
	     RDY_soc_sb_sbread_mv_csr_mip,

	     soc_sb_sbread_mv_csr_sip,
	     RDY_soc_sb_sbread_mv_csr_sip,

	     soc_sb_sbread_mv_csr_mie,
	     RDY_soc_sb_sbread_mv_csr_mie,

	     soc_sb_sbread_mv_csr_sie,
	     RDY_soc_sb_sbread_mv_csr_sie,

	     soc_sb_sbread_mv_csr_mscratch,
	     RDY_soc_sb_sbread_mv_csr_mscratch,

	     soc_sb_sbread_mv_csr_sscratch,
	     RDY_soc_sb_sbread_mv_csr_sscratch,

	     soc_sb_sbread_mv_csr_sepc,
	     RDY_soc_sb_sbread_mv_csr_sepc,

	     soc_sb_sbread_mv_csr_stval,
	     RDY_soc_sb_sbread_mv_csr_stval,

	     soc_sb_sbread_mv_csr_scause,
	     RDY_soc_sb_sbread_mv_csr_scause,

	     soc_sb_sbread_mv_csr_mepc,
	     RDY_soc_sb_sbread_mv_csr_mepc,

	     soc_sb_sbread_mv_csr_mtval,
	     RDY_soc_sb_sbread_mv_csr_mtval,

	     soc_sb_sbread_mv_csr_mcause,
	     RDY_soc_sb_sbread_mv_csr_mcause,

	     soc_sb_sbread_mv_csr_mcycle,
	     RDY_soc_sb_sbread_mv_csr_mcycle,

	     soc_sb_sbread_mv_csr_minstret,
	     RDY_soc_sb_sbread_mv_csr_minstret,

	     soc_sb_sbread_mv_csr_fcsr,
	     RDY_soc_sb_sbread_mv_csr_fcsr,

	     soc_sb_sbread_mv_csr_time,
	     RDY_soc_sb_sbread_mv_csr_time,

	     soc_sb_sbread_mv_csr_mideleg,
	     RDY_soc_sb_sbread_mv_csr_mideleg,

	     soc_sb_sbread_mv_csr_medeleg,
	     RDY_soc_sb_sbread_mv_csr_medeleg,

	     soc_sb_sbread_mv_csr_pmpcfg0,
	     RDY_soc_sb_sbread_mv_csr_pmpcfg0,

	     soc_sb_sbread_mv_csr_pmpaddr0,
	     RDY_soc_sb_sbread_mv_csr_pmpaddr0,

	     soc_sb_sbread_mv_csr_pmpaddr1,
	     RDY_soc_sb_sbread_mv_csr_pmpaddr1,

	     soc_sb_sbread_mv_csr_pmpaddr2,
	     RDY_soc_sb_sbread_mv_csr_pmpaddr2,

	     soc_sb_sbread_mv_csr_pmpaddr3,
	     RDY_soc_sb_sbread_mv_csr_pmpaddr3,

	     soc_sb_sbread_mv_csr_mcounteren,
	     RDY_soc_sb_sbread_mv_csr_mcounteren,

	     soc_sb_sbread_mv_csr_scounteren,
	     RDY_soc_sb_sbread_mv_csr_scounteren,

	     soc_sb_sbread_mv_csr_menvcfg,
	     RDY_soc_sb_sbread_mv_csr_menvcfg,

	     soc_sb_sbread_mv_csr_senvcfg,
	     RDY_soc_sb_sbread_mv_csr_senvcfg,

	     soc_sb_sbread_mv_csr_satp,
	     RDY_soc_sb_sbread_mv_csr_satp,

	     soc_sb_sbread_mv_csr_mcountinhibit,
	     RDY_soc_sb_sbread_mv_csr_mcountinhibit,

	     soc_sb_sbread_mv_csr_fflags,
	     RDY_soc_sb_sbread_mv_csr_fflags,

	     soc_sb_sbread_mv_csr_frm,
	     RDY_soc_sb_sbread_mv_csr_frm,

	     soc_sb_sbread_mv_csr_customcontrol,
	     RDY_soc_sb_sbread_mv_csr_customcontrol,

	     soc_sb_sbread_mv_csr_mhpmcounter3,
	     RDY_soc_sb_sbread_mv_csr_mhpmcounter3,

	     soc_sb_sbread_mv_csr_mhpmcounter4,
	     RDY_soc_sb_sbread_mv_csr_mhpmcounter4,

	     soc_sb_sbread_mv_csr_mhpmcounter5,
	     RDY_soc_sb_sbread_mv_csr_mhpmcounter5,

	     soc_sb_sbread_mv_csr_mhpmcounter6,
	     RDY_soc_sb_sbread_mv_csr_mhpmcounter6,

	     soc_sb_sbread_mv_csr_mhpmevent3,
	     RDY_soc_sb_sbread_mv_csr_mhpmevent3,

	     soc_sb_sbread_mv_csr_mhpmevent4,
	     RDY_soc_sb_sbread_mv_csr_mhpmevent4,

	     soc_sb_sbread_mv_csr_mhpmevent5,
	     RDY_soc_sb_sbread_mv_csr_mhpmevent5,

	     soc_sb_sbread_mv_csr_mhpmevent6,
	     RDY_soc_sb_sbread_mv_csr_mhpmevent6,

	     soc_sb_sbread_mv_csr_dcsr,
	     RDY_soc_sb_sbread_mv_csr_dcsr,

	     soc_sb_sbread_mv_csr_dpc,
	     RDY_soc_sb_sbread_mv_csr_dpc,

	     soc_sb_sbread_mv_csr_dscratch0,
	     RDY_soc_sb_sbread_mv_csr_dscratch0,

	     soc_sb_sbread_mv_csr_dscratch1,
	     RDY_soc_sb_sbread_mv_csr_dscratch1,

	     soc_sb_commitlog,
	     RDY_soc_sb_commitlog,

	     uart_io_SIN,

	     uart_io_SOUT,

	     uart_io_SOUT_EN,

	     to_debug_master_AWVALID,
	     to_debug_master_AWADDR,
	     to_debug_master_AWSIZE,
	     to_debug_master_AWPROT,
	     to_debug_master_AWLEN,
	     to_debug_master_AWBURST,
	     to_debug_master_AWID,

	     to_debug_master_AWREADY,

	     to_debug_master_WVALID,
	     to_debug_master_WDATA,
	     to_debug_master_WSTRB,
	     to_debug_master_WLAST,
	     to_debug_master_WID,

	     to_debug_master_WREADY,

	     to_debug_master_BVALID,

	     to_debug_master_BRESP,

	     to_debug_master_BID,

	     to_debug_master_BREADY,

	     to_debug_master_ARVALID,
	     to_debug_master_ARADDR,
	     to_debug_master_ARSIZE,
	     to_debug_master_ARPROT,
	     to_debug_master_ARLEN,
	     to_debug_master_ARBURST,
	     to_debug_master_ARID,

	     to_debug_master_ARREADY,

	     to_debug_master_RVALID,

	     to_debug_master_RRESP,

	     to_debug_master_RDATA,

	     to_debug_master_RLAST,

	     to_debug_master_RID,

	     to_debug_master_RREADY,

	     to_debug_slave_AWVALID,

	     to_debug_slave_AWADDR,

	     to_debug_slave_AWPROT,

	     to_debug_slave_AWLEN,

	     to_debug_slave_AWSIZE,

	     to_debug_slave_AWBURST,

	     to_debug_slave_AWID,

	     to_debug_slave_AWREADY,

	     to_debug_slave_WVALID,

	     to_debug_slave_WDATA,

	     to_debug_slave_WSTRB,

	     to_debug_slave_WLAST,

	     to_debug_slave_WID,

	     to_debug_slave_WREADY,

	     to_debug_slave_BVALID,
	     to_debug_slave_BRESP,
	     to_debug_slave_BID,

	     to_debug_slave_BREADY,

	     to_debug_slave_ARVALID,

	     to_debug_slave_ARADDR,

	     to_debug_slave_ARPROT,

	     to_debug_slave_ARLEN,

	     to_debug_slave_ARSIZE,

	     to_debug_slave_ARBURST,

	     to_debug_slave_ARID,

	     to_debug_slave_ARREADY,

	     to_debug_slave_RVALID,
	     to_debug_slave_RRESP,
	     to_debug_slave_RDATA,
	     to_debug_slave_RLAST,
	     to_debug_slave_RID,

	     to_debug_slave_RREADY,

	     ma_hart_interrupts_i,
	     EN_ma_hart_interrupts,
	     RDY_ma_hart_interrupts,

	     mv_harts_have_reset,
	     RDY_mv_harts_have_reset,

	     mv_core_debugenable,
	     RDY_mv_core_debugenable);
  input  RST_N_hartresets_0;
  input  CLK;
  input  RST_N;

  // value method soc_sb_sbread_mv_csr_misa
  output [63 : 0] soc_sb_sbread_mv_csr_misa;
  output RDY_soc_sb_sbread_mv_csr_misa;

  // value method soc_sb_sbread_mv_csr_mvendorid
  output [31 : 0] soc_sb_sbread_mv_csr_mvendorid;
  output RDY_soc_sb_sbread_mv_csr_mvendorid;

  // value method soc_sb_sbread_mv_csr_stvec
  output [63 : 0] soc_sb_sbread_mv_csr_stvec;
  output RDY_soc_sb_sbread_mv_csr_stvec;

  // value method soc_sb_sbread_mv_csr_mtvec
  output [63 : 0] soc_sb_sbread_mv_csr_mtvec;
  output RDY_soc_sb_sbread_mv_csr_mtvec;

  // value method soc_sb_sbread_mv_csr_mstatus
  output [63 : 0] soc_sb_sbread_mv_csr_mstatus;
  output RDY_soc_sb_sbread_mv_csr_mstatus;

  // value method soc_sb_sbread_mv_csr_marchid
  output [63 : 0] soc_sb_sbread_mv_csr_marchid;
  output RDY_soc_sb_sbread_mv_csr_marchid;

  // value method soc_sb_sbread_mv_csr_mimpid
  output [63 : 0] soc_sb_sbread_mv_csr_mimpid;
  output RDY_soc_sb_sbread_mv_csr_mimpid;

  // value method soc_sb_sbread_mv_csr_mhartid
  output [63 : 0] soc_sb_sbread_mv_csr_mhartid;
  output RDY_soc_sb_sbread_mv_csr_mhartid;

  // value method soc_sb_sbread_mv_csr_mip
  output [63 : 0] soc_sb_sbread_mv_csr_mip;
  output RDY_soc_sb_sbread_mv_csr_mip;

  // value method soc_sb_sbread_mv_csr_sip
  output [63 : 0] soc_sb_sbread_mv_csr_sip;
  output RDY_soc_sb_sbread_mv_csr_sip;

  // value method soc_sb_sbread_mv_csr_mie
  output [63 : 0] soc_sb_sbread_mv_csr_mie;
  output RDY_soc_sb_sbread_mv_csr_mie;

  // value method soc_sb_sbread_mv_csr_sie
  output [63 : 0] soc_sb_sbread_mv_csr_sie;
  output RDY_soc_sb_sbread_mv_csr_sie;

  // value method soc_sb_sbread_mv_csr_mscratch
  output [63 : 0] soc_sb_sbread_mv_csr_mscratch;
  output RDY_soc_sb_sbread_mv_csr_mscratch;

  // value method soc_sb_sbread_mv_csr_sscratch
  output [63 : 0] soc_sb_sbread_mv_csr_sscratch;
  output RDY_soc_sb_sbread_mv_csr_sscratch;

  // value method soc_sb_sbread_mv_csr_sepc
  output [63 : 0] soc_sb_sbread_mv_csr_sepc;
  output RDY_soc_sb_sbread_mv_csr_sepc;

  // value method soc_sb_sbread_mv_csr_stval
  output [63 : 0] soc_sb_sbread_mv_csr_stval;
  output RDY_soc_sb_sbread_mv_csr_stval;

  // value method soc_sb_sbread_mv_csr_scause
  output [63 : 0] soc_sb_sbread_mv_csr_scause;
  output RDY_soc_sb_sbread_mv_csr_scause;

  // value method soc_sb_sbread_mv_csr_mepc
  output [63 : 0] soc_sb_sbread_mv_csr_mepc;
  output RDY_soc_sb_sbread_mv_csr_mepc;

  // value method soc_sb_sbread_mv_csr_mtval
  output [63 : 0] soc_sb_sbread_mv_csr_mtval;
  output RDY_soc_sb_sbread_mv_csr_mtval;

  // value method soc_sb_sbread_mv_csr_mcause
  output [63 : 0] soc_sb_sbread_mv_csr_mcause;
  output RDY_soc_sb_sbread_mv_csr_mcause;

  // value method soc_sb_sbread_mv_csr_mcycle
  output [63 : 0] soc_sb_sbread_mv_csr_mcycle;
  output RDY_soc_sb_sbread_mv_csr_mcycle;

  // value method soc_sb_sbread_mv_csr_minstret
  output [63 : 0] soc_sb_sbread_mv_csr_minstret;
  output RDY_soc_sb_sbread_mv_csr_minstret;

  // value method soc_sb_sbread_mv_csr_fcsr
  output [63 : 0] soc_sb_sbread_mv_csr_fcsr;
  output RDY_soc_sb_sbread_mv_csr_fcsr;

  // value method soc_sb_sbread_mv_csr_time
  output [63 : 0] soc_sb_sbread_mv_csr_time;
  output RDY_soc_sb_sbread_mv_csr_time;

  // value method soc_sb_sbread_mv_csr_mideleg
  output [63 : 0] soc_sb_sbread_mv_csr_mideleg;
  output RDY_soc_sb_sbread_mv_csr_mideleg;

  // value method soc_sb_sbread_mv_csr_medeleg
  output [63 : 0] soc_sb_sbread_mv_csr_medeleg;
  output RDY_soc_sb_sbread_mv_csr_medeleg;

  // value method soc_sb_sbread_mv_csr_pmpcfg0
  output [63 : 0] soc_sb_sbread_mv_csr_pmpcfg0;
  output RDY_soc_sb_sbread_mv_csr_pmpcfg0;

  // value method soc_sb_sbread_mv_csr_pmpaddr0
  output [29 : 0] soc_sb_sbread_mv_csr_pmpaddr0;
  output RDY_soc_sb_sbread_mv_csr_pmpaddr0;

  // value method soc_sb_sbread_mv_csr_pmpaddr1
  output [29 : 0] soc_sb_sbread_mv_csr_pmpaddr1;
  output RDY_soc_sb_sbread_mv_csr_pmpaddr1;

  // value method soc_sb_sbread_mv_csr_pmpaddr2
  output [29 : 0] soc_sb_sbread_mv_csr_pmpaddr2;
  output RDY_soc_sb_sbread_mv_csr_pmpaddr2;

  // value method soc_sb_sbread_mv_csr_pmpaddr3
  output [29 : 0] soc_sb_sbread_mv_csr_pmpaddr3;
  output RDY_soc_sb_sbread_mv_csr_pmpaddr3;

  // value method soc_sb_sbread_mv_csr_mcounteren
  output [31 : 0] soc_sb_sbread_mv_csr_mcounteren;
  output RDY_soc_sb_sbread_mv_csr_mcounteren;

  // value method soc_sb_sbread_mv_csr_scounteren
  output [31 : 0] soc_sb_sbread_mv_csr_scounteren;
  output RDY_soc_sb_sbread_mv_csr_scounteren;

  // value method soc_sb_sbread_mv_csr_menvcfg
  output [63 : 0] soc_sb_sbread_mv_csr_menvcfg;
  output RDY_soc_sb_sbread_mv_csr_menvcfg;

  // value method soc_sb_sbread_mv_csr_senvcfg
  output [63 : 0] soc_sb_sbread_mv_csr_senvcfg;
  output RDY_soc_sb_sbread_mv_csr_senvcfg;

  // value method soc_sb_sbread_mv_csr_satp
  output [63 : 0] soc_sb_sbread_mv_csr_satp;
  output RDY_soc_sb_sbread_mv_csr_satp;

  // value method soc_sb_sbread_mv_csr_mcountinhibit
  output [31 : 0] soc_sb_sbread_mv_csr_mcountinhibit;
  output RDY_soc_sb_sbread_mv_csr_mcountinhibit;

  // value method soc_sb_sbread_mv_csr_fflags
  output [4 : 0] soc_sb_sbread_mv_csr_fflags;
  output RDY_soc_sb_sbread_mv_csr_fflags;

  // value method soc_sb_sbread_mv_csr_frm
  output [2 : 0] soc_sb_sbread_mv_csr_frm;
  output RDY_soc_sb_sbread_mv_csr_frm;

  // value method soc_sb_sbread_mv_csr_customcontrol
  output [63 : 0] soc_sb_sbread_mv_csr_customcontrol;
  output RDY_soc_sb_sbread_mv_csr_customcontrol;

  // value method soc_sb_sbread_mv_csr_mhpmcounter3
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmcounter3;
  output RDY_soc_sb_sbread_mv_csr_mhpmcounter3;

  // value method soc_sb_sbread_mv_csr_mhpmcounter4
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmcounter4;
  output RDY_soc_sb_sbread_mv_csr_mhpmcounter4;

  // value method soc_sb_sbread_mv_csr_mhpmcounter5
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmcounter5;
  output RDY_soc_sb_sbread_mv_csr_mhpmcounter5;

  // value method soc_sb_sbread_mv_csr_mhpmcounter6
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmcounter6;
  output RDY_soc_sb_sbread_mv_csr_mhpmcounter6;

  // value method soc_sb_sbread_mv_csr_mhpmevent3
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmevent3;
  output RDY_soc_sb_sbread_mv_csr_mhpmevent3;

  // value method soc_sb_sbread_mv_csr_mhpmevent4
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmevent4;
  output RDY_soc_sb_sbread_mv_csr_mhpmevent4;

  // value method soc_sb_sbread_mv_csr_mhpmevent5
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmevent5;
  output RDY_soc_sb_sbread_mv_csr_mhpmevent5;

  // value method soc_sb_sbread_mv_csr_mhpmevent6
  output [63 : 0] soc_sb_sbread_mv_csr_mhpmevent6;
  output RDY_soc_sb_sbread_mv_csr_mhpmevent6;

  // value method soc_sb_sbread_mv_csr_dcsr
  output [63 : 0] soc_sb_sbread_mv_csr_dcsr;
  output RDY_soc_sb_sbread_mv_csr_dcsr;

  // value method soc_sb_sbread_mv_csr_dpc
  output [63 : 0] soc_sb_sbread_mv_csr_dpc;
  output RDY_soc_sb_sbread_mv_csr_dpc;

  // value method soc_sb_sbread_mv_csr_dscratch0
  output [63 : 0] soc_sb_sbread_mv_csr_dscratch0;
  output RDY_soc_sb_sbread_mv_csr_dscratch0;

  // value method soc_sb_sbread_mv_csr_dscratch1
  output [63 : 0] soc_sb_sbread_mv_csr_dscratch1;
  output RDY_soc_sb_sbread_mv_csr_dscratch1;

  // value method soc_sb_commitlog
  output [309 : 0] soc_sb_commitlog;
  output RDY_soc_sb_commitlog;

  // action method uart_io_sin
  input  uart_io_SIN;

  // value method uart_io_sout
  output uart_io_SOUT;

  // value method uart_io_sout_en
  output uart_io_SOUT_EN;

  // action method to_debug_master_m_awvalid
  input  to_debug_master_AWVALID;
  input  [31 : 0] to_debug_master_AWADDR;
  input  [2 : 0] to_debug_master_AWSIZE;
  input  [2 : 0] to_debug_master_AWPROT;
  input  [7 : 0] to_debug_master_AWLEN;
  input  [1 : 0] to_debug_master_AWBURST;
  input  [3 : 0] to_debug_master_AWID;

  // value method to_debug_master_m_awready
  output to_debug_master_AWREADY;

  // action method to_debug_master_m_wvalid
  input  to_debug_master_WVALID;
  input  [63 : 0] to_debug_master_WDATA;
  input  [7 : 0] to_debug_master_WSTRB;
  input  to_debug_master_WLAST;
  input  [3 : 0] to_debug_master_WID;

  // value method to_debug_master_m_wready
  output to_debug_master_WREADY;

  // value method to_debug_master_m_bvalid
  output to_debug_master_BVALID;

  // value method to_debug_master_m_bresp
  output [1 : 0] to_debug_master_BRESP;

  // value method to_debug_master_m_buser

  // value method to_debug_master_m_bid
  output [3 : 0] to_debug_master_BID;

  // action method to_debug_master_m_bready
  input  to_debug_master_BREADY;

  // action method to_debug_master_m_arvalid
  input  to_debug_master_ARVALID;
  input  [31 : 0] to_debug_master_ARADDR;
  input  [2 : 0] to_debug_master_ARSIZE;
  input  [2 : 0] to_debug_master_ARPROT;
  input  [7 : 0] to_debug_master_ARLEN;
  input  [1 : 0] to_debug_master_ARBURST;
  input  [3 : 0] to_debug_master_ARID;

  // value method to_debug_master_m_arready
  output to_debug_master_ARREADY;

  // value method to_debug_master_m_rvalid
  output to_debug_master_RVALID;

  // value method to_debug_master_m_rresp
  output [1 : 0] to_debug_master_RRESP;

  // value method to_debug_master_m_rdata
  output [63 : 0] to_debug_master_RDATA;

  // value method to_debug_master_m_rlast
  output to_debug_master_RLAST;

  // value method to_debug_master_m_ruser

  // value method to_debug_master_m_rid
  output [3 : 0] to_debug_master_RID;

  // action method to_debug_master_m_rready
  input  to_debug_master_RREADY;

  // value method to_debug_slave_m_awvalid
  output to_debug_slave_AWVALID;

  // value method to_debug_slave_m_awaddr
  output [31 : 0] to_debug_slave_AWADDR;

  // value method to_debug_slave_m_awuser

  // value method to_debug_slave_m_awprot
  output [2 : 0] to_debug_slave_AWPROT;

  // value method to_debug_slave_m_awlen
  output [7 : 0] to_debug_slave_AWLEN;

  // value method to_debug_slave_m_awsize
  output [2 : 0] to_debug_slave_AWSIZE;

  // value method to_debug_slave_m_awburst
  output [1 : 0] to_debug_slave_AWBURST;

  // value method to_debug_slave_m_awid
  output [3 : 0] to_debug_slave_AWID;

  // action method to_debug_slave_m_awready
  input  to_debug_slave_AWREADY;

  // value method to_debug_slave_m_wvalid
  output to_debug_slave_WVALID;

  // value method to_debug_slave_m_wdata
  output [63 : 0] to_debug_slave_WDATA;

  // value method to_debug_slave_m_wstrb
  output [7 : 0] to_debug_slave_WSTRB;

  // value method to_debug_slave_m_wlast
  output to_debug_slave_WLAST;

  // value method to_debug_slave_m_wid
  output [3 : 0] to_debug_slave_WID;

  // action method to_debug_slave_m_wready
  input  to_debug_slave_WREADY;

  // action method to_debug_slave_m_bvalid
  input  to_debug_slave_BVALID;
  input  [1 : 0] to_debug_slave_BRESP;
  input  [3 : 0] to_debug_slave_BID;

  // value method to_debug_slave_m_bready
  output to_debug_slave_BREADY;

  // value method to_debug_slave_m_arvalid
  output to_debug_slave_ARVALID;

  // value method to_debug_slave_m_araddr
  output [31 : 0] to_debug_slave_ARADDR;

  // value method to_debug_slave_m_aruser

  // value method to_debug_slave_m_arprot
  output [2 : 0] to_debug_slave_ARPROT;

  // value method to_debug_slave_m_arlen
  output [7 : 0] to_debug_slave_ARLEN;

  // value method to_debug_slave_m_arsize
  output [2 : 0] to_debug_slave_ARSIZE;

  // value method to_debug_slave_m_arburst
  output [1 : 0] to_debug_slave_ARBURST;

  // value method to_debug_slave_m_arid
  output [3 : 0] to_debug_slave_ARID;

  // action method to_debug_slave_m_arready
  input  to_debug_slave_ARREADY;

  // action method to_debug_slave_m_rvalid
  input  to_debug_slave_RVALID;
  input  [1 : 0] to_debug_slave_RRESP;
  input  [63 : 0] to_debug_slave_RDATA;
  input  to_debug_slave_RLAST;
  input  [3 : 0] to_debug_slave_RID;

  // value method to_debug_slave_m_rready
  output to_debug_slave_RREADY;

  // action method ma_hart_interrupts
  input  ma_hart_interrupts_i;
  input  EN_ma_hart_interrupts;
  output RDY_ma_hart_interrupts;

  // value method mv_harts_have_reset
  output mv_harts_have_reset;
  output RDY_mv_harts_have_reset;

  // value method mv_core_debugenable
  output mv_core_debugenable;
  output RDY_mv_core_debugenable;

  // signals for module outputs
  wire [309 : 0] soc_sb_commitlog;
  wire [63 : 0] soc_sb_sbread_mv_csr_customcontrol,
		soc_sb_sbread_mv_csr_dcsr,
		soc_sb_sbread_mv_csr_dpc,
		soc_sb_sbread_mv_csr_dscratch0,
		soc_sb_sbread_mv_csr_dscratch1,
		soc_sb_sbread_mv_csr_fcsr,
		soc_sb_sbread_mv_csr_marchid,
		soc_sb_sbread_mv_csr_mcause,
		soc_sb_sbread_mv_csr_mcycle,
		soc_sb_sbread_mv_csr_medeleg,
		soc_sb_sbread_mv_csr_menvcfg,
		soc_sb_sbread_mv_csr_mepc,
		soc_sb_sbread_mv_csr_mhartid,
		soc_sb_sbread_mv_csr_mhpmcounter3,
		soc_sb_sbread_mv_csr_mhpmcounter4,
		soc_sb_sbread_mv_csr_mhpmcounter5,
		soc_sb_sbread_mv_csr_mhpmcounter6,
		soc_sb_sbread_mv_csr_mhpmevent3,
		soc_sb_sbread_mv_csr_mhpmevent4,
		soc_sb_sbread_mv_csr_mhpmevent5,
		soc_sb_sbread_mv_csr_mhpmevent6,
		soc_sb_sbread_mv_csr_mideleg,
		soc_sb_sbread_mv_csr_mie,
		soc_sb_sbread_mv_csr_mimpid,
		soc_sb_sbread_mv_csr_minstret,
		soc_sb_sbread_mv_csr_mip,
		soc_sb_sbread_mv_csr_misa,
		soc_sb_sbread_mv_csr_mscratch,
		soc_sb_sbread_mv_csr_mstatus,
		soc_sb_sbread_mv_csr_mtval,
		soc_sb_sbread_mv_csr_mtvec,
		soc_sb_sbread_mv_csr_pmpcfg0,
		soc_sb_sbread_mv_csr_satp,
		soc_sb_sbread_mv_csr_scause,
		soc_sb_sbread_mv_csr_senvcfg,
		soc_sb_sbread_mv_csr_sepc,
		soc_sb_sbread_mv_csr_sie,
		soc_sb_sbread_mv_csr_sip,
		soc_sb_sbread_mv_csr_sscratch,
		soc_sb_sbread_mv_csr_stval,
		soc_sb_sbread_mv_csr_stvec,
		soc_sb_sbread_mv_csr_time,
		to_debug_master_RDATA,
		to_debug_slave_WDATA;
  wire [31 : 0] soc_sb_sbread_mv_csr_mcounteren,
		soc_sb_sbread_mv_csr_mcountinhibit,
		soc_sb_sbread_mv_csr_mvendorid,
		soc_sb_sbread_mv_csr_scounteren,
		to_debug_slave_ARADDR,
		to_debug_slave_AWADDR;
  wire [29 : 0] soc_sb_sbread_mv_csr_pmpaddr0,
		soc_sb_sbread_mv_csr_pmpaddr1,
		soc_sb_sbread_mv_csr_pmpaddr2,
		soc_sb_sbread_mv_csr_pmpaddr3;
  wire [7 : 0] to_debug_slave_ARLEN,
	       to_debug_slave_AWLEN,
	       to_debug_slave_WSTRB;
  wire [4 : 0] soc_sb_sbread_mv_csr_fflags;
  wire [3 : 0] to_debug_master_BID,
	       to_debug_master_RID,
	       to_debug_slave_ARID,
	       to_debug_slave_AWID,
	       to_debug_slave_WID;
  wire [2 : 0] soc_sb_sbread_mv_csr_frm,
	       to_debug_slave_ARPROT,
	       to_debug_slave_ARSIZE,
	       to_debug_slave_AWPROT,
	       to_debug_slave_AWSIZE;
  wire [1 : 0] to_debug_master_BRESP,
	       to_debug_master_RRESP,
	       to_debug_slave_ARBURST,
	       to_debug_slave_AWBURST;
  wire RDY_ma_hart_interrupts,
       RDY_mv_core_debugenable,
       RDY_mv_harts_have_reset,
       RDY_soc_sb_commitlog,
       RDY_soc_sb_sbread_mv_csr_customcontrol,
       RDY_soc_sb_sbread_mv_csr_dcsr,
       RDY_soc_sb_sbread_mv_csr_dpc,
       RDY_soc_sb_sbread_mv_csr_dscratch0,
       RDY_soc_sb_sbread_mv_csr_dscratch1,
       RDY_soc_sb_sbread_mv_csr_fcsr,
       RDY_soc_sb_sbread_mv_csr_fflags,
       RDY_soc_sb_sbread_mv_csr_frm,
       RDY_soc_sb_sbread_mv_csr_marchid,
       RDY_soc_sb_sbread_mv_csr_mcause,
       RDY_soc_sb_sbread_mv_csr_mcounteren,
       RDY_soc_sb_sbread_mv_csr_mcountinhibit,
       RDY_soc_sb_sbread_mv_csr_mcycle,
       RDY_soc_sb_sbread_mv_csr_medeleg,
       RDY_soc_sb_sbread_mv_csr_menvcfg,
       RDY_soc_sb_sbread_mv_csr_mepc,
       RDY_soc_sb_sbread_mv_csr_mhartid,
       RDY_soc_sb_sbread_mv_csr_mhpmcounter3,
       RDY_soc_sb_sbread_mv_csr_mhpmcounter4,
       RDY_soc_sb_sbread_mv_csr_mhpmcounter5,
       RDY_soc_sb_sbread_mv_csr_mhpmcounter6,
       RDY_soc_sb_sbread_mv_csr_mhpmevent3,
       RDY_soc_sb_sbread_mv_csr_mhpmevent4,
       RDY_soc_sb_sbread_mv_csr_mhpmevent5,
       RDY_soc_sb_sbread_mv_csr_mhpmevent6,
       RDY_soc_sb_sbread_mv_csr_mideleg,
       RDY_soc_sb_sbread_mv_csr_mie,
       RDY_soc_sb_sbread_mv_csr_mimpid,
       RDY_soc_sb_sbread_mv_csr_minstret,
       RDY_soc_sb_sbread_mv_csr_mip,
       RDY_soc_sb_sbread_mv_csr_misa,
       RDY_soc_sb_sbread_mv_csr_mscratch,
       RDY_soc_sb_sbread_mv_csr_mstatus,
       RDY_soc_sb_sbread_mv_csr_mtval,
       RDY_soc_sb_sbread_mv_csr_mtvec,
       RDY_soc_sb_sbread_mv_csr_mvendorid,
       RDY_soc_sb_sbread_mv_csr_pmpaddr0,
       RDY_soc_sb_sbread_mv_csr_pmpaddr1,
       RDY_soc_sb_sbread_mv_csr_pmpaddr2,
       RDY_soc_sb_sbread_mv_csr_pmpaddr3,
       RDY_soc_sb_sbread_mv_csr_pmpcfg0,
       RDY_soc_sb_sbread_mv_csr_satp,
       RDY_soc_sb_sbread_mv_csr_scause,
       RDY_soc_sb_sbread_mv_csr_scounteren,
       RDY_soc_sb_sbread_mv_csr_senvcfg,
       RDY_soc_sb_sbread_mv_csr_sepc,
       RDY_soc_sb_sbread_mv_csr_sie,
       RDY_soc_sb_sbread_mv_csr_sip,
       RDY_soc_sb_sbread_mv_csr_sscratch,
       RDY_soc_sb_sbread_mv_csr_stval,
       RDY_soc_sb_sbread_mv_csr_stvec,
       RDY_soc_sb_sbread_mv_csr_time,
       mv_core_debugenable,
       mv_harts_have_reset,
       to_debug_master_ARREADY,
       to_debug_master_AWREADY,
       to_debug_master_BVALID,
       to_debug_master_RLAST,
       to_debug_master_RVALID,
       to_debug_master_WREADY,
       to_debug_slave_ARVALID,
       to_debug_slave_AWVALID,
       to_debug_slave_BREADY,
       to_debug_slave_RREADY,
       to_debug_slave_WLAST,
       to_debug_slave_WVALID,
       uart_io_SOUT,
       uart_io_SOUT_EN;

  // inlined wires
  wire bootrom_dut_read_request_sent_1_whas,
       clint_clint_wr_mtimecmp_written_whas,
       main_memory_dut_read_request_sent_EN_port1__write,
       main_memory_dut_read_request_sent_port1__read,
       main_memory_dut_read_request_sent_port2__read,
       uart_user_ifc_uart_fifoRecv_r_deq_whas,
       uart_user_ifc_uart_fifoXmit_r_enq_whas,
       uart_user_ifc_uart_pwRecvCellCountReset_whas,
       uart_user_ifc_uart_pwRecvEnableBitCount_whas,
       uart_user_ifc_uart_pwRecvResetBitCount_whas,
       uart_user_ifc_uart_pwXmitCellCountReset_whas,
       uart_user_ifc_uart_pwXmitEnableBitCount_whas,
       uart_user_ifc_uart_pwXmitLoadBuffer_whas,
       uart_user_ifc_uart_pwXmitResetBitCount_whas;

  // register bootrom_dut_read_request_sent
  reg bootrom_dut_read_request_sent;
  wire bootrom_dut_read_request_sent_D_IN, bootrom_dut_read_request_sent_EN;

  // register bootrom_dut_rg_req
  reg [4 : 0] bootrom_dut_rg_req;
  wire [4 : 0] bootrom_dut_rg_req_D_IN;
  wire bootrom_dut_rg_req_EN;

  // register bootrom_read_state
  reg bootrom_read_state;
  wire bootrom_read_state_D_IN, bootrom_read_state_EN;

  // register bootrom_rg_rd_id
  reg [3 : 0] bootrom_rg_rd_id;
  wire [3 : 0] bootrom_rg_rd_id_D_IN;
  wire bootrom_rg_rd_id_EN;

  // register bootrom_rg_read_packet
  reg [51 : 0] bootrom_rg_read_packet;
  wire [51 : 0] bootrom_rg_read_packet_D_IN;
  wire bootrom_rg_read_packet_EN;

  // register bootrom_rg_readburst_counter
  reg [7 : 0] bootrom_rg_readburst_counter;
  wire [7 : 0] bootrom_rg_readburst_counter_D_IN;
  wire bootrom_rg_readburst_counter_EN;

  // register bootrom_rg_write_response
  reg [5 : 0] bootrom_rg_write_response;
  wire [5 : 0] bootrom_rg_write_response_D_IN;
  wire bootrom_rg_write_response_EN;

  // register bootrom_write_state
  reg bootrom_write_state;
  wire bootrom_write_state_D_IN, bootrom_write_state_EN;

  // register clint_clint_msip
  reg clint_clint_msip;
  wire clint_clint_msip_D_IN, clint_clint_msip_EN;

  // register clint_clint_mtip
  reg clint_clint_mtip;
  wire clint_clint_mtip_D_IN, clint_clint_mtip_EN;

  // register clint_clint_rg_tick
  reg clint_clint_rg_tick;
  wire clint_clint_rg_tick_D_IN, clint_clint_rg_tick_EN;

  // register clint_clint_rgmtime
  reg [63 : 0] clint_clint_rgmtime;
  wire [63 : 0] clint_clint_rgmtime_D_IN;
  wire clint_clint_rgmtime_EN;

  // register clint_clint_rgmtimecmp
  reg [63 : 0] clint_clint_rgmtimecmp;
  wire [63 : 0] clint_clint_rgmtimecmp_D_IN;
  wire clint_clint_rgmtimecmp_EN;

  // register clint_rg_rdburst_count
  reg [7 : 0] clint_rg_rdburst_count;
  wire [7 : 0] clint_rg_rdburst_count_D_IN;
  wire clint_rg_rdburst_count_EN;

  // register clint_rg_rdpacket
  reg [51 : 0] clint_rg_rdpacket;
  wire [51 : 0] clint_rg_rdpacket_D_IN;
  wire clint_rg_rdpacket_EN;

  // register clint_rg_wrburst_count
  reg [7 : 0] clint_rg_wrburst_count;
  wire [7 : 0] clint_rg_wrburst_count_D_IN;
  wire clint_rg_wrburst_count_EN;

  // register clint_rg_wrpacket
  reg [51 : 0] clint_rg_wrpacket;
  wire [51 : 0] clint_rg_wrpacket_D_IN;
  wire clint_rg_wrpacket_EN;

  // register err_slave_read_state
  reg err_slave_read_state;
  wire err_slave_read_state_D_IN, err_slave_read_state_EN;

  // register err_slave_rg_rd_id
  reg [3 : 0] err_slave_rg_rd_id;
  wire [3 : 0] err_slave_rg_rd_id_D_IN;
  wire err_slave_rg_rd_id_EN;

  // register err_slave_rg_read_length
  reg [7 : 0] err_slave_rg_read_length;
  wire [7 : 0] err_slave_rg_read_length_D_IN;
  wire err_slave_rg_read_length_EN;

  // register err_slave_rg_readburst_counter
  reg [7 : 0] err_slave_rg_readburst_counter;
  wire [7 : 0] err_slave_rg_readburst_counter_D_IN;
  wire err_slave_rg_readburst_counter_EN;

  // register err_slave_rg_write_response
  reg [5 : 0] err_slave_rg_write_response;
  wire [5 : 0] err_slave_rg_write_response_D_IN;
  wire err_slave_rg_write_response_EN;

  // register err_slave_write_state
  reg err_slave_write_state;
  wire err_slave_write_state_D_IN, err_slave_write_state_EN;

  // register main_memory_dut_read_request_sent
  reg main_memory_dut_read_request_sent;
  wire main_memory_dut_read_request_sent_D_IN,
       main_memory_dut_read_request_sent_EN;

  // register main_memory_read_state
  reg main_memory_read_state;
  wire main_memory_read_state_D_IN, main_memory_read_state_EN;

  // register main_memory_rg_rd_id
  reg [3 : 0] main_memory_rg_rd_id;
  wire [3 : 0] main_memory_rg_rd_id_D_IN;
  wire main_memory_rg_rd_id_EN;

  // register main_memory_rg_read_packet
  reg [51 : 0] main_memory_rg_read_packet;
  wire [51 : 0] main_memory_rg_read_packet_D_IN;
  wire main_memory_rg_read_packet_EN;

  // register main_memory_rg_readburst_counter
  reg [7 : 0] main_memory_rg_readburst_counter;
  wire [7 : 0] main_memory_rg_readburst_counter_D_IN;
  wire main_memory_rg_readburst_counter_EN;

  // register main_memory_rg_write_packet
  reg [51 : 0] main_memory_rg_write_packet;
  wire [51 : 0] main_memory_rg_write_packet_D_IN;
  wire main_memory_rg_write_packet_EN;

  // register main_memory_write_state
  reg main_memory_write_state;
  wire main_memory_write_state_D_IN, main_memory_write_state_EN;

  // register uart_rg_rdburst_count
  reg [7 : 0] uart_rg_rdburst_count;
  wire [7 : 0] uart_rg_rdburst_count_D_IN;
  wire uart_rg_rdburst_count_EN;

  // register uart_rg_rdpacket
  reg [51 : 0] uart_rg_rdpacket;
  wire [51 : 0] uart_rg_rdpacket_D_IN;
  wire uart_rg_rdpacket_EN;

  // register uart_rg_wrburst_count
  reg [7 : 0] uart_rg_wrburst_count;
  wire [7 : 0] uart_rg_wrburst_count_D_IN;
  wire uart_rg_wrburst_count_EN;

  // register uart_rg_wrpacket
  reg [51 : 0] uart_rg_wrpacket;
  wire [51 : 0] uart_rg_wrpacket_D_IN;
  wire uart_rg_wrpacket_EN;

  // register uart_user_ifc_baud_value
  reg [15 : 0] uart_user_ifc_baud_value;
  wire [15 : 0] uart_user_ifc_baud_value_D_IN;
  wire uart_user_ifc_baud_value_EN;

  // register uart_user_ifc_rg_charsize
  reg [5 : 0] uart_user_ifc_rg_charsize;
  wire [5 : 0] uart_user_ifc_rg_charsize_D_IN;
  wire uart_user_ifc_rg_charsize_EN;

  // register uart_user_ifc_rg_delay_control
  reg [15 : 0] uart_user_ifc_rg_delay_control;
  wire [15 : 0] uart_user_ifc_rg_delay_control_D_IN;
  wire uart_user_ifc_rg_delay_control_EN;

  // register uart_user_ifc_rg_interrupt_en
  reg [15 : 0] uart_user_ifc_rg_interrupt_en;
  wire [15 : 0] uart_user_ifc_rg_interrupt_en_D_IN;
  wire uart_user_ifc_rg_interrupt_en_EN;

  // register uart_user_ifc_rg_parity
  reg [1 : 0] uart_user_ifc_rg_parity;
  wire [1 : 0] uart_user_ifc_rg_parity_D_IN;
  wire uart_user_ifc_rg_parity_EN;

  // register uart_user_ifc_rg_rx_threshold
  reg [4 : 0] uart_user_ifc_rg_rx_threshold;
  wire [4 : 0] uart_user_ifc_rg_rx_threshold_D_IN;
  wire uart_user_ifc_rg_rx_threshold_EN;

  // register uart_user_ifc_rg_stopbits
  reg [1 : 0] uart_user_ifc_rg_stopbits;
  wire [1 : 0] uart_user_ifc_rg_stopbits_D_IN;
  wire uart_user_ifc_rg_stopbits_EN;

  // register uart_user_ifc_uart_error_status_register
  reg [3 : 0] uart_user_ifc_uart_error_status_register;
  reg [3 : 0] uart_user_ifc_uart_error_status_register_D_IN;
  wire uart_user_ifc_uart_error_status_register_EN;

  // register uart_user_ifc_uart_fifoRecv_countReg
  reg [4 : 0] uart_user_ifc_uart_fifoRecv_countReg;
  wire [4 : 0] uart_user_ifc_uart_fifoRecv_countReg_D_IN;
  wire uart_user_ifc_uart_fifoRecv_countReg_EN;

  // register uart_user_ifc_uart_fifoXmit_countReg
  reg [4 : 0] uart_user_ifc_uart_fifoXmit_countReg;
  wire [4 : 0] uart_user_ifc_uart_fifoXmit_countReg_D_IN;
  wire uart_user_ifc_uart_fifoXmit_countReg_EN;

  // register uart_user_ifc_uart_fifo_almost_full
  reg uart_user_ifc_uart_fifo_almost_full;
  reg uart_user_ifc_uart_fifo_almost_full_D_IN;
  wire uart_user_ifc_uart_fifo_almost_full_EN;

  // register uart_user_ifc_uart_out_enable
  reg uart_user_ifc_uart_out_enable;
  wire uart_user_ifc_uart_out_enable_D_IN, uart_user_ifc_uart_out_enable_EN;

  // register uart_user_ifc_uart_rRecvBitCount
  reg [5 : 0] uart_user_ifc_uart_rRecvBitCount;
  wire [5 : 0] uart_user_ifc_uart_rRecvBitCount_D_IN;
  wire uart_user_ifc_uart_rRecvBitCount_EN;

  // register uart_user_ifc_uart_rRecvCellCount
  reg [3 : 0] uart_user_ifc_uart_rRecvCellCount;
  wire [3 : 0] uart_user_ifc_uart_rRecvCellCount_D_IN;
  wire uart_user_ifc_uart_rRecvCellCount_EN;

  // register uart_user_ifc_uart_rRecvData
  reg uart_user_ifc_uart_rRecvData;
  wire uart_user_ifc_uart_rRecvData_D_IN, uart_user_ifc_uart_rRecvData_EN;

  // register uart_user_ifc_uart_rRecvParity
  reg uart_user_ifc_uart_rRecvParity;
  wire uart_user_ifc_uart_rRecvParity_D_IN, uart_user_ifc_uart_rRecvParity_EN;

  // register uart_user_ifc_uart_rRecvState
  reg [2 : 0] uart_user_ifc_uart_rRecvState;
  reg [2 : 0] uart_user_ifc_uart_rRecvState_D_IN;
  wire uart_user_ifc_uart_rRecvState_EN;

  // register uart_user_ifc_uart_rXmitBitCount
  reg [5 : 0] uart_user_ifc_uart_rXmitBitCount;
  wire [5 : 0] uart_user_ifc_uart_rXmitBitCount_D_IN;
  wire uart_user_ifc_uart_rXmitBitCount_EN;

  // register uart_user_ifc_uart_rXmitCellCount
  reg [3 : 0] uart_user_ifc_uart_rXmitCellCount;
  wire [3 : 0] uart_user_ifc_uart_rXmitCellCount_D_IN;
  wire uart_user_ifc_uart_rXmitCellCount_EN;

  // register uart_user_ifc_uart_rXmitDataOut
  reg uart_user_ifc_uart_rXmitDataOut;
  reg uart_user_ifc_uart_rXmitDataOut_D_IN;
  wire uart_user_ifc_uart_rXmitDataOut_EN;

  // register uart_user_ifc_uart_rXmitParity
  reg uart_user_ifc_uart_rXmitParity;
  wire uart_user_ifc_uart_rXmitParity_D_IN, uart_user_ifc_uart_rXmitParity_EN;

  // register uart_user_ifc_uart_rXmitState
  reg [3 : 0] uart_user_ifc_uart_rXmitState;
  reg [3 : 0] uart_user_ifc_uart_rXmitState_D_IN;
  wire uart_user_ifc_uart_rXmitState_EN;

  // register uart_user_ifc_uart_rg_delay_count
  reg [15 : 0] uart_user_ifc_uart_rg_delay_count;
  reg [15 : 0] uart_user_ifc_uart_rg_delay_count_D_IN;
  wire uart_user_ifc_uart_rg_delay_count_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_0
  reg uart_user_ifc_uart_vrRecvBuffer_0;
  wire uart_user_ifc_uart_vrRecvBuffer_0_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_0_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_1
  reg uart_user_ifc_uart_vrRecvBuffer_1;
  wire uart_user_ifc_uart_vrRecvBuffer_1_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_1_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_10
  reg uart_user_ifc_uart_vrRecvBuffer_10;
  wire uart_user_ifc_uart_vrRecvBuffer_10_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_10_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_11
  reg uart_user_ifc_uart_vrRecvBuffer_11;
  wire uart_user_ifc_uart_vrRecvBuffer_11_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_11_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_12
  reg uart_user_ifc_uart_vrRecvBuffer_12;
  wire uart_user_ifc_uart_vrRecvBuffer_12_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_12_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_13
  reg uart_user_ifc_uart_vrRecvBuffer_13;
  wire uart_user_ifc_uart_vrRecvBuffer_13_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_13_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_14
  reg uart_user_ifc_uart_vrRecvBuffer_14;
  wire uart_user_ifc_uart_vrRecvBuffer_14_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_14_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_15
  reg uart_user_ifc_uart_vrRecvBuffer_15;
  wire uart_user_ifc_uart_vrRecvBuffer_15_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_15_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_16
  reg uart_user_ifc_uart_vrRecvBuffer_16;
  wire uart_user_ifc_uart_vrRecvBuffer_16_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_16_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_17
  reg uart_user_ifc_uart_vrRecvBuffer_17;
  wire uart_user_ifc_uart_vrRecvBuffer_17_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_17_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_18
  reg uart_user_ifc_uart_vrRecvBuffer_18;
  wire uart_user_ifc_uart_vrRecvBuffer_18_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_18_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_19
  reg uart_user_ifc_uart_vrRecvBuffer_19;
  wire uart_user_ifc_uart_vrRecvBuffer_19_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_19_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_2
  reg uart_user_ifc_uart_vrRecvBuffer_2;
  wire uart_user_ifc_uart_vrRecvBuffer_2_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_2_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_20
  reg uart_user_ifc_uart_vrRecvBuffer_20;
  wire uart_user_ifc_uart_vrRecvBuffer_20_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_20_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_21
  reg uart_user_ifc_uart_vrRecvBuffer_21;
  wire uart_user_ifc_uart_vrRecvBuffer_21_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_21_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_22
  reg uart_user_ifc_uart_vrRecvBuffer_22;
  wire uart_user_ifc_uart_vrRecvBuffer_22_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_22_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_23
  reg uart_user_ifc_uart_vrRecvBuffer_23;
  wire uart_user_ifc_uart_vrRecvBuffer_23_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_23_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_24
  reg uart_user_ifc_uart_vrRecvBuffer_24;
  wire uart_user_ifc_uart_vrRecvBuffer_24_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_24_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_25
  reg uart_user_ifc_uart_vrRecvBuffer_25;
  wire uart_user_ifc_uart_vrRecvBuffer_25_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_25_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_26
  reg uart_user_ifc_uart_vrRecvBuffer_26;
  wire uart_user_ifc_uart_vrRecvBuffer_26_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_26_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_27
  reg uart_user_ifc_uart_vrRecvBuffer_27;
  wire uart_user_ifc_uart_vrRecvBuffer_27_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_27_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_28
  reg uart_user_ifc_uart_vrRecvBuffer_28;
  wire uart_user_ifc_uart_vrRecvBuffer_28_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_28_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_29
  reg uart_user_ifc_uart_vrRecvBuffer_29;
  wire uart_user_ifc_uart_vrRecvBuffer_29_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_29_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_3
  reg uart_user_ifc_uart_vrRecvBuffer_3;
  wire uart_user_ifc_uart_vrRecvBuffer_3_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_3_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_30
  reg uart_user_ifc_uart_vrRecvBuffer_30;
  wire uart_user_ifc_uart_vrRecvBuffer_30_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_30_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_31
  reg uart_user_ifc_uart_vrRecvBuffer_31;
  wire uart_user_ifc_uart_vrRecvBuffer_31_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_31_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_4
  reg uart_user_ifc_uart_vrRecvBuffer_4;
  wire uart_user_ifc_uart_vrRecvBuffer_4_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_4_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_5
  reg uart_user_ifc_uart_vrRecvBuffer_5;
  wire uart_user_ifc_uart_vrRecvBuffer_5_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_5_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_6
  reg uart_user_ifc_uart_vrRecvBuffer_6;
  wire uart_user_ifc_uart_vrRecvBuffer_6_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_6_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_7
  reg uart_user_ifc_uart_vrRecvBuffer_7;
  wire uart_user_ifc_uart_vrRecvBuffer_7_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_7_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_8
  reg uart_user_ifc_uart_vrRecvBuffer_8;
  wire uart_user_ifc_uart_vrRecvBuffer_8_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_8_EN;

  // register uart_user_ifc_uart_vrRecvBuffer_9
  reg uart_user_ifc_uart_vrRecvBuffer_9;
  wire uart_user_ifc_uart_vrRecvBuffer_9_D_IN,
       uart_user_ifc_uart_vrRecvBuffer_9_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_0
  reg uart_user_ifc_uart_vrXmitBuffer_0;
  wire uart_user_ifc_uart_vrXmitBuffer_0_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_0_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_1
  reg uart_user_ifc_uart_vrXmitBuffer_1;
  wire uart_user_ifc_uart_vrXmitBuffer_1_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_1_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_10
  reg uart_user_ifc_uart_vrXmitBuffer_10;
  wire uart_user_ifc_uart_vrXmitBuffer_10_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_10_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_11
  reg uart_user_ifc_uart_vrXmitBuffer_11;
  wire uart_user_ifc_uart_vrXmitBuffer_11_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_11_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_12
  reg uart_user_ifc_uart_vrXmitBuffer_12;
  wire uart_user_ifc_uart_vrXmitBuffer_12_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_12_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_13
  reg uart_user_ifc_uart_vrXmitBuffer_13;
  wire uart_user_ifc_uart_vrXmitBuffer_13_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_13_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_14
  reg uart_user_ifc_uart_vrXmitBuffer_14;
  wire uart_user_ifc_uart_vrXmitBuffer_14_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_14_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_15
  reg uart_user_ifc_uart_vrXmitBuffer_15;
  wire uart_user_ifc_uart_vrXmitBuffer_15_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_15_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_16
  reg uart_user_ifc_uart_vrXmitBuffer_16;
  wire uart_user_ifc_uart_vrXmitBuffer_16_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_16_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_17
  reg uart_user_ifc_uart_vrXmitBuffer_17;
  wire uart_user_ifc_uart_vrXmitBuffer_17_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_17_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_18
  reg uart_user_ifc_uart_vrXmitBuffer_18;
  wire uart_user_ifc_uart_vrXmitBuffer_18_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_18_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_19
  reg uart_user_ifc_uart_vrXmitBuffer_19;
  wire uart_user_ifc_uart_vrXmitBuffer_19_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_19_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_2
  reg uart_user_ifc_uart_vrXmitBuffer_2;
  wire uart_user_ifc_uart_vrXmitBuffer_2_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_2_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_20
  reg uart_user_ifc_uart_vrXmitBuffer_20;
  wire uart_user_ifc_uart_vrXmitBuffer_20_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_20_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_21
  reg uart_user_ifc_uart_vrXmitBuffer_21;
  wire uart_user_ifc_uart_vrXmitBuffer_21_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_21_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_22
  reg uart_user_ifc_uart_vrXmitBuffer_22;
  wire uart_user_ifc_uart_vrXmitBuffer_22_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_22_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_23
  reg uart_user_ifc_uart_vrXmitBuffer_23;
  wire uart_user_ifc_uart_vrXmitBuffer_23_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_23_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_24
  reg uart_user_ifc_uart_vrXmitBuffer_24;
  wire uart_user_ifc_uart_vrXmitBuffer_24_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_24_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_25
  reg uart_user_ifc_uart_vrXmitBuffer_25;
  wire uart_user_ifc_uart_vrXmitBuffer_25_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_25_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_26
  reg uart_user_ifc_uart_vrXmitBuffer_26;
  wire uart_user_ifc_uart_vrXmitBuffer_26_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_26_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_27
  reg uart_user_ifc_uart_vrXmitBuffer_27;
  wire uart_user_ifc_uart_vrXmitBuffer_27_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_27_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_28
  reg uart_user_ifc_uart_vrXmitBuffer_28;
  wire uart_user_ifc_uart_vrXmitBuffer_28_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_28_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_29
  reg uart_user_ifc_uart_vrXmitBuffer_29;
  wire uart_user_ifc_uart_vrXmitBuffer_29_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_29_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_3
  reg uart_user_ifc_uart_vrXmitBuffer_3;
  wire uart_user_ifc_uart_vrXmitBuffer_3_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_3_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_30
  reg uart_user_ifc_uart_vrXmitBuffer_30;
  wire uart_user_ifc_uart_vrXmitBuffer_30_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_30_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_31
  reg uart_user_ifc_uart_vrXmitBuffer_31;
  wire uart_user_ifc_uart_vrXmitBuffer_31_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_31_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_4
  reg uart_user_ifc_uart_vrXmitBuffer_4;
  wire uart_user_ifc_uart_vrXmitBuffer_4_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_4_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_5
  reg uart_user_ifc_uart_vrXmitBuffer_5;
  wire uart_user_ifc_uart_vrXmitBuffer_5_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_5_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_6
  reg uart_user_ifc_uart_vrXmitBuffer_6;
  wire uart_user_ifc_uart_vrXmitBuffer_6_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_6_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_7
  reg uart_user_ifc_uart_vrXmitBuffer_7;
  wire uart_user_ifc_uart_vrXmitBuffer_7_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_7_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_8
  reg uart_user_ifc_uart_vrXmitBuffer_8;
  wire uart_user_ifc_uart_vrXmitBuffer_8_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_8_EN;

  // register uart_user_ifc_uart_vrXmitBuffer_9
  reg uart_user_ifc_uart_vrXmitBuffer_9;
  wire uart_user_ifc_uart_vrXmitBuffer_9_D_IN,
       uart_user_ifc_uart_vrXmitBuffer_9_EN;

  // ports of submodule bootrom_dut_dmemLSB
  wire [31 : 0] bootrom_dut_dmemLSB_DI, bootrom_dut_dmemLSB_DO;
  wire [12 : 0] bootrom_dut_dmemLSB_ADDR;
  wire bootrom_dut_dmemLSB_EN, bootrom_dut_dmemLSB_WE;

  // ports of submodule bootrom_dut_dmemMSB
  wire [31 : 0] bootrom_dut_dmemMSB_DI, bootrom_dut_dmemMSB_DO;
  wire [12 : 0] bootrom_dut_dmemMSB_ADDR;
  wire bootrom_dut_dmemMSB_EN, bootrom_dut_dmemMSB_WE;

  // ports of submodule bootrom_s_xactor_f_rd_addr
  wire [51 : 0] bootrom_s_xactor_f_rd_addr_D_IN,
		bootrom_s_xactor_f_rd_addr_D_OUT;
  wire bootrom_s_xactor_f_rd_addr_CLR,
       bootrom_s_xactor_f_rd_addr_DEQ,
       bootrom_s_xactor_f_rd_addr_EMPTY_N,
       bootrom_s_xactor_f_rd_addr_ENQ,
       bootrom_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule bootrom_s_xactor_f_rd_data
  wire [70 : 0] bootrom_s_xactor_f_rd_data_D_IN,
		bootrom_s_xactor_f_rd_data_D_OUT;
  wire bootrom_s_xactor_f_rd_data_CLR,
       bootrom_s_xactor_f_rd_data_DEQ,
       bootrom_s_xactor_f_rd_data_EMPTY_N,
       bootrom_s_xactor_f_rd_data_ENQ,
       bootrom_s_xactor_f_rd_data_FULL_N;

  // ports of submodule bootrom_s_xactor_f_wr_addr
  wire [51 : 0] bootrom_s_xactor_f_wr_addr_D_IN,
		bootrom_s_xactor_f_wr_addr_D_OUT;
  wire bootrom_s_xactor_f_wr_addr_CLR,
       bootrom_s_xactor_f_wr_addr_DEQ,
       bootrom_s_xactor_f_wr_addr_EMPTY_N,
       bootrom_s_xactor_f_wr_addr_ENQ,
       bootrom_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule bootrom_s_xactor_f_wr_data
  wire [76 : 0] bootrom_s_xactor_f_wr_data_D_IN,
		bootrom_s_xactor_f_wr_data_D_OUT;
  wire bootrom_s_xactor_f_wr_data_CLR,
       bootrom_s_xactor_f_wr_data_DEQ,
       bootrom_s_xactor_f_wr_data_EMPTY_N,
       bootrom_s_xactor_f_wr_data_ENQ,
       bootrom_s_xactor_f_wr_data_FULL_N;

  // ports of submodule bootrom_s_xactor_f_wr_resp
  wire [5 : 0] bootrom_s_xactor_f_wr_resp_D_IN,
	       bootrom_s_xactor_f_wr_resp_D_OUT;
  wire bootrom_s_xactor_f_wr_resp_CLR,
       bootrom_s_xactor_f_wr_resp_DEQ,
       bootrom_s_xactor_f_wr_resp_EMPTY_N,
       bootrom_s_xactor_f_wr_resp_ENQ,
       bootrom_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule ccore_0
  wire [309 : 0] ccore_0_commitlog;
  wire [63 : 0] ccore_0_master_d_RDATA,
		ccore_0_master_d_WDATA,
		ccore_0_master_i_RDATA,
		ccore_0_master_i_WDATA,
		ccore_0_sb_clint_mtime_put,
		ccore_0_sbread_mv_csr_customcontrol,
		ccore_0_sbread_mv_csr_dcsr,
		ccore_0_sbread_mv_csr_dpc,
		ccore_0_sbread_mv_csr_dscratch0,
		ccore_0_sbread_mv_csr_dscratch1,
		ccore_0_sbread_mv_csr_fcsr,
		ccore_0_sbread_mv_csr_marchid,
		ccore_0_sbread_mv_csr_mcause,
		ccore_0_sbread_mv_csr_mcycle,
		ccore_0_sbread_mv_csr_medeleg,
		ccore_0_sbread_mv_csr_menvcfg,
		ccore_0_sbread_mv_csr_mepc,
		ccore_0_sbread_mv_csr_mhartid,
		ccore_0_sbread_mv_csr_mhpmcounter3,
		ccore_0_sbread_mv_csr_mhpmcounter4,
		ccore_0_sbread_mv_csr_mhpmcounter5,
		ccore_0_sbread_mv_csr_mhpmcounter6,
		ccore_0_sbread_mv_csr_mhpmevent3,
		ccore_0_sbread_mv_csr_mhpmevent4,
		ccore_0_sbread_mv_csr_mhpmevent5,
		ccore_0_sbread_mv_csr_mhpmevent6,
		ccore_0_sbread_mv_csr_mideleg,
		ccore_0_sbread_mv_csr_mie,
		ccore_0_sbread_mv_csr_mimpid,
		ccore_0_sbread_mv_csr_minstret,
		ccore_0_sbread_mv_csr_mip,
		ccore_0_sbread_mv_csr_misa,
		ccore_0_sbread_mv_csr_mscratch,
		ccore_0_sbread_mv_csr_mstatus,
		ccore_0_sbread_mv_csr_mtval,
		ccore_0_sbread_mv_csr_mtvec,
		ccore_0_sbread_mv_csr_pmpcfg0,
		ccore_0_sbread_mv_csr_satp,
		ccore_0_sbread_mv_csr_scause,
		ccore_0_sbread_mv_csr_senvcfg,
		ccore_0_sbread_mv_csr_sepc,
		ccore_0_sbread_mv_csr_sie,
		ccore_0_sbread_mv_csr_sip,
		ccore_0_sbread_mv_csr_sscratch,
		ccore_0_sbread_mv_csr_stval,
		ccore_0_sbread_mv_csr_stvec,
		ccore_0_sbread_mv_csr_time;
  wire [31 : 0] ccore_0_master_d_ARADDR,
		ccore_0_master_d_AWADDR,
		ccore_0_master_i_ARADDR,
		ccore_0_master_i_AWADDR,
		ccore_0_sbread_mv_csr_mcounteren,
		ccore_0_sbread_mv_csr_mcountinhibit,
		ccore_0_sbread_mv_csr_mvendorid,
		ccore_0_sbread_mv_csr_scounteren;
  wire [29 : 0] ccore_0_sbread_mv_csr_pmpaddr0,
		ccore_0_sbread_mv_csr_pmpaddr1,
		ccore_0_sbread_mv_csr_pmpaddr2,
		ccore_0_sbread_mv_csr_pmpaddr3;
  wire [7 : 0] ccore_0_master_d_ARLEN,
	       ccore_0_master_d_AWLEN,
	       ccore_0_master_d_WSTRB,
	       ccore_0_master_i_ARLEN,
	       ccore_0_master_i_AWLEN,
	       ccore_0_master_i_WSTRB;
  wire [4 : 0] ccore_0_sbread_mv_csr_fflags;
  wire [3 : 0] ccore_0_master_d_ARID,
	       ccore_0_master_d_AWID,
	       ccore_0_master_d_BID,
	       ccore_0_master_d_RID,
	       ccore_0_master_d_WID,
	       ccore_0_master_i_ARID,
	       ccore_0_master_i_AWID,
	       ccore_0_master_i_BID,
	       ccore_0_master_i_RID,
	       ccore_0_master_i_WID;
  wire [2 : 0] ccore_0_master_d_ARPROT,
	       ccore_0_master_d_ARSIZE,
	       ccore_0_master_d_AWPROT,
	       ccore_0_master_d_AWSIZE,
	       ccore_0_master_i_ARPROT,
	       ccore_0_master_i_ARSIZE,
	       ccore_0_master_i_AWPROT,
	       ccore_0_master_i_AWSIZE,
	       ccore_0_sbread_mv_csr_frm;
  wire [1 : 0] ccore_0_master_d_ARBURST,
	       ccore_0_master_d_AWBURST,
	       ccore_0_master_d_BRESP,
	       ccore_0_master_d_RRESP,
	       ccore_0_master_i_ARBURST,
	       ccore_0_master_i_AWBURST,
	       ccore_0_master_i_BRESP,
	       ccore_0_master_i_RRESP;
  wire ccore_0_EN_ma_debug_interrupt,
       ccore_0_EN_sb_clint_msip_put,
       ccore_0_EN_sb_clint_mtime_put,
       ccore_0_EN_sb_clint_mtip_put,
       ccore_0_EN_sb_plic_meip,
       ccore_0_EN_sb_plic_seip,
       ccore_0_ma_debug_interrupt__int,
       ccore_0_ma_debugger_available_avail,
       ccore_0_master_d_ARREADY,
       ccore_0_master_d_ARVALID,
       ccore_0_master_d_AWREADY,
       ccore_0_master_d_AWVALID,
       ccore_0_master_d_BREADY,
       ccore_0_master_d_BVALID,
       ccore_0_master_d_RLAST,
       ccore_0_master_d_RREADY,
       ccore_0_master_d_RVALID,
       ccore_0_master_d_WLAST,
       ccore_0_master_d_WREADY,
       ccore_0_master_d_WVALID,
       ccore_0_master_i_ARREADY,
       ccore_0_master_i_ARVALID,
       ccore_0_master_i_AWREADY,
       ccore_0_master_i_AWVALID,
       ccore_0_master_i_BREADY,
       ccore_0_master_i_BVALID,
       ccore_0_master_i_RLAST,
       ccore_0_master_i_RREADY,
       ccore_0_master_i_RVALID,
       ccore_0_master_i_WLAST,
       ccore_0_master_i_WREADY,
       ccore_0_master_i_WVALID,
       ccore_0_mv_core_debugenable,
       ccore_0_mv_core_is_reset,
       ccore_0_mv_stop_timer,
       ccore_0_sb_clint_msip_put,
       ccore_0_sb_clint_mtip_put,
       ccore_0_sb_plic_meip_ex_i,
       ccore_0_sb_plic_seip_ex_i;

  // ports of submodule clint_s_xactor_f_rd_addr
  wire [51 : 0] clint_s_xactor_f_rd_addr_D_IN, clint_s_xactor_f_rd_addr_D_OUT;
  wire clint_s_xactor_f_rd_addr_CLR,
       clint_s_xactor_f_rd_addr_DEQ,
       clint_s_xactor_f_rd_addr_EMPTY_N,
       clint_s_xactor_f_rd_addr_ENQ,
       clint_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule clint_s_xactor_f_rd_data
  wire [70 : 0] clint_s_xactor_f_rd_data_D_IN, clint_s_xactor_f_rd_data_D_OUT;
  wire clint_s_xactor_f_rd_data_CLR,
       clint_s_xactor_f_rd_data_DEQ,
       clint_s_xactor_f_rd_data_EMPTY_N,
       clint_s_xactor_f_rd_data_ENQ,
       clint_s_xactor_f_rd_data_FULL_N;

  // ports of submodule clint_s_xactor_f_wr_addr
  wire [51 : 0] clint_s_xactor_f_wr_addr_D_IN, clint_s_xactor_f_wr_addr_D_OUT;
  wire clint_s_xactor_f_wr_addr_CLR,
       clint_s_xactor_f_wr_addr_DEQ,
       clint_s_xactor_f_wr_addr_EMPTY_N,
       clint_s_xactor_f_wr_addr_ENQ,
       clint_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule clint_s_xactor_f_wr_data
  wire [76 : 0] clint_s_xactor_f_wr_data_D_IN, clint_s_xactor_f_wr_data_D_OUT;
  wire clint_s_xactor_f_wr_data_CLR,
       clint_s_xactor_f_wr_data_DEQ,
       clint_s_xactor_f_wr_data_EMPTY_N,
       clint_s_xactor_f_wr_data_ENQ,
       clint_s_xactor_f_wr_data_FULL_N;

  // ports of submodule clint_s_xactor_f_wr_resp
  wire [5 : 0] clint_s_xactor_f_wr_resp_D_IN, clint_s_xactor_f_wr_resp_D_OUT;
  wire clint_s_xactor_f_wr_resp_CLR,
       clint_s_xactor_f_wr_resp_DEQ,
       clint_s_xactor_f_wr_resp_EMPTY_N,
       clint_s_xactor_f_wr_resp_ENQ,
       clint_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule core_reset_0
  wire core_reset_0_RST_OUT;

  // ports of submodule err_slave_s_xactor_f_rd_addr
  wire [51 : 0] err_slave_s_xactor_f_rd_addr_D_IN,
		err_slave_s_xactor_f_rd_addr_D_OUT;
  wire err_slave_s_xactor_f_rd_addr_CLR,
       err_slave_s_xactor_f_rd_addr_DEQ,
       err_slave_s_xactor_f_rd_addr_EMPTY_N,
       err_slave_s_xactor_f_rd_addr_ENQ,
       err_slave_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule err_slave_s_xactor_f_rd_data
  wire [70 : 0] err_slave_s_xactor_f_rd_data_D_IN,
		err_slave_s_xactor_f_rd_data_D_OUT;
  wire err_slave_s_xactor_f_rd_data_CLR,
       err_slave_s_xactor_f_rd_data_DEQ,
       err_slave_s_xactor_f_rd_data_EMPTY_N,
       err_slave_s_xactor_f_rd_data_ENQ,
       err_slave_s_xactor_f_rd_data_FULL_N;

  // ports of submodule err_slave_s_xactor_f_wr_addr
  wire [51 : 0] err_slave_s_xactor_f_wr_addr_D_IN;
  wire err_slave_s_xactor_f_wr_addr_CLR,
       err_slave_s_xactor_f_wr_addr_DEQ,
       err_slave_s_xactor_f_wr_addr_EMPTY_N,
       err_slave_s_xactor_f_wr_addr_ENQ,
       err_slave_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule err_slave_s_xactor_f_wr_data
  wire [76 : 0] err_slave_s_xactor_f_wr_data_D_IN,
		err_slave_s_xactor_f_wr_data_D_OUT;
  wire err_slave_s_xactor_f_wr_data_CLR,
       err_slave_s_xactor_f_wr_data_DEQ,
       err_slave_s_xactor_f_wr_data_EMPTY_N,
       err_slave_s_xactor_f_wr_data_ENQ,
       err_slave_s_xactor_f_wr_data_FULL_N;

  // ports of submodule err_slave_s_xactor_f_wr_resp
  wire [5 : 0] err_slave_s_xactor_f_wr_resp_D_IN,
	       err_slave_s_xactor_f_wr_resp_D_OUT;
  wire err_slave_s_xactor_f_wr_resp_CLR,
       err_slave_s_xactor_f_wr_resp_DEQ,
       err_slave_s_xactor_f_wr_resp_EMPTY_N,
       err_slave_s_xactor_f_wr_resp_ENQ,
       err_slave_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule fabric_v_f_rd_err_user_0
  wire fabric_v_f_rd_err_user_0_CLR,
       fabric_v_f_rd_err_user_0_DEQ,
       fabric_v_f_rd_err_user_0_ENQ;

  // ports of submodule fabric_v_f_rd_err_user_1
  wire fabric_v_f_rd_err_user_1_CLR,
       fabric_v_f_rd_err_user_1_DEQ,
       fabric_v_f_rd_err_user_1_ENQ;

  // ports of submodule fabric_v_f_rd_err_user_2
  wire fabric_v_f_rd_err_user_2_CLR,
       fabric_v_f_rd_err_user_2_DEQ,
       fabric_v_f_rd_err_user_2_ENQ;

  // ports of submodule fabric_v_f_rd_err_user_3
  wire fabric_v_f_rd_err_user_3_CLR,
       fabric_v_f_rd_err_user_3_DEQ,
       fabric_v_f_rd_err_user_3_ENQ;

  // ports of submodule fabric_v_f_rd_mis_0
  reg [2 : 0] fabric_v_f_rd_mis_0_D_IN;
  wire [2 : 0] fabric_v_f_rd_mis_0_D_OUT;
  wire fabric_v_f_rd_mis_0_CLR,
       fabric_v_f_rd_mis_0_DEQ,
       fabric_v_f_rd_mis_0_EMPTY_N,
       fabric_v_f_rd_mis_0_ENQ,
       fabric_v_f_rd_mis_0_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_1
  reg [2 : 0] fabric_v_f_rd_mis_1_D_IN;
  wire [2 : 0] fabric_v_f_rd_mis_1_D_OUT;
  wire fabric_v_f_rd_mis_1_CLR,
       fabric_v_f_rd_mis_1_DEQ,
       fabric_v_f_rd_mis_1_EMPTY_N,
       fabric_v_f_rd_mis_1_ENQ,
       fabric_v_f_rd_mis_1_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_2
  reg [2 : 0] fabric_v_f_rd_mis_2_D_IN;
  wire [2 : 0] fabric_v_f_rd_mis_2_D_OUT;
  wire fabric_v_f_rd_mis_2_CLR,
       fabric_v_f_rd_mis_2_DEQ,
       fabric_v_f_rd_mis_2_EMPTY_N,
       fabric_v_f_rd_mis_2_ENQ,
       fabric_v_f_rd_mis_2_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_3
  reg [2 : 0] fabric_v_f_rd_mis_3_D_IN;
  wire [2 : 0] fabric_v_f_rd_mis_3_D_OUT;
  wire fabric_v_f_rd_mis_3_CLR,
       fabric_v_f_rd_mis_3_DEQ,
       fabric_v_f_rd_mis_3_EMPTY_N,
       fabric_v_f_rd_mis_3_ENQ,
       fabric_v_f_rd_mis_3_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_4
  reg [2 : 0] fabric_v_f_rd_mis_4_D_IN;
  wire [2 : 0] fabric_v_f_rd_mis_4_D_OUT;
  wire fabric_v_f_rd_mis_4_CLR,
       fabric_v_f_rd_mis_4_DEQ,
       fabric_v_f_rd_mis_4_EMPTY_N,
       fabric_v_f_rd_mis_4_ENQ,
       fabric_v_f_rd_mis_4_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_5
  reg [2 : 0] fabric_v_f_rd_mis_5_D_IN;
  wire [2 : 0] fabric_v_f_rd_mis_5_D_OUT;
  wire fabric_v_f_rd_mis_5_CLR,
       fabric_v_f_rd_mis_5_DEQ,
       fabric_v_f_rd_mis_5_EMPTY_N,
       fabric_v_f_rd_mis_5_ENQ,
       fabric_v_f_rd_mis_5_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_6
  reg [2 : 0] fabric_v_f_rd_mis_6_D_IN;
  wire [2 : 0] fabric_v_f_rd_mis_6_D_OUT;
  wire fabric_v_f_rd_mis_6_CLR,
       fabric_v_f_rd_mis_6_DEQ,
       fabric_v_f_rd_mis_6_EMPTY_N,
       fabric_v_f_rd_mis_6_ENQ,
       fabric_v_f_rd_mis_6_FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_0
  reg [2 : 0] fabric_v_f_rd_sjs_0_D_IN;
  wire [2 : 0] fabric_v_f_rd_sjs_0_D_OUT;
  wire fabric_v_f_rd_sjs_0_CLR,
       fabric_v_f_rd_sjs_0_DEQ,
       fabric_v_f_rd_sjs_0_EMPTY_N,
       fabric_v_f_rd_sjs_0_ENQ,
       fabric_v_f_rd_sjs_0_FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_1
  reg [2 : 0] fabric_v_f_rd_sjs_1_D_IN;
  wire [2 : 0] fabric_v_f_rd_sjs_1_D_OUT;
  wire fabric_v_f_rd_sjs_1_CLR,
       fabric_v_f_rd_sjs_1_DEQ,
       fabric_v_f_rd_sjs_1_EMPTY_N,
       fabric_v_f_rd_sjs_1_ENQ,
       fabric_v_f_rd_sjs_1_FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_2
  reg [2 : 0] fabric_v_f_rd_sjs_2_D_IN;
  wire [2 : 0] fabric_v_f_rd_sjs_2_D_OUT;
  wire fabric_v_f_rd_sjs_2_CLR,
       fabric_v_f_rd_sjs_2_DEQ,
       fabric_v_f_rd_sjs_2_EMPTY_N,
       fabric_v_f_rd_sjs_2_ENQ,
       fabric_v_f_rd_sjs_2_FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_3
  reg [2 : 0] fabric_v_f_rd_sjs_3_D_IN;
  wire [2 : 0] fabric_v_f_rd_sjs_3_D_OUT;
  wire fabric_v_f_rd_sjs_3_CLR,
       fabric_v_f_rd_sjs_3_DEQ,
       fabric_v_f_rd_sjs_3_EMPTY_N,
       fabric_v_f_rd_sjs_3_ENQ,
       fabric_v_f_rd_sjs_3_FULL_N;

  // ports of submodule fabric_v_f_wr_err_user_0
  wire fabric_v_f_wr_err_user_0_CLR,
       fabric_v_f_wr_err_user_0_DEQ,
       fabric_v_f_wr_err_user_0_ENQ;

  // ports of submodule fabric_v_f_wr_err_user_1
  wire fabric_v_f_wr_err_user_1_CLR,
       fabric_v_f_wr_err_user_1_DEQ,
       fabric_v_f_wr_err_user_1_ENQ;

  // ports of submodule fabric_v_f_wr_err_user_2
  wire fabric_v_f_wr_err_user_2_CLR,
       fabric_v_f_wr_err_user_2_DEQ,
       fabric_v_f_wr_err_user_2_ENQ;

  // ports of submodule fabric_v_f_wr_err_user_3
  wire fabric_v_f_wr_err_user_3_CLR,
       fabric_v_f_wr_err_user_3_DEQ,
       fabric_v_f_wr_err_user_3_ENQ;

  // ports of submodule fabric_v_f_wr_mis_0
  reg [2 : 0] fabric_v_f_wr_mis_0_D_IN;
  wire [2 : 0] fabric_v_f_wr_mis_0_D_OUT;
  wire fabric_v_f_wr_mis_0_CLR,
       fabric_v_f_wr_mis_0_DEQ,
       fabric_v_f_wr_mis_0_EMPTY_N,
       fabric_v_f_wr_mis_0_ENQ,
       fabric_v_f_wr_mis_0_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_1
  reg [2 : 0] fabric_v_f_wr_mis_1_D_IN;
  wire [2 : 0] fabric_v_f_wr_mis_1_D_OUT;
  wire fabric_v_f_wr_mis_1_CLR,
       fabric_v_f_wr_mis_1_DEQ,
       fabric_v_f_wr_mis_1_EMPTY_N,
       fabric_v_f_wr_mis_1_ENQ,
       fabric_v_f_wr_mis_1_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_2
  reg [2 : 0] fabric_v_f_wr_mis_2_D_IN;
  wire [2 : 0] fabric_v_f_wr_mis_2_D_OUT;
  wire fabric_v_f_wr_mis_2_CLR,
       fabric_v_f_wr_mis_2_DEQ,
       fabric_v_f_wr_mis_2_EMPTY_N,
       fabric_v_f_wr_mis_2_ENQ,
       fabric_v_f_wr_mis_2_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_3
  reg [2 : 0] fabric_v_f_wr_mis_3_D_IN;
  wire [2 : 0] fabric_v_f_wr_mis_3_D_OUT;
  wire fabric_v_f_wr_mis_3_CLR,
       fabric_v_f_wr_mis_3_DEQ,
       fabric_v_f_wr_mis_3_EMPTY_N,
       fabric_v_f_wr_mis_3_ENQ,
       fabric_v_f_wr_mis_3_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_4
  reg [2 : 0] fabric_v_f_wr_mis_4_D_IN;
  wire [2 : 0] fabric_v_f_wr_mis_4_D_OUT;
  wire fabric_v_f_wr_mis_4_CLR,
       fabric_v_f_wr_mis_4_DEQ,
       fabric_v_f_wr_mis_4_EMPTY_N,
       fabric_v_f_wr_mis_4_ENQ,
       fabric_v_f_wr_mis_4_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_5
  reg [2 : 0] fabric_v_f_wr_mis_5_D_IN;
  wire [2 : 0] fabric_v_f_wr_mis_5_D_OUT;
  wire fabric_v_f_wr_mis_5_CLR,
       fabric_v_f_wr_mis_5_DEQ,
       fabric_v_f_wr_mis_5_EMPTY_N,
       fabric_v_f_wr_mis_5_ENQ,
       fabric_v_f_wr_mis_5_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_6
  reg [2 : 0] fabric_v_f_wr_mis_6_D_IN;
  wire [2 : 0] fabric_v_f_wr_mis_6_D_OUT;
  wire fabric_v_f_wr_mis_6_CLR,
       fabric_v_f_wr_mis_6_DEQ,
       fabric_v_f_wr_mis_6_EMPTY_N,
       fabric_v_f_wr_mis_6_ENQ,
       fabric_v_f_wr_mis_6_FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_0
  reg [2 : 0] fabric_v_f_wr_sjs_0_D_IN;
  wire [2 : 0] fabric_v_f_wr_sjs_0_D_OUT;
  wire fabric_v_f_wr_sjs_0_CLR,
       fabric_v_f_wr_sjs_0_DEQ,
       fabric_v_f_wr_sjs_0_EMPTY_N,
       fabric_v_f_wr_sjs_0_ENQ,
       fabric_v_f_wr_sjs_0_FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_1
  reg [2 : 0] fabric_v_f_wr_sjs_1_D_IN;
  wire [2 : 0] fabric_v_f_wr_sjs_1_D_OUT;
  wire fabric_v_f_wr_sjs_1_CLR,
       fabric_v_f_wr_sjs_1_DEQ,
       fabric_v_f_wr_sjs_1_EMPTY_N,
       fabric_v_f_wr_sjs_1_ENQ,
       fabric_v_f_wr_sjs_1_FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_2
  reg [2 : 0] fabric_v_f_wr_sjs_2_D_IN;
  wire [2 : 0] fabric_v_f_wr_sjs_2_D_OUT;
  wire fabric_v_f_wr_sjs_2_CLR,
       fabric_v_f_wr_sjs_2_DEQ,
       fabric_v_f_wr_sjs_2_EMPTY_N,
       fabric_v_f_wr_sjs_2_ENQ,
       fabric_v_f_wr_sjs_2_FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_3
  reg [2 : 0] fabric_v_f_wr_sjs_3_D_IN;
  wire [2 : 0] fabric_v_f_wr_sjs_3_D_OUT;
  wire fabric_v_f_wr_sjs_3_CLR,
       fabric_v_f_wr_sjs_3_DEQ,
       fabric_v_f_wr_sjs_3_EMPTY_N,
       fabric_v_f_wr_sjs_3_ENQ,
       fabric_v_f_wr_sjs_3_FULL_N;

  // ports of submodule fabric_v_f_wrd_err_user_0
  wire fabric_v_f_wrd_err_user_0_CLR,
       fabric_v_f_wrd_err_user_0_DEQ,
       fabric_v_f_wrd_err_user_0_ENQ;

  // ports of submodule fabric_v_f_wrd_err_user_1
  wire fabric_v_f_wrd_err_user_1_CLR,
       fabric_v_f_wrd_err_user_1_DEQ,
       fabric_v_f_wrd_err_user_1_ENQ;

  // ports of submodule fabric_v_f_wrd_err_user_2
  wire fabric_v_f_wrd_err_user_2_CLR,
       fabric_v_f_wrd_err_user_2_DEQ,
       fabric_v_f_wrd_err_user_2_ENQ;

  // ports of submodule fabric_v_f_wrd_err_user_3
  wire fabric_v_f_wrd_err_user_3_CLR,
       fabric_v_f_wrd_err_user_3_DEQ,
       fabric_v_f_wrd_err_user_3_ENQ;

  // ports of submodule fabric_v_f_wrd_mis_0
  reg [2 : 0] fabric_v_f_wrd_mis_0_D_IN;
  wire [2 : 0] fabric_v_f_wrd_mis_0_D_OUT;
  wire fabric_v_f_wrd_mis_0_CLR,
       fabric_v_f_wrd_mis_0_DEQ,
       fabric_v_f_wrd_mis_0_EMPTY_N,
       fabric_v_f_wrd_mis_0_ENQ,
       fabric_v_f_wrd_mis_0_FULL_N;

  // ports of submodule fabric_v_f_wrd_mis_1
  reg [2 : 0] fabric_v_f_wrd_mis_1_D_IN;
  wire [2 : 0] fabric_v_f_wrd_mis_1_D_OUT;
  wire fabric_v_f_wrd_mis_1_CLR,
       fabric_v_f_wrd_mis_1_DEQ,
       fabric_v_f_wrd_mis_1_EMPTY_N,
       fabric_v_f_wrd_mis_1_ENQ,
       fabric_v_f_wrd_mis_1_FULL_N;

  // ports of submodule fabric_v_f_wrd_mis_2
  reg [2 : 0] fabric_v_f_wrd_mis_2_D_IN;
  wire [2 : 0] fabric_v_f_wrd_mis_2_D_OUT;
  wire fabric_v_f_wrd_mis_2_CLR,
       fabric_v_f_wrd_mis_2_DEQ,
       fabric_v_f_wrd_mis_2_EMPTY_N,
       fabric_v_f_wrd_mis_2_ENQ,
       fabric_v_f_wrd_mis_2_FULL_N;

  // ports of submodule fabric_v_f_wrd_mis_3
  reg [2 : 0] fabric_v_f_wrd_mis_3_D_IN;
  wire [2 : 0] fabric_v_f_wrd_mis_3_D_OUT;
  wire fabric_v_f_wrd_mis_3_CLR,
       fabric_v_f_wrd_mis_3_DEQ,
       fabric_v_f_wrd_mis_3_EMPTY_N,
       fabric_v_f_wrd_mis_3_ENQ,
       fabric_v_f_wrd_mis_3_FULL_N;

  // ports of submodule fabric_v_f_wrd_mis_4
  reg [2 : 0] fabric_v_f_wrd_mis_4_D_IN;
  wire [2 : 0] fabric_v_f_wrd_mis_4_D_OUT;
  wire fabric_v_f_wrd_mis_4_CLR,
       fabric_v_f_wrd_mis_4_DEQ,
       fabric_v_f_wrd_mis_4_EMPTY_N,
       fabric_v_f_wrd_mis_4_ENQ,
       fabric_v_f_wrd_mis_4_FULL_N;

  // ports of submodule fabric_v_f_wrd_mis_5
  reg [2 : 0] fabric_v_f_wrd_mis_5_D_IN;
  wire [2 : 0] fabric_v_f_wrd_mis_5_D_OUT;
  wire fabric_v_f_wrd_mis_5_CLR,
       fabric_v_f_wrd_mis_5_DEQ,
       fabric_v_f_wrd_mis_5_EMPTY_N,
       fabric_v_f_wrd_mis_5_ENQ,
       fabric_v_f_wrd_mis_5_FULL_N;

  // ports of submodule fabric_v_f_wrd_mis_6
  reg [2 : 0] fabric_v_f_wrd_mis_6_D_IN;
  wire [2 : 0] fabric_v_f_wrd_mis_6_D_OUT;
  wire fabric_v_f_wrd_mis_6_CLR,
       fabric_v_f_wrd_mis_6_DEQ,
       fabric_v_f_wrd_mis_6_EMPTY_N,
       fabric_v_f_wrd_mis_6_ENQ,
       fabric_v_f_wrd_mis_6_FULL_N;

  // ports of submodule fabric_v_f_wrd_sjs_0
  reg [2 : 0] fabric_v_f_wrd_sjs_0_D_IN;
  wire [2 : 0] fabric_v_f_wrd_sjs_0_D_OUT;
  wire fabric_v_f_wrd_sjs_0_CLR,
       fabric_v_f_wrd_sjs_0_DEQ,
       fabric_v_f_wrd_sjs_0_EMPTY_N,
       fabric_v_f_wrd_sjs_0_ENQ,
       fabric_v_f_wrd_sjs_0_FULL_N;

  // ports of submodule fabric_v_f_wrd_sjs_1
  reg [2 : 0] fabric_v_f_wrd_sjs_1_D_IN;
  wire [2 : 0] fabric_v_f_wrd_sjs_1_D_OUT;
  wire fabric_v_f_wrd_sjs_1_CLR,
       fabric_v_f_wrd_sjs_1_DEQ,
       fabric_v_f_wrd_sjs_1_EMPTY_N,
       fabric_v_f_wrd_sjs_1_ENQ,
       fabric_v_f_wrd_sjs_1_FULL_N;

  // ports of submodule fabric_v_f_wrd_sjs_2
  reg [2 : 0] fabric_v_f_wrd_sjs_2_D_IN;
  wire [2 : 0] fabric_v_f_wrd_sjs_2_D_OUT;
  wire fabric_v_f_wrd_sjs_2_CLR,
       fabric_v_f_wrd_sjs_2_DEQ,
       fabric_v_f_wrd_sjs_2_EMPTY_N,
       fabric_v_f_wrd_sjs_2_ENQ,
       fabric_v_f_wrd_sjs_2_FULL_N;

  // ports of submodule fabric_v_f_wrd_sjs_3
  reg [2 : 0] fabric_v_f_wrd_sjs_3_D_IN;
  wire [2 : 0] fabric_v_f_wrd_sjs_3_D_OUT;
  wire fabric_v_f_wrd_sjs_3_CLR,
       fabric_v_f_wrd_sjs_3_DEQ,
       fabric_v_f_wrd_sjs_3_EMPTY_N,
       fabric_v_f_wrd_sjs_3_ENQ,
       fabric_v_f_wrd_sjs_3_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_rd_addr
  wire [51 : 0] fabric_xactors_from_masters_0_f_rd_addr_D_IN,
		fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
  wire fabric_xactors_from_masters_0_f_rd_addr_CLR,
       fabric_xactors_from_masters_0_f_rd_addr_DEQ,
       fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N,
       fabric_xactors_from_masters_0_f_rd_addr_ENQ,
       fabric_xactors_from_masters_0_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_rd_data
  reg [70 : 0] fabric_xactors_from_masters_0_f_rd_data_D_IN;
  wire [70 : 0] fabric_xactors_from_masters_0_f_rd_data_D_OUT;
  wire fabric_xactors_from_masters_0_f_rd_data_CLR,
       fabric_xactors_from_masters_0_f_rd_data_DEQ,
       fabric_xactors_from_masters_0_f_rd_data_EMPTY_N,
       fabric_xactors_from_masters_0_f_rd_data_ENQ,
       fabric_xactors_from_masters_0_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_addr
  wire [51 : 0] fabric_xactors_from_masters_0_f_wr_addr_D_IN,
		fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_addr_CLR,
       fabric_xactors_from_masters_0_f_wr_addr_DEQ,
       fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_addr_ENQ,
       fabric_xactors_from_masters_0_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_data
  wire [76 : 0] fabric_xactors_from_masters_0_f_wr_data_D_IN,
		fabric_xactors_from_masters_0_f_wr_data_D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_data_CLR,
       fabric_xactors_from_masters_0_f_wr_data_DEQ,
       fabric_xactors_from_masters_0_f_wr_data_EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_data_ENQ,
       fabric_xactors_from_masters_0_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_resp
  reg [5 : 0] fabric_xactors_from_masters_0_f_wr_resp_D_IN;
  wire [5 : 0] fabric_xactors_from_masters_0_f_wr_resp_D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_resp_CLR,
       fabric_xactors_from_masters_0_f_wr_resp_DEQ,
       fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_resp_ENQ,
       fabric_xactors_from_masters_0_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_rd_addr
  wire [51 : 0] fabric_xactors_from_masters_1_f_rd_addr_D_IN,
		fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
  wire fabric_xactors_from_masters_1_f_rd_addr_CLR,
       fabric_xactors_from_masters_1_f_rd_addr_DEQ,
       fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N,
       fabric_xactors_from_masters_1_f_rd_addr_ENQ,
       fabric_xactors_from_masters_1_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_rd_data
  reg [70 : 0] fabric_xactors_from_masters_1_f_rd_data_D_IN;
  wire [70 : 0] fabric_xactors_from_masters_1_f_rd_data_D_OUT;
  wire fabric_xactors_from_masters_1_f_rd_data_CLR,
       fabric_xactors_from_masters_1_f_rd_data_DEQ,
       fabric_xactors_from_masters_1_f_rd_data_EMPTY_N,
       fabric_xactors_from_masters_1_f_rd_data_ENQ,
       fabric_xactors_from_masters_1_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_addr
  wire [51 : 0] fabric_xactors_from_masters_1_f_wr_addr_D_IN,
		fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_addr_CLR,
       fabric_xactors_from_masters_1_f_wr_addr_DEQ,
       fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_addr_ENQ,
       fabric_xactors_from_masters_1_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_data
  wire [76 : 0] fabric_xactors_from_masters_1_f_wr_data_D_IN,
		fabric_xactors_from_masters_1_f_wr_data_D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_data_CLR,
       fabric_xactors_from_masters_1_f_wr_data_DEQ,
       fabric_xactors_from_masters_1_f_wr_data_EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_data_ENQ,
       fabric_xactors_from_masters_1_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_resp
  reg [5 : 0] fabric_xactors_from_masters_1_f_wr_resp_D_IN;
  wire [5 : 0] fabric_xactors_from_masters_1_f_wr_resp_D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_resp_CLR,
       fabric_xactors_from_masters_1_f_wr_resp_DEQ,
       fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_resp_ENQ,
       fabric_xactors_from_masters_1_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_rd_addr
  wire [51 : 0] fabric_xactors_from_masters_2_f_rd_addr_D_IN,
		fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
  wire fabric_xactors_from_masters_2_f_rd_addr_CLR,
       fabric_xactors_from_masters_2_f_rd_addr_DEQ,
       fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N,
       fabric_xactors_from_masters_2_f_rd_addr_ENQ,
       fabric_xactors_from_masters_2_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_rd_data
  reg [70 : 0] fabric_xactors_from_masters_2_f_rd_data_D_IN;
  wire [70 : 0] fabric_xactors_from_masters_2_f_rd_data_D_OUT;
  wire fabric_xactors_from_masters_2_f_rd_data_CLR,
       fabric_xactors_from_masters_2_f_rd_data_DEQ,
       fabric_xactors_from_masters_2_f_rd_data_EMPTY_N,
       fabric_xactors_from_masters_2_f_rd_data_ENQ,
       fabric_xactors_from_masters_2_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_addr
  wire [51 : 0] fabric_xactors_from_masters_2_f_wr_addr_D_IN,
		fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_addr_CLR,
       fabric_xactors_from_masters_2_f_wr_addr_DEQ,
       fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_addr_ENQ,
       fabric_xactors_from_masters_2_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_data
  wire [76 : 0] fabric_xactors_from_masters_2_f_wr_data_D_IN,
		fabric_xactors_from_masters_2_f_wr_data_D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_data_CLR,
       fabric_xactors_from_masters_2_f_wr_data_DEQ,
       fabric_xactors_from_masters_2_f_wr_data_EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_data_ENQ,
       fabric_xactors_from_masters_2_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_resp
  reg [5 : 0] fabric_xactors_from_masters_2_f_wr_resp_D_IN;
  wire [5 : 0] fabric_xactors_from_masters_2_f_wr_resp_D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_resp_CLR,
       fabric_xactors_from_masters_2_f_wr_resp_DEQ,
       fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_resp_ENQ,
       fabric_xactors_from_masters_2_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_from_masters_3_f_rd_addr
  wire [51 : 0] fabric_xactors_from_masters_3_f_rd_addr_D_IN,
		fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
  wire fabric_xactors_from_masters_3_f_rd_addr_CLR,
       fabric_xactors_from_masters_3_f_rd_addr_DEQ,
       fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N,
       fabric_xactors_from_masters_3_f_rd_addr_ENQ,
       fabric_xactors_from_masters_3_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_3_f_rd_data
  reg [70 : 0] fabric_xactors_from_masters_3_f_rd_data_D_IN;
  wire [70 : 0] fabric_xactors_from_masters_3_f_rd_data_D_OUT;
  wire fabric_xactors_from_masters_3_f_rd_data_CLR,
       fabric_xactors_from_masters_3_f_rd_data_DEQ,
       fabric_xactors_from_masters_3_f_rd_data_EMPTY_N,
       fabric_xactors_from_masters_3_f_rd_data_ENQ,
       fabric_xactors_from_masters_3_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_3_f_wr_addr
  wire [51 : 0] fabric_xactors_from_masters_3_f_wr_addr_D_IN,
		fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
  wire fabric_xactors_from_masters_3_f_wr_addr_CLR,
       fabric_xactors_from_masters_3_f_wr_addr_DEQ,
       fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N,
       fabric_xactors_from_masters_3_f_wr_addr_ENQ,
       fabric_xactors_from_masters_3_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_3_f_wr_data
  wire [76 : 0] fabric_xactors_from_masters_3_f_wr_data_D_IN,
		fabric_xactors_from_masters_3_f_wr_data_D_OUT;
  wire fabric_xactors_from_masters_3_f_wr_data_CLR,
       fabric_xactors_from_masters_3_f_wr_data_DEQ,
       fabric_xactors_from_masters_3_f_wr_data_EMPTY_N,
       fabric_xactors_from_masters_3_f_wr_data_ENQ,
       fabric_xactors_from_masters_3_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_3_f_wr_resp
  reg [5 : 0] fabric_xactors_from_masters_3_f_wr_resp_D_IN;
  wire [5 : 0] fabric_xactors_from_masters_3_f_wr_resp_D_OUT;
  wire fabric_xactors_from_masters_3_f_wr_resp_CLR,
       fabric_xactors_from_masters_3_f_wr_resp_DEQ,
       fabric_xactors_from_masters_3_f_wr_resp_EMPTY_N,
       fabric_xactors_from_masters_3_f_wr_resp_ENQ,
       fabric_xactors_from_masters_3_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_rd_addr
  reg [51 : 0] fabric_xactors_to_slaves_0_f_rd_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_0_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_0_f_rd_addr_CLR,
       fabric_xactors_to_slaves_0_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_0_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_0_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_rd_data
  wire [70 : 0] fabric_xactors_to_slaves_0_f_rd_data_D_IN,
		fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_0_f_rd_data_CLR,
       fabric_xactors_to_slaves_0_f_rd_data_DEQ,
       fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_0_f_rd_data_ENQ,
       fabric_xactors_to_slaves_0_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_addr
  reg [51 : 0] fabric_xactors_to_slaves_0_f_wr_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_0_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_addr_CLR,
       fabric_xactors_to_slaves_0_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_0_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_data
  reg [76 : 0] fabric_xactors_to_slaves_0_f_wr_data_D_IN;
  wire [76 : 0] fabric_xactors_to_slaves_0_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_data_CLR,
       fabric_xactors_to_slaves_0_f_wr_data_DEQ,
       fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_data_ENQ,
       fabric_xactors_to_slaves_0_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_resp
  wire [5 : 0] fabric_xactors_to_slaves_0_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_resp_CLR,
       fabric_xactors_to_slaves_0_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_0_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_rd_addr
  reg [51 : 0] fabric_xactors_to_slaves_1_f_rd_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_1_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_1_f_rd_addr_CLR,
       fabric_xactors_to_slaves_1_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_1_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_1_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_rd_data
  wire [70 : 0] fabric_xactors_to_slaves_1_f_rd_data_D_IN,
		fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_1_f_rd_data_CLR,
       fabric_xactors_to_slaves_1_f_rd_data_DEQ,
       fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_1_f_rd_data_ENQ,
       fabric_xactors_to_slaves_1_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_addr
  reg [51 : 0] fabric_xactors_to_slaves_1_f_wr_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_1_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_addr_CLR,
       fabric_xactors_to_slaves_1_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_1_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_data
  reg [76 : 0] fabric_xactors_to_slaves_1_f_wr_data_D_IN;
  wire [76 : 0] fabric_xactors_to_slaves_1_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_data_CLR,
       fabric_xactors_to_slaves_1_f_wr_data_DEQ,
       fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_data_ENQ,
       fabric_xactors_to_slaves_1_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_resp
  wire [5 : 0] fabric_xactors_to_slaves_1_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_resp_CLR,
       fabric_xactors_to_slaves_1_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_1_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_rd_addr
  reg [51 : 0] fabric_xactors_to_slaves_2_f_rd_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_2_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_2_f_rd_addr_CLR,
       fabric_xactors_to_slaves_2_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_2_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_2_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_rd_data
  wire [70 : 0] fabric_xactors_to_slaves_2_f_rd_data_D_IN,
		fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_2_f_rd_data_CLR,
       fabric_xactors_to_slaves_2_f_rd_data_DEQ,
       fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_2_f_rd_data_ENQ,
       fabric_xactors_to_slaves_2_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_addr
  reg [51 : 0] fabric_xactors_to_slaves_2_f_wr_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_2_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_addr_CLR,
       fabric_xactors_to_slaves_2_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_2_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_data
  reg [76 : 0] fabric_xactors_to_slaves_2_f_wr_data_D_IN;
  wire [76 : 0] fabric_xactors_to_slaves_2_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_data_CLR,
       fabric_xactors_to_slaves_2_f_wr_data_DEQ,
       fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_data_ENQ,
       fabric_xactors_to_slaves_2_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_resp
  wire [5 : 0] fabric_xactors_to_slaves_2_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_resp_CLR,
       fabric_xactors_to_slaves_2_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_2_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_rd_addr
  reg [51 : 0] fabric_xactors_to_slaves_3_f_rd_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_3_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_3_f_rd_addr_CLR,
       fabric_xactors_to_slaves_3_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_3_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_3_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_3_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_rd_data
  wire [70 : 0] fabric_xactors_to_slaves_3_f_rd_data_D_IN,
		fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_3_f_rd_data_CLR,
       fabric_xactors_to_slaves_3_f_rd_data_DEQ,
       fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_3_f_rd_data_ENQ,
       fabric_xactors_to_slaves_3_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_addr
  reg [51 : 0] fabric_xactors_to_slaves_3_f_wr_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_3_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_3_f_wr_addr_CLR,
       fabric_xactors_to_slaves_3_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_3_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_3_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_3_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_data
  reg [76 : 0] fabric_xactors_to_slaves_3_f_wr_data_D_IN;
  wire [76 : 0] fabric_xactors_to_slaves_3_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_3_f_wr_data_CLR,
       fabric_xactors_to_slaves_3_f_wr_data_DEQ,
       fabric_xactors_to_slaves_3_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_3_f_wr_data_ENQ,
       fabric_xactors_to_slaves_3_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_resp
  wire [5 : 0] fabric_xactors_to_slaves_3_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_3_f_wr_resp_CLR,
       fabric_xactors_to_slaves_3_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_3_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_3_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_rd_addr
  reg [51 : 0] fabric_xactors_to_slaves_4_f_rd_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_4_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_4_f_rd_addr_CLR,
       fabric_xactors_to_slaves_4_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_4_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_4_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_rd_data
  wire [70 : 0] fabric_xactors_to_slaves_4_f_rd_data_D_IN,
		fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_4_f_rd_data_CLR,
       fabric_xactors_to_slaves_4_f_rd_data_DEQ,
       fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_4_f_rd_data_ENQ,
       fabric_xactors_to_slaves_4_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_addr
  reg [51 : 0] fabric_xactors_to_slaves_4_f_wr_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_4_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_addr_CLR,
       fabric_xactors_to_slaves_4_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_4_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_data
  reg [76 : 0] fabric_xactors_to_slaves_4_f_wr_data_D_IN;
  wire [76 : 0] fabric_xactors_to_slaves_4_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_data_CLR,
       fabric_xactors_to_slaves_4_f_wr_data_DEQ,
       fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_data_ENQ,
       fabric_xactors_to_slaves_4_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_resp
  wire [5 : 0] fabric_xactors_to_slaves_4_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_resp_CLR,
       fabric_xactors_to_slaves_4_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_4_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_rd_addr
  reg [51 : 0] fabric_xactors_to_slaves_5_f_rd_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_5_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_5_f_rd_addr_CLR,
       fabric_xactors_to_slaves_5_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_5_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_5_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_rd_data
  wire [70 : 0] fabric_xactors_to_slaves_5_f_rd_data_D_IN,
		fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_5_f_rd_data_CLR,
       fabric_xactors_to_slaves_5_f_rd_data_DEQ,
       fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_5_f_rd_data_ENQ,
       fabric_xactors_to_slaves_5_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_wr_addr
  reg [51 : 0] fabric_xactors_to_slaves_5_f_wr_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_5_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_5_f_wr_addr_CLR,
       fabric_xactors_to_slaves_5_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_5_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_5_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_wr_data
  reg [76 : 0] fabric_xactors_to_slaves_5_f_wr_data_D_IN;
  wire [76 : 0] fabric_xactors_to_slaves_5_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_5_f_wr_data_CLR,
       fabric_xactors_to_slaves_5_f_wr_data_DEQ,
       fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_5_f_wr_data_ENQ,
       fabric_xactors_to_slaves_5_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_wr_resp
  wire [5 : 0] fabric_xactors_to_slaves_5_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_5_f_wr_resp_CLR,
       fabric_xactors_to_slaves_5_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_5_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_5_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_rd_addr
  reg [51 : 0] fabric_xactors_to_slaves_6_f_rd_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_6_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_6_f_rd_addr_CLR,
       fabric_xactors_to_slaves_6_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_6_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_6_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_rd_data
  wire [70 : 0] fabric_xactors_to_slaves_6_f_rd_data_D_IN,
		fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_6_f_rd_data_CLR,
       fabric_xactors_to_slaves_6_f_rd_data_DEQ,
       fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_6_f_rd_data_ENQ,
       fabric_xactors_to_slaves_6_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_wr_addr
  reg [51 : 0] fabric_xactors_to_slaves_6_f_wr_addr_D_IN;
  wire [51 : 0] fabric_xactors_to_slaves_6_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_6_f_wr_addr_CLR,
       fabric_xactors_to_slaves_6_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_6_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_6_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_wr_data
  reg [76 : 0] fabric_xactors_to_slaves_6_f_wr_data_D_IN;
  wire [76 : 0] fabric_xactors_to_slaves_6_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_6_f_wr_data_CLR,
       fabric_xactors_to_slaves_6_f_wr_data_DEQ,
       fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_6_f_wr_data_ENQ,
       fabric_xactors_to_slaves_6_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_wr_resp
  wire [5 : 0] fabric_xactors_to_slaves_6_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_6_f_wr_resp_CLR,
       fabric_xactors_to_slaves_6_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_6_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_6_f_wr_resp_FULL_N;

  // ports of submodule main_memory_dut_dmemMSB
  wire [63 : 0] main_memory_dut_dmemMSB_DIA,
		main_memory_dut_dmemMSB_DIB,
		main_memory_dut_dmemMSB_DOA;
  wire [22 : 0] main_memory_dut_dmemMSB_ADDRA, main_memory_dut_dmemMSB_ADDRB;
  wire [7 : 0] main_memory_dut_dmemMSB_WEA, main_memory_dut_dmemMSB_WEB;
  wire main_memory_dut_dmemMSB_ENA, main_memory_dut_dmemMSB_ENB;

  // ports of submodule main_memory_s_xactor_f_rd_addr
  wire [51 : 0] main_memory_s_xactor_f_rd_addr_D_IN,
		main_memory_s_xactor_f_rd_addr_D_OUT;
  wire main_memory_s_xactor_f_rd_addr_CLR,
       main_memory_s_xactor_f_rd_addr_DEQ,
       main_memory_s_xactor_f_rd_addr_EMPTY_N,
       main_memory_s_xactor_f_rd_addr_ENQ,
       main_memory_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule main_memory_s_xactor_f_rd_data
  wire [70 : 0] main_memory_s_xactor_f_rd_data_D_IN,
		main_memory_s_xactor_f_rd_data_D_OUT;
  wire main_memory_s_xactor_f_rd_data_CLR,
       main_memory_s_xactor_f_rd_data_DEQ,
       main_memory_s_xactor_f_rd_data_EMPTY_N,
       main_memory_s_xactor_f_rd_data_ENQ,
       main_memory_s_xactor_f_rd_data_FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_addr
  wire [51 : 0] main_memory_s_xactor_f_wr_addr_D_IN,
		main_memory_s_xactor_f_wr_addr_D_OUT;
  wire main_memory_s_xactor_f_wr_addr_CLR,
       main_memory_s_xactor_f_wr_addr_DEQ,
       main_memory_s_xactor_f_wr_addr_EMPTY_N,
       main_memory_s_xactor_f_wr_addr_ENQ,
       main_memory_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_data
  wire [76 : 0] main_memory_s_xactor_f_wr_data_D_IN,
		main_memory_s_xactor_f_wr_data_D_OUT;
  wire main_memory_s_xactor_f_wr_data_CLR,
       main_memory_s_xactor_f_wr_data_DEQ,
       main_memory_s_xactor_f_wr_data_EMPTY_N,
       main_memory_s_xactor_f_wr_data_ENQ,
       main_memory_s_xactor_f_wr_data_FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_resp
  wire [5 : 0] main_memory_s_xactor_f_wr_resp_D_IN,
	       main_memory_s_xactor_f_wr_resp_D_OUT;
  wire main_memory_s_xactor_f_wr_resp_CLR,
       main_memory_s_xactor_f_wr_resp_DEQ,
       main_memory_s_xactor_f_wr_resp_EMPTY_N,
       main_memory_s_xactor_f_wr_resp_ENQ,
       main_memory_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule signature
  wire [63 : 0] signature_master_RDATA,
		signature_master_WDATA,
		signature_slave_RDATA,
		signature_slave_WDATA;
  wire [31 : 0] signature_master_ARADDR,
		signature_master_AWADDR,
		signature_slave_ARADDR,
		signature_slave_AWADDR;
  wire [7 : 0] signature_master_ARLEN,
	       signature_master_AWLEN,
	       signature_master_WSTRB,
	       signature_slave_ARLEN,
	       signature_slave_AWLEN,
	       signature_slave_WSTRB;
  wire [3 : 0] signature_master_ARID,
	       signature_master_AWID,
	       signature_master_BID,
	       signature_master_RID,
	       signature_master_WID,
	       signature_slave_ARID,
	       signature_slave_AWID,
	       signature_slave_BID,
	       signature_slave_RID,
	       signature_slave_WID;
  wire [2 : 0] signature_master_ARPROT,
	       signature_master_ARSIZE,
	       signature_master_AWPROT,
	       signature_master_AWSIZE,
	       signature_slave_ARPROT,
	       signature_slave_ARSIZE,
	       signature_slave_AWPROT,
	       signature_slave_AWSIZE;
  wire [1 : 0] signature_master_ARBURST,
	       signature_master_AWBURST,
	       signature_master_BRESP,
	       signature_master_RRESP,
	       signature_slave_ARBURST,
	       signature_slave_AWBURST,
	       signature_slave_BRESP,
	       signature_slave_RRESP;
  wire signature_master_ARREADY,
       signature_master_ARVALID,
       signature_master_AWREADY,
       signature_master_AWVALID,
       signature_master_BREADY,
       signature_master_BVALID,
       signature_master_RLAST,
       signature_master_RREADY,
       signature_master_RVALID,
       signature_master_WLAST,
       signature_master_WREADY,
       signature_master_WVALID,
       signature_slave_ARREADY,
       signature_slave_ARVALID,
       signature_slave_AWREADY,
       signature_slave_AWVALID,
       signature_slave_BREADY,
       signature_slave_BVALID,
       signature_slave_RLAST,
       signature_slave_RREADY,
       signature_slave_RVALID,
       signature_slave_WLAST,
       signature_slave_WREADY,
       signature_slave_WVALID;

  // ports of submodule uart_s_xactor_f_rd_addr
  wire [51 : 0] uart_s_xactor_f_rd_addr_D_IN, uart_s_xactor_f_rd_addr_D_OUT;
  wire uart_s_xactor_f_rd_addr_CLR,
       uart_s_xactor_f_rd_addr_DEQ,
       uart_s_xactor_f_rd_addr_EMPTY_N,
       uart_s_xactor_f_rd_addr_ENQ,
       uart_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule uart_s_xactor_f_rd_data
  wire [70 : 0] uart_s_xactor_f_rd_data_D_IN, uart_s_xactor_f_rd_data_D_OUT;
  wire uart_s_xactor_f_rd_data_CLR,
       uart_s_xactor_f_rd_data_DEQ,
       uart_s_xactor_f_rd_data_EMPTY_N,
       uart_s_xactor_f_rd_data_ENQ,
       uart_s_xactor_f_rd_data_FULL_N;

  // ports of submodule uart_s_xactor_f_wr_addr
  wire [51 : 0] uart_s_xactor_f_wr_addr_D_IN, uart_s_xactor_f_wr_addr_D_OUT;
  wire uart_s_xactor_f_wr_addr_CLR,
       uart_s_xactor_f_wr_addr_DEQ,
       uart_s_xactor_f_wr_addr_EMPTY_N,
       uart_s_xactor_f_wr_addr_ENQ,
       uart_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule uart_s_xactor_f_wr_data
  wire [76 : 0] uart_s_xactor_f_wr_data_D_IN, uart_s_xactor_f_wr_data_D_OUT;
  wire uart_s_xactor_f_wr_data_CLR,
       uart_s_xactor_f_wr_data_DEQ,
       uart_s_xactor_f_wr_data_EMPTY_N,
       uart_s_xactor_f_wr_data_ENQ,
       uart_s_xactor_f_wr_data_FULL_N;

  // ports of submodule uart_s_xactor_f_wr_resp
  wire [5 : 0] uart_s_xactor_f_wr_resp_D_IN, uart_s_xactor_f_wr_resp_D_OUT;
  wire uart_s_xactor_f_wr_resp_CLR,
       uart_s_xactor_f_wr_resp_DEQ,
       uart_s_xactor_f_wr_resp_EMPTY_N,
       uart_s_xactor_f_wr_resp_ENQ,
       uart_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule uart_user_ifc_uart_baudGen_rBaudCounter
  wire [15 : 0] uart_user_ifc_uart_baudGen_rBaudCounter_DATA_A,
		uart_user_ifc_uart_baudGen_rBaudCounter_DATA_B,
		uart_user_ifc_uart_baudGen_rBaudCounter_DATA_C,
		uart_user_ifc_uart_baudGen_rBaudCounter_DATA_F,
		uart_user_ifc_uart_baudGen_rBaudCounter_Q_OUT;
  wire uart_user_ifc_uart_baudGen_rBaudCounter_ADDA,
       uart_user_ifc_uart_baudGen_rBaudCounter_ADDB,
       uart_user_ifc_uart_baudGen_rBaudCounter_SETC,
       uart_user_ifc_uart_baudGen_rBaudCounter_SETF;

  // ports of submodule uart_user_ifc_uart_baudGen_rBaudTickCounter
  wire [2 : 0] uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_A,
	       uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_B,
	       uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_C,
	       uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_F,
	       uart_user_ifc_uart_baudGen_rBaudTickCounter_Q_OUT;
  wire uart_user_ifc_uart_baudGen_rBaudTickCounter_ADDA,
       uart_user_ifc_uart_baudGen_rBaudTickCounter_ADDB,
       uart_user_ifc_uart_baudGen_rBaudTickCounter_SETC,
       uart_user_ifc_uart_baudGen_rBaudTickCounter_SETF;

  // ports of submodule uart_user_ifc_uart_fifoRecv
  wire [31 : 0] uart_user_ifc_uart_fifoRecv_D_IN,
		uart_user_ifc_uart_fifoRecv_D_OUT;
  wire uart_user_ifc_uart_fifoRecv_CLR,
       uart_user_ifc_uart_fifoRecv_DEQ,
       uart_user_ifc_uart_fifoRecv_EMPTY_N,
       uart_user_ifc_uart_fifoRecv_ENQ,
       uart_user_ifc_uart_fifoRecv_FULL_N;

  // ports of submodule uart_user_ifc_uart_fifoXmit
  wire [31 : 0] uart_user_ifc_uart_fifoXmit_D_IN,
		uart_user_ifc_uart_fifoXmit_D_OUT;
  wire uart_user_ifc_uart_fifoXmit_CLR,
       uart_user_ifc_uart_fifoXmit_DEQ,
       uart_user_ifc_uart_fifoXmit_EMPTY_N,
       uart_user_ifc_uart_fifoXmit_ENQ,
       uart_user_ifc_uart_fifoXmit_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_bootrom_dut_read_request_sent__dreg_update,
       CAN_FIRE_RL_bootrom_read_request_burst,
       CAN_FIRE_RL_bootrom_read_request_first,
       CAN_FIRE_RL_bootrom_read_response,
       CAN_FIRE_RL_bootrom_write_request_address_channel,
       CAN_FIRE_RL_bootrom_write_request_data_channel,
       CAN_FIRE_RL_clint_axi_read_transaction,
       CAN_FIRE_RL_clint_axi_write_transaction,
       CAN_FIRE_RL_clint_clint_clear_interrupt,
       CAN_FIRE_RL_clint_clint_generate_time_interrupt,
       CAN_FIRE_RL_clint_clint_increment_timer,
       CAN_FIRE_RL_clint_read_burst_traction,
       CAN_FIRE_RL_clint_write_burst_traction,
       CAN_FIRE_RL_err_slave_receive_read_request,
       CAN_FIRE_RL_err_slave_receive_write_request,
       CAN_FIRE_RL_err_slave_send_error_response,
       CAN_FIRE_RL_err_slave_write_request_data_channel,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9,
       CAN_FIRE_RL_main_memory_read_request_burst,
       CAN_FIRE_RL_main_memory_read_request_first,
       CAN_FIRE_RL_main_memory_read_response,
       CAN_FIRE_RL_main_memory_write_request_address_channel,
       CAN_FIRE_RL_main_memory_write_request_data_channel,
       CAN_FIRE_RL_mkConnectionGetPut,
       CAN_FIRE_RL_mkConnectionGetPut_1,
       CAN_FIRE_RL_mkConnectionVtoAf,
       CAN_FIRE_RL_rl_connect_available,
       CAN_FIRE_RL_rl_connect_clint_msip,
       CAN_FIRE_RL_rl_connect_debug_interrupt,
       CAN_FIRE_RL_rl_connect_plic,
       CAN_FIRE_RL_rl_rd_addr_channel,
       CAN_FIRE_RL_rl_rd_addr_channel_1,
       CAN_FIRE_RL_rl_rd_addr_channel_2,
       CAN_FIRE_RL_rl_rd_addr_channel_3,
       CAN_FIRE_RL_rl_rd_addr_channel_4,
       CAN_FIRE_RL_rl_rd_addr_channel_5,
       CAN_FIRE_RL_rl_rd_addr_channel_6,
       CAN_FIRE_RL_rl_rd_addr_channel_7,
       CAN_FIRE_RL_rl_rd_addr_channel_8,
       CAN_FIRE_RL_rl_rd_data_channel,
       CAN_FIRE_RL_rl_rd_data_channel_1,
       CAN_FIRE_RL_rl_rd_data_channel_2,
       CAN_FIRE_RL_rl_rd_data_channel_3,
       CAN_FIRE_RL_rl_rd_data_channel_4,
       CAN_FIRE_RL_rl_rd_data_channel_5,
       CAN_FIRE_RL_rl_rd_data_channel_6,
       CAN_FIRE_RL_rl_rd_data_channel_7,
       CAN_FIRE_RL_rl_rd_data_channel_8,
       CAN_FIRE_RL_rl_wr_addr_channel,
       CAN_FIRE_RL_rl_wr_addr_channel_1,
       CAN_FIRE_RL_rl_wr_addr_channel_2,
       CAN_FIRE_RL_rl_wr_addr_channel_3,
       CAN_FIRE_RL_rl_wr_addr_channel_4,
       CAN_FIRE_RL_rl_wr_addr_channel_5,
       CAN_FIRE_RL_rl_wr_addr_channel_6,
       CAN_FIRE_RL_rl_wr_addr_channel_7,
       CAN_FIRE_RL_rl_wr_addr_channel_8,
       CAN_FIRE_RL_rl_wr_data_channel,
       CAN_FIRE_RL_rl_wr_data_channel_1,
       CAN_FIRE_RL_rl_wr_data_channel_2,
       CAN_FIRE_RL_rl_wr_data_channel_3,
       CAN_FIRE_RL_rl_wr_data_channel_4,
       CAN_FIRE_RL_rl_wr_data_channel_5,
       CAN_FIRE_RL_rl_wr_data_channel_6,
       CAN_FIRE_RL_rl_wr_data_channel_7,
       CAN_FIRE_RL_rl_wr_data_channel_8,
       CAN_FIRE_RL_rl_wr_response_channel,
       CAN_FIRE_RL_rl_wr_response_channel_1,
       CAN_FIRE_RL_rl_wr_response_channel_2,
       CAN_FIRE_RL_rl_wr_response_channel_3,
       CAN_FIRE_RL_rl_wr_response_channel_4,
       CAN_FIRE_RL_rl_wr_response_channel_5,
       CAN_FIRE_RL_rl_wr_response_channel_6,
       CAN_FIRE_RL_rl_wr_response_channel_7,
       CAN_FIRE_RL_rl_wr_response_channel_8,
       CAN_FIRE_RL_uart_burst_reads,
       CAN_FIRE_RL_uart_burst_writes,
       CAN_FIRE_RL_uart_capture_read_request,
       CAN_FIRE_RL_uart_capture_write_request,
       CAN_FIRE_RL_uart_user_ifc_rl_send_rx_threshold,
       CAN_FIRE_RL_uart_user_ifc_uart_baudGen_assert_2x_baud_tick,
       CAN_FIRE_RL_uart_user_ifc_uart_baudGen_baud_count_wire,
       CAN_FIRE_RL_uart_user_ifc_uart_baudGen_baud_tick_count_wire,
       CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x,
       CAN_FIRE_RL_uart_user_ifc_uart_baud_generator_clock_enable,
       CAN_FIRE_RL_uart_user_ifc_uart_fifoRecv__updateLevelCounter,
       CAN_FIRE_RL_uart_user_ifc_uart_fifoXmit__updateLevelCounter,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_bit_cell_time_counter,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_bit_counter,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_parity_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_sample_pin,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample,
       CAN_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_rl_delay_control,
       CAN_FIRE_RL_uart_user_ifc_uart_rl_update_fifo_almost_full,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_bit_cell_time_counter,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_bit_counter,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time,
       CAN_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command,
       CAN_FIRE_ma_hart_interrupts,
       CAN_FIRE_to_debug_master_m_arvalid,
       CAN_FIRE_to_debug_master_m_awvalid,
       CAN_FIRE_to_debug_master_m_bready,
       CAN_FIRE_to_debug_master_m_rready,
       CAN_FIRE_to_debug_master_m_wvalid,
       CAN_FIRE_to_debug_slave_m_arready,
       CAN_FIRE_to_debug_slave_m_awready,
       CAN_FIRE_to_debug_slave_m_bvalid,
       CAN_FIRE_to_debug_slave_m_rvalid,
       CAN_FIRE_to_debug_slave_m_wready,
       CAN_FIRE_uart_io_sin,
       WILL_FIRE_RL_bootrom_dut_read_request_sent__dreg_update,
       WILL_FIRE_RL_bootrom_read_request_burst,
       WILL_FIRE_RL_bootrom_read_request_first,
       WILL_FIRE_RL_bootrom_read_response,
       WILL_FIRE_RL_bootrom_write_request_address_channel,
       WILL_FIRE_RL_bootrom_write_request_data_channel,
       WILL_FIRE_RL_clint_axi_read_transaction,
       WILL_FIRE_RL_clint_axi_write_transaction,
       WILL_FIRE_RL_clint_clint_clear_interrupt,
       WILL_FIRE_RL_clint_clint_generate_time_interrupt,
       WILL_FIRE_RL_clint_clint_increment_timer,
       WILL_FIRE_RL_clint_read_burst_traction,
       WILL_FIRE_RL_clint_write_burst_traction,
       WILL_FIRE_RL_err_slave_receive_read_request,
       WILL_FIRE_RL_err_slave_receive_write_request,
       WILL_FIRE_RL_err_slave_send_error_response,
       WILL_FIRE_RL_err_slave_write_request_data_channel,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9,
       WILL_FIRE_RL_main_memory_read_request_burst,
       WILL_FIRE_RL_main_memory_read_request_first,
       WILL_FIRE_RL_main_memory_read_response,
       WILL_FIRE_RL_main_memory_write_request_address_channel,
       WILL_FIRE_RL_main_memory_write_request_data_channel,
       WILL_FIRE_RL_mkConnectionGetPut,
       WILL_FIRE_RL_mkConnectionGetPut_1,
       WILL_FIRE_RL_mkConnectionVtoAf,
       WILL_FIRE_RL_rl_connect_available,
       WILL_FIRE_RL_rl_connect_clint_msip,
       WILL_FIRE_RL_rl_connect_debug_interrupt,
       WILL_FIRE_RL_rl_connect_plic,
       WILL_FIRE_RL_rl_rd_addr_channel,
       WILL_FIRE_RL_rl_rd_addr_channel_1,
       WILL_FIRE_RL_rl_rd_addr_channel_2,
       WILL_FIRE_RL_rl_rd_addr_channel_3,
       WILL_FIRE_RL_rl_rd_addr_channel_4,
       WILL_FIRE_RL_rl_rd_addr_channel_5,
       WILL_FIRE_RL_rl_rd_addr_channel_6,
       WILL_FIRE_RL_rl_rd_addr_channel_7,
       WILL_FIRE_RL_rl_rd_addr_channel_8,
       WILL_FIRE_RL_rl_rd_data_channel,
       WILL_FIRE_RL_rl_rd_data_channel_1,
       WILL_FIRE_RL_rl_rd_data_channel_2,
       WILL_FIRE_RL_rl_rd_data_channel_3,
       WILL_FIRE_RL_rl_rd_data_channel_4,
       WILL_FIRE_RL_rl_rd_data_channel_5,
       WILL_FIRE_RL_rl_rd_data_channel_6,
       WILL_FIRE_RL_rl_rd_data_channel_7,
       WILL_FIRE_RL_rl_rd_data_channel_8,
       WILL_FIRE_RL_rl_wr_addr_channel,
       WILL_FIRE_RL_rl_wr_addr_channel_1,
       WILL_FIRE_RL_rl_wr_addr_channel_2,
       WILL_FIRE_RL_rl_wr_addr_channel_3,
       WILL_FIRE_RL_rl_wr_addr_channel_4,
       WILL_FIRE_RL_rl_wr_addr_channel_5,
       WILL_FIRE_RL_rl_wr_addr_channel_6,
       WILL_FIRE_RL_rl_wr_addr_channel_7,
       WILL_FIRE_RL_rl_wr_addr_channel_8,
       WILL_FIRE_RL_rl_wr_data_channel,
       WILL_FIRE_RL_rl_wr_data_channel_1,
       WILL_FIRE_RL_rl_wr_data_channel_2,
       WILL_FIRE_RL_rl_wr_data_channel_3,
       WILL_FIRE_RL_rl_wr_data_channel_4,
       WILL_FIRE_RL_rl_wr_data_channel_5,
       WILL_FIRE_RL_rl_wr_data_channel_6,
       WILL_FIRE_RL_rl_wr_data_channel_7,
       WILL_FIRE_RL_rl_wr_data_channel_8,
       WILL_FIRE_RL_rl_wr_response_channel,
       WILL_FIRE_RL_rl_wr_response_channel_1,
       WILL_FIRE_RL_rl_wr_response_channel_2,
       WILL_FIRE_RL_rl_wr_response_channel_3,
       WILL_FIRE_RL_rl_wr_response_channel_4,
       WILL_FIRE_RL_rl_wr_response_channel_5,
       WILL_FIRE_RL_rl_wr_response_channel_6,
       WILL_FIRE_RL_rl_wr_response_channel_7,
       WILL_FIRE_RL_rl_wr_response_channel_8,
       WILL_FIRE_RL_uart_burst_reads,
       WILL_FIRE_RL_uart_burst_writes,
       WILL_FIRE_RL_uart_capture_read_request,
       WILL_FIRE_RL_uart_capture_write_request,
       WILL_FIRE_RL_uart_user_ifc_rl_send_rx_threshold,
       WILL_FIRE_RL_uart_user_ifc_uart_baudGen_assert_2x_baud_tick,
       WILL_FIRE_RL_uart_user_ifc_uart_baudGen_baud_count_wire,
       WILL_FIRE_RL_uart_user_ifc_uart_baudGen_baud_tick_count_wire,
       WILL_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x,
       WILL_FIRE_RL_uart_user_ifc_uart_baud_generator_clock_enable,
       WILL_FIRE_RL_uart_user_ifc_uart_fifoRecv__updateLevelCounter,
       WILL_FIRE_RL_uart_user_ifc_uart_fifoXmit__updateLevelCounter,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_bit_cell_time_counter,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_bit_counter,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_parity_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_sample_pin,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample,
       WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control,
       WILL_FIRE_RL_uart_user_ifc_uart_rl_update_fifo_almost_full,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_bit_cell_time_counter,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_bit_counter,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time,
       WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command,
       WILL_FIRE_ma_hart_interrupts,
       WILL_FIRE_to_debug_master_m_arvalid,
       WILL_FIRE_to_debug_master_m_awvalid,
       WILL_FIRE_to_debug_master_m_bready,
       WILL_FIRE_to_debug_master_m_rready,
       WILL_FIRE_to_debug_master_m_wvalid,
       WILL_FIRE_to_debug_slave_m_arready,
       WILL_FIRE_to_debug_slave_m_awready,
       WILL_FIRE_to_debug_slave_m_bvalid,
       WILL_FIRE_to_debug_slave_m_rvalid,
       WILL_FIRE_to_debug_slave_m_wready,
       WILL_FIRE_uart_io_sin;

  // inputs to muxes for submodule ports
  wire [70 : 0] MUX_clint_s_xactor_f_rd_data_enq_1__VAL_1,
		MUX_clint_s_xactor_f_rd_data_enq_1__VAL_2,
		MUX_uart_s_xactor_f_rd_data_enq_1__VAL_1,
		MUX_uart_s_xactor_f_rd_data_enq_1__VAL_2;
  wire [51 : 0] MUX_bootrom_rg_read_packet_write_1__VAL_1,
		MUX_main_memory_rg_read_packet_write_1__VAL_1,
		MUX_main_memory_rg_write_packet_write_1__VAL_2;
  wire [15 : 0] MUX_uart_user_ifc_rg_interrupt_en_write_1__VAL_1,
		MUX_uart_user_ifc_uart_rg_delay_count_write_1__VAL_1;
  wire [7 : 0] MUX_bootrom_rg_readburst_counter_write_1__VAL_1,
	       MUX_clint_rg_rdburst_count_write_1__VAL_2,
	       MUX_err_slave_rg_readburst_counter_write_1__VAL_1,
	       MUX_main_memory_rg_readburst_counter_write_1__VAL_1,
	       MUX_uart_rg_rdburst_count_write_1__VAL_2,
	       MUX_uart_rg_wrburst_count_write_1__VAL_2;
  wire [5 : 0] MUX_bootrom_s_xactor_f_wr_resp_enq_1__VAL_2,
	       MUX_clint_s_xactor_f_wr_resp_enq_1__VAL_1,
	       MUX_clint_s_xactor_f_wr_resp_enq_1__VAL_2,
	       MUX_err_slave_s_xactor_f_wr_resp_enq_1__VAL_2,
	       MUX_main_memory_s_xactor_f_wr_resp_enq_1__VAL_1,
	       MUX_main_memory_s_xactor_f_wr_resp_enq_1__VAL_2,
	       MUX_uart_s_xactor_f_wr_resp_enq_1__VAL_1,
	       MUX_uart_s_xactor_f_wr_resp_enq_1__VAL_2;
  wire [4 : 0] MUX_bootrom_dut_rg_req_write_1__VAL_1,
	       MUX_bootrom_dut_rg_req_write_1__VAL_2;
  wire [3 : 0] MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_1,
	       MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_3,
	       MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_2,
	       MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_3,
	       MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_4,
	       MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_5,
	       MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_6,
	       MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_7,
	       MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_8;
  wire [2 : 0] MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_1,
	       MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_2,
	       MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_3,
	       MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_4;
  wire MUX_bootrom_dut_dmemLSB_put_1__SEL_1,
       MUX_bootrom_read_state_write_1__SEL_1,
       MUX_bootrom_s_xactor_f_wr_resp_enq_1__SEL_1,
       MUX_clint_clint_mtip_write_1__VAL_1,
       MUX_clint_rg_rdburst_count_write_1__SEL_1,
       MUX_clint_rg_wrburst_count_write_1__SEL_1,
       MUX_clint_s_xactor_f_wr_resp_enq_1__SEL_1,
       MUX_err_slave_read_state_write_1__SEL_1,
       MUX_err_slave_rg_readburst_counter_write_1__SEL_1,
       MUX_err_slave_s_xactor_f_wr_resp_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_2,
       MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_3,
       MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_4,
       MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_2,
       MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_3,
       MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_4,
       MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_2,
       MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_3,
       MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_4,
       MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_2,
       MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_3,
       MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_4,
       MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_2,
       MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_3,
       MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_4,
       MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_2,
       MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_3,
       MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_4,
       MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_1,
       MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_2,
       MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_3,
       MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_4,
       MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_1,
       MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_2,
       MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_3,
       MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_4,
       MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_1,
       MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_2,
       MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_3,
       MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_4,
       MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_1,
       MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_2,
       MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_3,
       MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_4,
       MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_1,
       MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_2,
       MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_3,
       MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_4,
       MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_1,
       MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_2,
       MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_3,
       MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_4,
       MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_1,
       MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_2,
       MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_3,
       MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_4,
       MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_1,
       MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_2,
       MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_3,
       MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_4,
       MUX_main_memory_dut_dmemMSB_a_put_1__SEL_1,
       MUX_main_memory_read_state_write_1__SEL_1,
       MUX_main_memory_s_xactor_f_wr_resp_enq_1__SEL_1,
       MUX_main_memory_s_xactor_f_wr_resp_enq_1__SEL_2,
       MUX_uart_rg_rdburst_count_write_1__SEL_1,
       MUX_uart_rg_wrburst_count_write_1__SEL_1,
       MUX_uart_s_xactor_f_wr_resp_enq_1__SEL_1,
       MUX_uart_user_ifc_rg_interrupt_en_write_1__SEL_1,
       MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_1,
       MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_2,
       MUX_uart_user_ifc_uart_fifo_almost_full_write_1__VAL_2,
       MUX_uart_user_ifc_uart_out_enable_write_1__SEL_1,
       MUX_uart_user_ifc_uart_rRecvState_write_1__SEL_6,
       MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_1,
       MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_4,
       MUX_uart_user_ifc_uart_rXmitDataOut_write_1__VAL_2,
       MUX_uart_user_ifc_uart_rXmitState_write_1__SEL_1,
       MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_1,
       MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_2;

  // remaining internal signals
  reg [63 : 0] data__h108666, data__h118832, data__h129129, mask__h129128;
  reg [31 : 0] addr__h134839, address__h135486, address__h137972;
  reg [2 : 0] CASE_bootrom_rg_read_packet_BITS_13_TO_6_3_2_7_ETC__q3,
	      CASE_main_memory_rg_read_packet_BITS_13_TO_6_3_ETC__q2,
	      CASE_main_memory_rg_write_packet_BITS_16_TO_9__ETC__q1;
  wire [63 : 0] IF_clint_rg_rdpacket_154_BITS_15_TO_14_159_EQ__ETC___d2183,
		IF_clint_s_xactor_f_rd_addr_first__076_BITS_15_ETC___d2140,
		IF_uart_rg_rdpacket_931_BITS_25_TO_20_932_EQ_0_ETC___d1960,
		IF_uart_rg_rdpacket_931_BITS_25_TO_20_932_EQ_0_ETC___d1962,
		IF_uart_s_xactor_f_rd_addr_first__858_BITS_25__ETC___d1921,
		IF_uart_s_xactor_f_rd_addr_first__858_BITS_25__ETC___d1923,
		_theResult___snd__h108828,
		_theResult___snd__h108895,
		_theResult___snd__h108962,
		_theResult___snd__h120150,
		_theResult___snd__h127886,
		_theResult___snd__h127956,
		a__h100888,
		a__h100891,
		a__h100894,
		a__h100897,
		a__h96284,
		a__h96317,
		a__h96319,
		data0__h138349,
		datamask__h129132,
		mask__h129131,
		notmask__h129133,
		rdata__h100915,
		rdata__h96351,
		temp___1__h109413,
		temp___1__h119393,
		temp___1__h120145,
		temp__h108656,
		temp__h108984,
		temp__h118299,
		temp__h118824,
		temp__h118965,
		temp__h128435,
		x__h131221;
  wire [31 : 0] IF_uart_user_ifc_uart_fifoRecv_notEmpty__861_T_ETC___d1901,
		addr34839_MINUS_0x80000000__q9,
		address35486_MINUS_0x80000000__q6,
		address37972_MINUS_0x1000__q4,
		bitdata__h75741,
		bootrom_s_xactor_f_rd_addrD_OUT_BITS_51_TO_20_ETC__q5,
		main_memory_s_xactor_f_rd_addrD_OUT_BITS_51_T_ETC__q7,
		main_memory_s_xactor_f_wr_addrD_OUT_BITS_51_T_ETC__q8,
		mask__h134892,
		mask__h135536,
		mask__h138022,
		new_address__h134890,
		new_address__h135534,
		new_address__h138020,
		temp1__h134893,
		temp1__h135537,
		temp1__h138023,
		temp2__h134894,
		temp2__h135538,
		temp2__h138024,
		v__h100765,
		y__h135016,
		y__h135636,
		y__h138122;
  wire [15 : 0] x__h93426;
  wire [7 : 0] x__h100974, x__h107059, x__h118914;
  wire [5 : 0] shift_amt__h108653,
	       shift_amt__h118821,
	       shift_amt__h129130,
	       x__h71747,
	       x__h81259,
	       x__h97297,
	       y__h75506,
	       y__h75528,
	       y__h94340;
  wire [4 : 0] x_error_status__h95723;
  wire [3 : 0] x__h65195, x__h81233;
  wire [2 : 0] IF_uart_user_ifc_uart_rRecvBitCount_561_EQ_uar_ETC___d1593,
	       x__h134957,
	       x__h135577,
	       x__h138063;
  wire NOT_uart_user_ifc_uart_fifoRecv_countReg_501_U_ETC___d1669,
       _dand2uart_user_ifc_uart_pwXmitCellCountReset_EN_wset,
       _dor1fabric_v_f_rd_mis_0_EN_deq,
       _dor1fabric_v_f_rd_mis_1_EN_deq,
       _dor1fabric_v_f_rd_mis_2_EN_deq,
       _dor1fabric_v_f_rd_mis_3_EN_deq,
       _dor1fabric_v_f_rd_mis_4_EN_deq,
       _dor1fabric_v_f_rd_mis_5_EN_deq,
       _dor1fabric_v_f_rd_mis_6_EN_deq,
       _dor1fabric_v_f_wrd_sjs_0_EN_deq,
       _dor1fabric_v_f_wrd_sjs_1_EN_deq,
       _dor1fabric_v_f_wrd_sjs_2_EN_deq,
       _dor1fabric_v_f_wrd_sjs_3_EN_deq,
       bootrom_rg_readburst_counter_424_EQ_bootrom_rg_ETC___d2427,
       err_slave_rg_readburst_counter_265_EQ_err_slav_ETC___d2267,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d749,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d751,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d754,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d763,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d765,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d768,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d778,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d780,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d783,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d785,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d794,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d797,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d799,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d808,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d810,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d101,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d104,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d106,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d121,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d124,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d126,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d141,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d143,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d58,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d60,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d63,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d78,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d80,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d83,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d99,
       fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d117,
       fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d138,
       fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d14,
       fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d35,
       fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d54,
       fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d74,
       fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d95,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d839,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d841,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d844,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d850,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d852,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d855,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d862,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d864,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d867,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d869,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d875,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d878,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d880,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d886,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d888,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d191,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d196,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d209,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d212,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d224,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d226,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d229,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d231,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d242,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d245,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d247,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d258,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d260,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d917,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d919,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d922,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d928,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d930,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d933,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d940,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d942,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d945,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d947,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d953,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d956,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d958,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d964,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d966,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d310,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d326,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d343,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d346,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d348,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d359,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d362,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d364,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d375,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d377,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1000,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1006,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1008,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1011,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1018,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1020,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1023,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1025,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1031,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1034,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1036,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1042,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1044,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d995,
       fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d997,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d425,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d427,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d430,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d441,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d443,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d446,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d458,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d460,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d463,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d465,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d476,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d479,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d481,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d492,
       fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d494,
       fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d155,
       fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d272,
       fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d389,
       fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d172,
       fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d289,
       fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d406,
       fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d187,
       fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d304,
       fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d421,
       fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d203,
       fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d320,
       fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d437,
       fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d220,
       fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d337,
       fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d454,
       fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d238,
       fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d355,
       fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d472,
       fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d255,
       fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d372,
       fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d489,
       main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355,
       uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519,
       uart_user_ifc_uart_rXmitBitCount_677_EQ_uart_u_ETC___d1810,
       uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790,
       uart_user_ifc_uart_vrRecvBuffer_0_619_XOR_uart_ETC___d1658,
       x__h95210,
       z__h80267,
       z__h80274,
       z__h80281,
       z__h80288,
       z__h80295,
       z__h80302,
       z__h80309,
       z__h80316,
       z__h80323,
       z__h80330,
       z__h80337,
       z__h80344,
       z__h80351,
       z__h80358,
       z__h80365,
       z__h80372,
       z__h80379,
       z__h80386,
       z__h80393,
       z__h80400,
       z__h80407,
       z__h80414,
       z__h80421,
       z__h80428,
       z__h80435,
       z__h80442,
       z__h80449,
       z__h80456,
       z__h80463,
       z__h80470,
       z__h80477,
       z__h86532,
       z__h86539,
       z__h86546,
       z__h86553,
       z__h86560,
       z__h86567,
       z__h86574,
       z__h86581,
       z__h86588,
       z__h86595,
       z__h86602,
       z__h86609,
       z__h86616,
       z__h86623,
       z__h86630,
       z__h86637,
       z__h86644,
       z__h86651,
       z__h86658,
       z__h86665,
       z__h86672,
       z__h86679,
       z__h86686,
       z__h86693,
       z__h86700,
       z__h86707,
       z__h86714,
       z__h86721,
       z__h86728,
       z__h86735;

  // value method soc_sb_sbread_mv_csr_misa
  assign soc_sb_sbread_mv_csr_misa = ccore_0_sbread_mv_csr_misa ;
  assign RDY_soc_sb_sbread_mv_csr_misa = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mvendorid
  assign soc_sb_sbread_mv_csr_mvendorid = ccore_0_sbread_mv_csr_mvendorid ;
  assign RDY_soc_sb_sbread_mv_csr_mvendorid = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_stvec
  assign soc_sb_sbread_mv_csr_stvec = ccore_0_sbread_mv_csr_stvec ;
  assign RDY_soc_sb_sbread_mv_csr_stvec = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mtvec
  assign soc_sb_sbread_mv_csr_mtvec = ccore_0_sbread_mv_csr_mtvec ;
  assign RDY_soc_sb_sbread_mv_csr_mtvec = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mstatus
  assign soc_sb_sbread_mv_csr_mstatus = ccore_0_sbread_mv_csr_mstatus ;
  assign RDY_soc_sb_sbread_mv_csr_mstatus = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_marchid
  assign soc_sb_sbread_mv_csr_marchid = ccore_0_sbread_mv_csr_marchid ;
  assign RDY_soc_sb_sbread_mv_csr_marchid = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mimpid
  assign soc_sb_sbread_mv_csr_mimpid = ccore_0_sbread_mv_csr_mimpid ;
  assign RDY_soc_sb_sbread_mv_csr_mimpid = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhartid
  assign soc_sb_sbread_mv_csr_mhartid = ccore_0_sbread_mv_csr_mhartid ;
  assign RDY_soc_sb_sbread_mv_csr_mhartid = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mip
  assign soc_sb_sbread_mv_csr_mip = ccore_0_sbread_mv_csr_mip ;
  assign RDY_soc_sb_sbread_mv_csr_mip = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_sip
  assign soc_sb_sbread_mv_csr_sip = ccore_0_sbread_mv_csr_sip ;
  assign RDY_soc_sb_sbread_mv_csr_sip = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mie
  assign soc_sb_sbread_mv_csr_mie = ccore_0_sbread_mv_csr_mie ;
  assign RDY_soc_sb_sbread_mv_csr_mie = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_sie
  assign soc_sb_sbread_mv_csr_sie = ccore_0_sbread_mv_csr_sie ;
  assign RDY_soc_sb_sbread_mv_csr_sie = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mscratch
  assign soc_sb_sbread_mv_csr_mscratch = ccore_0_sbread_mv_csr_mscratch ;
  assign RDY_soc_sb_sbread_mv_csr_mscratch = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_sscratch
  assign soc_sb_sbread_mv_csr_sscratch = ccore_0_sbread_mv_csr_sscratch ;
  assign RDY_soc_sb_sbread_mv_csr_sscratch = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_sepc
  assign soc_sb_sbread_mv_csr_sepc = ccore_0_sbread_mv_csr_sepc ;
  assign RDY_soc_sb_sbread_mv_csr_sepc = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_stval
  assign soc_sb_sbread_mv_csr_stval = ccore_0_sbread_mv_csr_stval ;
  assign RDY_soc_sb_sbread_mv_csr_stval = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_scause
  assign soc_sb_sbread_mv_csr_scause = ccore_0_sbread_mv_csr_scause ;
  assign RDY_soc_sb_sbread_mv_csr_scause = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mepc
  assign soc_sb_sbread_mv_csr_mepc = ccore_0_sbread_mv_csr_mepc ;
  assign RDY_soc_sb_sbread_mv_csr_mepc = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mtval
  assign soc_sb_sbread_mv_csr_mtval = ccore_0_sbread_mv_csr_mtval ;
  assign RDY_soc_sb_sbread_mv_csr_mtval = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mcause
  assign soc_sb_sbread_mv_csr_mcause = ccore_0_sbread_mv_csr_mcause ;
  assign RDY_soc_sb_sbread_mv_csr_mcause = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mcycle
  assign soc_sb_sbread_mv_csr_mcycle = ccore_0_sbread_mv_csr_mcycle ;
  assign RDY_soc_sb_sbread_mv_csr_mcycle = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_minstret
  assign soc_sb_sbread_mv_csr_minstret = ccore_0_sbread_mv_csr_minstret ;
  assign RDY_soc_sb_sbread_mv_csr_minstret = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_fcsr
  assign soc_sb_sbread_mv_csr_fcsr = ccore_0_sbread_mv_csr_fcsr ;
  assign RDY_soc_sb_sbread_mv_csr_fcsr = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_time
  assign soc_sb_sbread_mv_csr_time = ccore_0_sbread_mv_csr_time ;
  assign RDY_soc_sb_sbread_mv_csr_time = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mideleg
  assign soc_sb_sbread_mv_csr_mideleg = ccore_0_sbread_mv_csr_mideleg ;
  assign RDY_soc_sb_sbread_mv_csr_mideleg = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_medeleg
  assign soc_sb_sbread_mv_csr_medeleg = ccore_0_sbread_mv_csr_medeleg ;
  assign RDY_soc_sb_sbread_mv_csr_medeleg = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_pmpcfg0
  assign soc_sb_sbread_mv_csr_pmpcfg0 = ccore_0_sbread_mv_csr_pmpcfg0 ;
  assign RDY_soc_sb_sbread_mv_csr_pmpcfg0 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_pmpaddr0
  assign soc_sb_sbread_mv_csr_pmpaddr0 = ccore_0_sbread_mv_csr_pmpaddr0 ;
  assign RDY_soc_sb_sbread_mv_csr_pmpaddr0 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_pmpaddr1
  assign soc_sb_sbread_mv_csr_pmpaddr1 = ccore_0_sbread_mv_csr_pmpaddr1 ;
  assign RDY_soc_sb_sbread_mv_csr_pmpaddr1 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_pmpaddr2
  assign soc_sb_sbread_mv_csr_pmpaddr2 = ccore_0_sbread_mv_csr_pmpaddr2 ;
  assign RDY_soc_sb_sbread_mv_csr_pmpaddr2 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_pmpaddr3
  assign soc_sb_sbread_mv_csr_pmpaddr3 = ccore_0_sbread_mv_csr_pmpaddr3 ;
  assign RDY_soc_sb_sbread_mv_csr_pmpaddr3 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mcounteren
  assign soc_sb_sbread_mv_csr_mcounteren = ccore_0_sbread_mv_csr_mcounteren ;
  assign RDY_soc_sb_sbread_mv_csr_mcounteren = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_scounteren
  assign soc_sb_sbread_mv_csr_scounteren = ccore_0_sbread_mv_csr_scounteren ;
  assign RDY_soc_sb_sbread_mv_csr_scounteren = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_menvcfg
  assign soc_sb_sbread_mv_csr_menvcfg = ccore_0_sbread_mv_csr_menvcfg ;
  assign RDY_soc_sb_sbread_mv_csr_menvcfg = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_senvcfg
  assign soc_sb_sbread_mv_csr_senvcfg = ccore_0_sbread_mv_csr_senvcfg ;
  assign RDY_soc_sb_sbread_mv_csr_senvcfg = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_satp
  assign soc_sb_sbread_mv_csr_satp = ccore_0_sbread_mv_csr_satp ;
  assign RDY_soc_sb_sbread_mv_csr_satp = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mcountinhibit
  assign soc_sb_sbread_mv_csr_mcountinhibit =
	     ccore_0_sbread_mv_csr_mcountinhibit ;
  assign RDY_soc_sb_sbread_mv_csr_mcountinhibit = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_fflags
  assign soc_sb_sbread_mv_csr_fflags = ccore_0_sbread_mv_csr_fflags ;
  assign RDY_soc_sb_sbread_mv_csr_fflags = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_frm
  assign soc_sb_sbread_mv_csr_frm = ccore_0_sbread_mv_csr_frm ;
  assign RDY_soc_sb_sbread_mv_csr_frm = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_customcontrol
  assign soc_sb_sbread_mv_csr_customcontrol =
	     ccore_0_sbread_mv_csr_customcontrol ;
  assign RDY_soc_sb_sbread_mv_csr_customcontrol = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmcounter3
  assign soc_sb_sbread_mv_csr_mhpmcounter3 =
	     ccore_0_sbread_mv_csr_mhpmcounter3 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmcounter3 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmcounter4
  assign soc_sb_sbread_mv_csr_mhpmcounter4 =
	     ccore_0_sbread_mv_csr_mhpmcounter4 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmcounter4 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmcounter5
  assign soc_sb_sbread_mv_csr_mhpmcounter5 =
	     ccore_0_sbread_mv_csr_mhpmcounter5 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmcounter5 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmcounter6
  assign soc_sb_sbread_mv_csr_mhpmcounter6 =
	     ccore_0_sbread_mv_csr_mhpmcounter6 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmcounter6 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmevent3
  assign soc_sb_sbread_mv_csr_mhpmevent3 = ccore_0_sbread_mv_csr_mhpmevent3 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmevent3 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmevent4
  assign soc_sb_sbread_mv_csr_mhpmevent4 = ccore_0_sbread_mv_csr_mhpmevent4 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmevent4 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmevent5
  assign soc_sb_sbread_mv_csr_mhpmevent5 = ccore_0_sbread_mv_csr_mhpmevent5 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmevent5 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_mhpmevent6
  assign soc_sb_sbread_mv_csr_mhpmevent6 = ccore_0_sbread_mv_csr_mhpmevent6 ;
  assign RDY_soc_sb_sbread_mv_csr_mhpmevent6 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_dcsr
  assign soc_sb_sbread_mv_csr_dcsr = ccore_0_sbread_mv_csr_dcsr ;
  assign RDY_soc_sb_sbread_mv_csr_dcsr = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_dpc
  assign soc_sb_sbread_mv_csr_dpc = ccore_0_sbread_mv_csr_dpc ;
  assign RDY_soc_sb_sbread_mv_csr_dpc = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_dscratch0
  assign soc_sb_sbread_mv_csr_dscratch0 = ccore_0_sbread_mv_csr_dscratch0 ;
  assign RDY_soc_sb_sbread_mv_csr_dscratch0 = 1'd1 ;

  // value method soc_sb_sbread_mv_csr_dscratch1
  assign soc_sb_sbread_mv_csr_dscratch1 = ccore_0_sbread_mv_csr_dscratch1 ;
  assign RDY_soc_sb_sbread_mv_csr_dscratch1 = 1'd1 ;

  // value method soc_sb_commitlog
  assign soc_sb_commitlog = ccore_0_commitlog ;
  assign RDY_soc_sb_commitlog = 1'd1 ;

  // action method uart_io_sin
  assign CAN_FIRE_uart_io_sin = 1'd1 ;
  assign WILL_FIRE_uart_io_sin = 1'd1 ;

  // value method uart_io_sout
  assign uart_io_SOUT = uart_user_ifc_uart_rXmitDataOut ;

  // value method uart_io_sout_en
  assign uart_io_SOUT_EN = uart_user_ifc_uart_out_enable ;

  // action method to_debug_master_m_awvalid
  assign CAN_FIRE_to_debug_master_m_awvalid = 1'd1 ;
  assign WILL_FIRE_to_debug_master_m_awvalid = 1'd1 ;

  // value method to_debug_master_m_awready
  assign to_debug_master_AWREADY =
	     fabric_xactors_from_masters_3_f_wr_addr_FULL_N ;

  // action method to_debug_master_m_wvalid
  assign CAN_FIRE_to_debug_master_m_wvalid = 1'd1 ;
  assign WILL_FIRE_to_debug_master_m_wvalid = 1'd1 ;

  // value method to_debug_master_m_wready
  assign to_debug_master_WREADY =
	     fabric_xactors_from_masters_3_f_wr_data_FULL_N ;

  // value method to_debug_master_m_bvalid
  assign to_debug_master_BVALID =
	     fabric_xactors_from_masters_3_f_wr_resp_EMPTY_N ;

  // value method to_debug_master_m_bresp
  assign to_debug_master_BRESP =
	     fabric_xactors_from_masters_3_f_wr_resp_D_OUT[5:4] ;

  // value method to_debug_master_m_bid
  assign to_debug_master_BID =
	     fabric_xactors_from_masters_3_f_wr_resp_D_OUT[3:0] ;

  // action method to_debug_master_m_bready
  assign CAN_FIRE_to_debug_master_m_bready = 1'd1 ;
  assign WILL_FIRE_to_debug_master_m_bready = 1'd1 ;

  // action method to_debug_master_m_arvalid
  assign CAN_FIRE_to_debug_master_m_arvalid = 1'd1 ;
  assign WILL_FIRE_to_debug_master_m_arvalid = 1'd1 ;

  // value method to_debug_master_m_arready
  assign to_debug_master_ARREADY =
	     fabric_xactors_from_masters_3_f_rd_addr_FULL_N ;

  // value method to_debug_master_m_rvalid
  assign to_debug_master_RVALID =
	     fabric_xactors_from_masters_3_f_rd_data_EMPTY_N ;

  // value method to_debug_master_m_rresp
  assign to_debug_master_RRESP =
	     fabric_xactors_from_masters_3_f_rd_data_D_OUT[70:69] ;

  // value method to_debug_master_m_rdata
  assign to_debug_master_RDATA =
	     fabric_xactors_from_masters_3_f_rd_data_D_OUT[68:5] ;

  // value method to_debug_master_m_rlast
  assign to_debug_master_RLAST =
	     fabric_xactors_from_masters_3_f_rd_data_D_OUT[4] ;

  // value method to_debug_master_m_rid
  assign to_debug_master_RID =
	     fabric_xactors_from_masters_3_f_rd_data_D_OUT[3:0] ;

  // action method to_debug_master_m_rready
  assign CAN_FIRE_to_debug_master_m_rready = 1'd1 ;
  assign WILL_FIRE_to_debug_master_m_rready = 1'd1 ;

  // value method to_debug_slave_m_awvalid
  assign to_debug_slave_AWVALID =
	     fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N ;

  // value method to_debug_slave_m_awaddr
  assign to_debug_slave_AWADDR =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[51:20] ;

  // value method to_debug_slave_m_awprot
  assign to_debug_slave_AWPROT =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[19:17] ;

  // value method to_debug_slave_m_awlen
  assign to_debug_slave_AWLEN =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[16:9] ;

  // value method to_debug_slave_m_awsize
  assign to_debug_slave_AWSIZE =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[8:6] ;

  // value method to_debug_slave_m_awburst
  assign to_debug_slave_AWBURST =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[5:4] ;

  // value method to_debug_slave_m_awid
  assign to_debug_slave_AWID =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[3:0] ;

  // action method to_debug_slave_m_awready
  assign CAN_FIRE_to_debug_slave_m_awready = 1'd1 ;
  assign WILL_FIRE_to_debug_slave_m_awready = 1'd1 ;

  // value method to_debug_slave_m_wvalid
  assign to_debug_slave_WVALID =
	     fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N ;

  // value method to_debug_slave_m_wdata
  assign to_debug_slave_WDATA =
	     fabric_xactors_to_slaves_6_f_wr_data_D_OUT[76:13] ;

  // value method to_debug_slave_m_wstrb
  assign to_debug_slave_WSTRB =
	     fabric_xactors_to_slaves_6_f_wr_data_D_OUT[12:5] ;

  // value method to_debug_slave_m_wlast
  assign to_debug_slave_WLAST =
	     fabric_xactors_to_slaves_6_f_wr_data_D_OUT[0] ;

  // value method to_debug_slave_m_wid
  assign to_debug_slave_WID =
	     fabric_xactors_to_slaves_6_f_wr_data_D_OUT[4:1] ;

  // action method to_debug_slave_m_wready
  assign CAN_FIRE_to_debug_slave_m_wready = 1'd1 ;
  assign WILL_FIRE_to_debug_slave_m_wready = 1'd1 ;

  // action method to_debug_slave_m_bvalid
  assign CAN_FIRE_to_debug_slave_m_bvalid = 1'd1 ;
  assign WILL_FIRE_to_debug_slave_m_bvalid = 1'd1 ;

  // value method to_debug_slave_m_bready
  assign to_debug_slave_BREADY = fabric_xactors_to_slaves_6_f_wr_resp_FULL_N ;

  // value method to_debug_slave_m_arvalid
  assign to_debug_slave_ARVALID =
	     fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N ;

  // value method to_debug_slave_m_araddr
  assign to_debug_slave_ARADDR =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[51:20] ;

  // value method to_debug_slave_m_arprot
  assign to_debug_slave_ARPROT =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[19:17] ;

  // value method to_debug_slave_m_arlen
  assign to_debug_slave_ARLEN =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[13:6] ;

  // value method to_debug_slave_m_arsize
  assign to_debug_slave_ARSIZE =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[16:14] ;

  // value method to_debug_slave_m_arburst
  assign to_debug_slave_ARBURST =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[5:4] ;

  // value method to_debug_slave_m_arid
  assign to_debug_slave_ARID =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[3:0] ;

  // action method to_debug_slave_m_arready
  assign CAN_FIRE_to_debug_slave_m_arready = 1'd1 ;
  assign WILL_FIRE_to_debug_slave_m_arready = 1'd1 ;

  // action method to_debug_slave_m_rvalid
  assign CAN_FIRE_to_debug_slave_m_rvalid = 1'd1 ;
  assign WILL_FIRE_to_debug_slave_m_rvalid = 1'd1 ;

  // value method to_debug_slave_m_rready
  assign to_debug_slave_RREADY = fabric_xactors_to_slaves_6_f_rd_data_FULL_N ;

  // action method ma_hart_interrupts
  assign RDY_ma_hart_interrupts = 1'd1 ;
  assign CAN_FIRE_ma_hart_interrupts = 1'd1 ;
  assign WILL_FIRE_ma_hart_interrupts = EN_ma_hart_interrupts ;

  // value method mv_harts_have_reset
  assign mv_harts_have_reset = ccore_0_mv_core_is_reset ;
  assign RDY_mv_harts_have_reset = 1'd1 ;

  // value method mv_core_debugenable
  assign mv_core_debugenable = ccore_0_mv_core_debugenable ;
  assign RDY_mv_core_debugenable = 1'd1 ;

  // submodule bootrom_dut_dmemLSB
  BRAM1Load #(.FILENAME("boot.LSB"),
	      .PIPELINED(1'd0),
	      .ADDR_WIDTH(32'd13),
	      .DATA_WIDTH(32'd32),
	      .MEMSIZE(14'd8192),
	      .BINARY(1'd0)) bootrom_dut_dmemLSB(.CLK(CLK),
						 .ADDR(bootrom_dut_dmemLSB_ADDR),
						 .DI(bootrom_dut_dmemLSB_DI),
						 .WE(bootrom_dut_dmemLSB_WE),
						 .EN(bootrom_dut_dmemLSB_EN),
						 .DO(bootrom_dut_dmemLSB_DO));

  // submodule bootrom_dut_dmemMSB
  BRAM1Load #(.FILENAME("boot.MSB"),
	      .PIPELINED(1'd0),
	      .ADDR_WIDTH(32'd13),
	      .DATA_WIDTH(32'd32),
	      .MEMSIZE(14'd8192),
	      .BINARY(1'd0)) bootrom_dut_dmemMSB(.CLK(CLK),
						 .ADDR(bootrom_dut_dmemMSB_ADDR),
						 .DI(bootrom_dut_dmemMSB_DI),
						 .WE(bootrom_dut_dmemMSB_WE),
						 .EN(bootrom_dut_dmemMSB_EN),
						 .DO(bootrom_dut_dmemMSB_DO));

  // submodule bootrom_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) bootrom_s_xactor_f_rd_addr(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_rd_addr_D_IN),
						     .ENQ(bootrom_s_xactor_f_rd_addr_ENQ),
						     .DEQ(bootrom_s_xactor_f_rd_addr_DEQ),
						     .CLR(bootrom_s_xactor_f_rd_addr_CLR),
						     .D_OUT(bootrom_s_xactor_f_rd_addr_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_rd_addr_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_rd_addr_EMPTY_N));

  // submodule bootrom_s_xactor_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) bootrom_s_xactor_f_rd_data(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_rd_data_D_IN),
						     .ENQ(bootrom_s_xactor_f_rd_data_ENQ),
						     .DEQ(bootrom_s_xactor_f_rd_data_DEQ),
						     .CLR(bootrom_s_xactor_f_rd_data_CLR),
						     .D_OUT(bootrom_s_xactor_f_rd_data_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_rd_data_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_rd_data_EMPTY_N));

  // submodule bootrom_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) bootrom_s_xactor_f_wr_addr(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_wr_addr_D_IN),
						     .ENQ(bootrom_s_xactor_f_wr_addr_ENQ),
						     .DEQ(bootrom_s_xactor_f_wr_addr_DEQ),
						     .CLR(bootrom_s_xactor_f_wr_addr_CLR),
						     .D_OUT(bootrom_s_xactor_f_wr_addr_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_wr_addr_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_wr_addr_EMPTY_N));

  // submodule bootrom_s_xactor_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) bootrom_s_xactor_f_wr_data(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_wr_data_D_IN),
						     .ENQ(bootrom_s_xactor_f_wr_data_ENQ),
						     .DEQ(bootrom_s_xactor_f_wr_data_DEQ),
						     .CLR(bootrom_s_xactor_f_wr_data_CLR),
						     .D_OUT(bootrom_s_xactor_f_wr_data_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_wr_data_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_wr_data_EMPTY_N));

  // submodule bootrom_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) bootrom_s_xactor_f_wr_resp(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_wr_resp_D_IN),
						     .ENQ(bootrom_s_xactor_f_wr_resp_ENQ),
						     .DEQ(bootrom_s_xactor_f_wr_resp_DEQ),
						     .CLR(bootrom_s_xactor_f_wr_resp_CLR),
						     .D_OUT(bootrom_s_xactor_f_wr_resp_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_wr_resp_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_wr_resp_EMPTY_N));

  // submodule ccore_0
  mkccore_axi4 #(.hartid(64'd0)) ccore_0(.resetpc(64'd4096),
					 .CLK(CLK),
					 .RST_N(core_reset_0_RST_OUT),
					 .ma_debug_interrupt__int(ccore_0_ma_debug_interrupt__int),
					 .ma_debugger_available_avail(ccore_0_ma_debugger_available_avail),
					 .master_d_ARREADY(ccore_0_master_d_ARREADY),
					 .master_d_AWREADY(ccore_0_master_d_AWREADY),
					 .master_d_BID(ccore_0_master_d_BID),
					 .master_d_BRESP(ccore_0_master_d_BRESP),
					 .master_d_BVALID(ccore_0_master_d_BVALID),
					 .master_d_RDATA(ccore_0_master_d_RDATA),
					 .master_d_RID(ccore_0_master_d_RID),
					 .master_d_RLAST(ccore_0_master_d_RLAST),
					 .master_d_RRESP(ccore_0_master_d_RRESP),
					 .master_d_RVALID(ccore_0_master_d_RVALID),
					 .master_d_WREADY(ccore_0_master_d_WREADY),
					 .master_i_ARREADY(ccore_0_master_i_ARREADY),
					 .master_i_AWREADY(ccore_0_master_i_AWREADY),
					 .master_i_BID(ccore_0_master_i_BID),
					 .master_i_BRESP(ccore_0_master_i_BRESP),
					 .master_i_BVALID(ccore_0_master_i_BVALID),
					 .master_i_RDATA(ccore_0_master_i_RDATA),
					 .master_i_RID(ccore_0_master_i_RID),
					 .master_i_RLAST(ccore_0_master_i_RLAST),
					 .master_i_RRESP(ccore_0_master_i_RRESP),
					 .master_i_RVALID(ccore_0_master_i_RVALID),
					 .master_i_WREADY(ccore_0_master_i_WREADY),
					 .sb_clint_msip_put(ccore_0_sb_clint_msip_put),
					 .sb_clint_mtime_put(ccore_0_sb_clint_mtime_put),
					 .sb_clint_mtip_put(ccore_0_sb_clint_mtip_put),
					 .sb_plic_meip_ex_i(ccore_0_sb_plic_meip_ex_i),
					 .sb_plic_seip_ex_i(ccore_0_sb_plic_seip_ex_i),
					 .EN_sb_clint_msip_put(ccore_0_EN_sb_clint_msip_put),
					 .EN_sb_clint_mtip_put(ccore_0_EN_sb_clint_mtip_put),
					 .EN_sb_clint_mtime_put(ccore_0_EN_sb_clint_mtime_put),
					 .EN_sb_plic_meip(ccore_0_EN_sb_plic_meip),
					 .EN_sb_plic_seip(ccore_0_EN_sb_plic_seip),
					 .EN_ma_debug_interrupt(ccore_0_EN_ma_debug_interrupt),
					 .master_d_AWVALID(ccore_0_master_d_AWVALID),
					 .master_d_AWADDR(ccore_0_master_d_AWADDR),
					 .master_d_AWPROT(ccore_0_master_d_AWPROT),
					 .master_d_AWLEN(ccore_0_master_d_AWLEN),
					 .master_d_AWSIZE(ccore_0_master_d_AWSIZE),
					 .master_d_AWBURST(ccore_0_master_d_AWBURST),
					 .master_d_AWID(ccore_0_master_d_AWID),
					 .master_d_WVALID(ccore_0_master_d_WVALID),
					 .master_d_WDATA(ccore_0_master_d_WDATA),
					 .master_d_WSTRB(ccore_0_master_d_WSTRB),
					 .master_d_WLAST(ccore_0_master_d_WLAST),
					 .master_d_WID(ccore_0_master_d_WID),
					 .master_d_BREADY(ccore_0_master_d_BREADY),
					 .master_d_ARVALID(ccore_0_master_d_ARVALID),
					 .master_d_ARADDR(ccore_0_master_d_ARADDR),
					 .master_d_ARPROT(ccore_0_master_d_ARPROT),
					 .master_d_ARLEN(ccore_0_master_d_ARLEN),
					 .master_d_ARSIZE(ccore_0_master_d_ARSIZE),
					 .master_d_ARBURST(ccore_0_master_d_ARBURST),
					 .master_d_ARID(ccore_0_master_d_ARID),
					 .master_d_RREADY(ccore_0_master_d_RREADY),
					 .master_i_AWVALID(ccore_0_master_i_AWVALID),
					 .master_i_AWADDR(ccore_0_master_i_AWADDR),
					 .master_i_AWPROT(ccore_0_master_i_AWPROT),
					 .master_i_AWLEN(ccore_0_master_i_AWLEN),
					 .master_i_AWSIZE(ccore_0_master_i_AWSIZE),
					 .master_i_AWBURST(ccore_0_master_i_AWBURST),
					 .master_i_AWID(ccore_0_master_i_AWID),
					 .master_i_WVALID(ccore_0_master_i_WVALID),
					 .master_i_WDATA(ccore_0_master_i_WDATA),
					 .master_i_WSTRB(ccore_0_master_i_WSTRB),
					 .master_i_WLAST(ccore_0_master_i_WLAST),
					 .master_i_WID(ccore_0_master_i_WID),
					 .master_i_BREADY(ccore_0_master_i_BREADY),
					 .master_i_ARVALID(ccore_0_master_i_ARVALID),
					 .master_i_ARADDR(ccore_0_master_i_ARADDR),
					 .master_i_ARPROT(ccore_0_master_i_ARPROT),
					 .master_i_ARLEN(ccore_0_master_i_ARLEN),
					 .master_i_ARSIZE(ccore_0_master_i_ARSIZE),
					 .master_i_ARBURST(ccore_0_master_i_ARBURST),
					 .master_i_ARID(ccore_0_master_i_ARID),
					 .master_i_RREADY(ccore_0_master_i_RREADY),
					 .RDY_sb_clint_msip_put(),
					 .RDY_sb_clint_mtip_put(),
					 .RDY_sb_clint_mtime_put(),
					 .RDY_sb_plic_meip(),
					 .RDY_sb_plic_seip(),
					 .sbread_mv_csr_misa(ccore_0_sbread_mv_csr_misa),
					 .RDY_sbread_mv_csr_misa(),
					 .sbread_mv_csr_mvendorid(ccore_0_sbread_mv_csr_mvendorid),
					 .RDY_sbread_mv_csr_mvendorid(),
					 .sbread_mv_csr_stvec(ccore_0_sbread_mv_csr_stvec),
					 .RDY_sbread_mv_csr_stvec(),
					 .sbread_mv_csr_mtvec(ccore_0_sbread_mv_csr_mtvec),
					 .RDY_sbread_mv_csr_mtvec(),
					 .sbread_mv_csr_mstatus(ccore_0_sbread_mv_csr_mstatus),
					 .RDY_sbread_mv_csr_mstatus(),
					 .sbread_mv_csr_marchid(ccore_0_sbread_mv_csr_marchid),
					 .RDY_sbread_mv_csr_marchid(),
					 .sbread_mv_csr_mimpid(ccore_0_sbread_mv_csr_mimpid),
					 .RDY_sbread_mv_csr_mimpid(),
					 .sbread_mv_csr_mhartid(ccore_0_sbread_mv_csr_mhartid),
					 .RDY_sbread_mv_csr_mhartid(),
					 .sbread_mv_csr_mip(ccore_0_sbread_mv_csr_mip),
					 .RDY_sbread_mv_csr_mip(),
					 .sbread_mv_csr_sip(ccore_0_sbread_mv_csr_sip),
					 .RDY_sbread_mv_csr_sip(),
					 .sbread_mv_csr_mie(ccore_0_sbread_mv_csr_mie),
					 .RDY_sbread_mv_csr_mie(),
					 .sbread_mv_csr_sie(ccore_0_sbread_mv_csr_sie),
					 .RDY_sbread_mv_csr_sie(),
					 .sbread_mv_csr_mscratch(ccore_0_sbread_mv_csr_mscratch),
					 .RDY_sbread_mv_csr_mscratch(),
					 .sbread_mv_csr_sscratch(ccore_0_sbread_mv_csr_sscratch),
					 .RDY_sbread_mv_csr_sscratch(),
					 .sbread_mv_csr_sepc(ccore_0_sbread_mv_csr_sepc),
					 .RDY_sbread_mv_csr_sepc(),
					 .sbread_mv_csr_stval(ccore_0_sbread_mv_csr_stval),
					 .RDY_sbread_mv_csr_stval(),
					 .sbread_mv_csr_scause(ccore_0_sbread_mv_csr_scause),
					 .RDY_sbread_mv_csr_scause(),
					 .sbread_mv_csr_mepc(ccore_0_sbread_mv_csr_mepc),
					 .RDY_sbread_mv_csr_mepc(),
					 .sbread_mv_csr_mtval(ccore_0_sbread_mv_csr_mtval),
					 .RDY_sbread_mv_csr_mtval(),
					 .sbread_mv_csr_mcause(ccore_0_sbread_mv_csr_mcause),
					 .RDY_sbread_mv_csr_mcause(),
					 .sbread_mv_csr_mcycle(ccore_0_sbread_mv_csr_mcycle),
					 .RDY_sbread_mv_csr_mcycle(),
					 .sbread_mv_csr_minstret(ccore_0_sbread_mv_csr_minstret),
					 .RDY_sbread_mv_csr_minstret(),
					 .sbread_mv_csr_fcsr(ccore_0_sbread_mv_csr_fcsr),
					 .RDY_sbread_mv_csr_fcsr(),
					 .sbread_mv_csr_time(ccore_0_sbread_mv_csr_time),
					 .RDY_sbread_mv_csr_time(),
					 .sbread_mv_csr_mideleg(ccore_0_sbread_mv_csr_mideleg),
					 .RDY_sbread_mv_csr_mideleg(),
					 .sbread_mv_csr_medeleg(ccore_0_sbread_mv_csr_medeleg),
					 .RDY_sbread_mv_csr_medeleg(),
					 .sbread_mv_csr_pmpcfg0(ccore_0_sbread_mv_csr_pmpcfg0),
					 .RDY_sbread_mv_csr_pmpcfg0(),
					 .sbread_mv_csr_pmpaddr0(ccore_0_sbread_mv_csr_pmpaddr0),
					 .RDY_sbread_mv_csr_pmpaddr0(),
					 .sbread_mv_csr_pmpaddr1(ccore_0_sbread_mv_csr_pmpaddr1),
					 .RDY_sbread_mv_csr_pmpaddr1(),
					 .sbread_mv_csr_pmpaddr2(ccore_0_sbread_mv_csr_pmpaddr2),
					 .RDY_sbread_mv_csr_pmpaddr2(),
					 .sbread_mv_csr_pmpaddr3(ccore_0_sbread_mv_csr_pmpaddr3),
					 .RDY_sbread_mv_csr_pmpaddr3(),
					 .sbread_mv_csr_mcounteren(ccore_0_sbread_mv_csr_mcounteren),
					 .RDY_sbread_mv_csr_mcounteren(),
					 .sbread_mv_csr_scounteren(ccore_0_sbread_mv_csr_scounteren),
					 .RDY_sbread_mv_csr_scounteren(),
					 .sbread_mv_csr_menvcfg(ccore_0_sbread_mv_csr_menvcfg),
					 .RDY_sbread_mv_csr_menvcfg(),
					 .sbread_mv_csr_senvcfg(ccore_0_sbread_mv_csr_senvcfg),
					 .RDY_sbread_mv_csr_senvcfg(),
					 .sbread_mv_csr_satp(ccore_0_sbread_mv_csr_satp),
					 .RDY_sbread_mv_csr_satp(),
					 .sbread_mv_csr_mcountinhibit(ccore_0_sbread_mv_csr_mcountinhibit),
					 .RDY_sbread_mv_csr_mcountinhibit(),
					 .sbread_mv_csr_fflags(ccore_0_sbread_mv_csr_fflags),
					 .RDY_sbread_mv_csr_fflags(),
					 .sbread_mv_csr_frm(ccore_0_sbread_mv_csr_frm),
					 .RDY_sbread_mv_csr_frm(),
					 .sbread_mv_csr_customcontrol(ccore_0_sbread_mv_csr_customcontrol),
					 .RDY_sbread_mv_csr_customcontrol(),
					 .sbread_mv_csr_mhpmcounter3(ccore_0_sbread_mv_csr_mhpmcounter3),
					 .RDY_sbread_mv_csr_mhpmcounter3(),
					 .sbread_mv_csr_mhpmcounter4(ccore_0_sbread_mv_csr_mhpmcounter4),
					 .RDY_sbread_mv_csr_mhpmcounter4(),
					 .sbread_mv_csr_mhpmcounter5(ccore_0_sbread_mv_csr_mhpmcounter5),
					 .RDY_sbread_mv_csr_mhpmcounter5(),
					 .sbread_mv_csr_mhpmcounter6(ccore_0_sbread_mv_csr_mhpmcounter6),
					 .RDY_sbread_mv_csr_mhpmcounter6(),
					 .sbread_mv_csr_mhpmevent3(ccore_0_sbread_mv_csr_mhpmevent3),
					 .RDY_sbread_mv_csr_mhpmevent3(),
					 .sbread_mv_csr_mhpmevent4(ccore_0_sbread_mv_csr_mhpmevent4),
					 .RDY_sbread_mv_csr_mhpmevent4(),
					 .sbread_mv_csr_mhpmevent5(ccore_0_sbread_mv_csr_mhpmevent5),
					 .RDY_sbread_mv_csr_mhpmevent5(),
					 .sbread_mv_csr_mhpmevent6(ccore_0_sbread_mv_csr_mhpmevent6),
					 .RDY_sbread_mv_csr_mhpmevent6(),
					 .sbread_mv_csr_dcsr(ccore_0_sbread_mv_csr_dcsr),
					 .RDY_sbread_mv_csr_dcsr(),
					 .sbread_mv_csr_dpc(ccore_0_sbread_mv_csr_dpc),
					 .RDY_sbread_mv_csr_dpc(),
					 .sbread_mv_csr_dscratch0(ccore_0_sbread_mv_csr_dscratch0),
					 .RDY_sbread_mv_csr_dscratch0(),
					 .sbread_mv_csr_dscratch1(ccore_0_sbread_mv_csr_dscratch1),
					 .RDY_sbread_mv_csr_dscratch1(),
					 .commitlog(ccore_0_commitlog),
					 .RDY_commitlog(),
					 .RDY_ma_debug_interrupt(),
					 .mv_core_is_reset(ccore_0_mv_core_is_reset),
					 .RDY_mv_core_is_reset(),
					 .mv_core_debugenable(ccore_0_mv_core_debugenable),
					 .RDY_mv_core_debugenable(),
					 .mv_stop_timer(ccore_0_mv_stop_timer),
					 .RDY_mv_stop_timer(),
					 .mv_stop_count(),
					 .RDY_mv_stop_count());

  // submodule clint_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) clint_s_xactor_f_rd_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_rd_addr_D_IN),
						   .ENQ(clint_s_xactor_f_rd_addr_ENQ),
						   .DEQ(clint_s_xactor_f_rd_addr_DEQ),
						   .CLR(clint_s_xactor_f_rd_addr_CLR),
						   .D_OUT(clint_s_xactor_f_rd_addr_D_OUT),
						   .FULL_N(clint_s_xactor_f_rd_addr_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_rd_addr_EMPTY_N));

  // submodule clint_s_xactor_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) clint_s_xactor_f_rd_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_rd_data_D_IN),
						   .ENQ(clint_s_xactor_f_rd_data_ENQ),
						   .DEQ(clint_s_xactor_f_rd_data_DEQ),
						   .CLR(clint_s_xactor_f_rd_data_CLR),
						   .D_OUT(clint_s_xactor_f_rd_data_D_OUT),
						   .FULL_N(clint_s_xactor_f_rd_data_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_rd_data_EMPTY_N));

  // submodule clint_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) clint_s_xactor_f_wr_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_wr_addr_D_IN),
						   .ENQ(clint_s_xactor_f_wr_addr_ENQ),
						   .DEQ(clint_s_xactor_f_wr_addr_DEQ),
						   .CLR(clint_s_xactor_f_wr_addr_CLR),
						   .D_OUT(clint_s_xactor_f_wr_addr_D_OUT),
						   .FULL_N(clint_s_xactor_f_wr_addr_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_wr_addr_EMPTY_N));

  // submodule clint_s_xactor_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) clint_s_xactor_f_wr_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_wr_data_D_IN),
						   .ENQ(clint_s_xactor_f_wr_data_ENQ),
						   .DEQ(clint_s_xactor_f_wr_data_DEQ),
						   .CLR(clint_s_xactor_f_wr_data_CLR),
						   .D_OUT(clint_s_xactor_f_wr_data_D_OUT),
						   .FULL_N(clint_s_xactor_f_wr_data_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_wr_data_EMPTY_N));

  // submodule clint_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd6), .guarded(1'd1)) clint_s_xactor_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(clint_s_xactor_f_wr_resp_D_IN),
								  .ENQ(clint_s_xactor_f_wr_resp_ENQ),
								  .DEQ(clint_s_xactor_f_wr_resp_DEQ),
								  .CLR(clint_s_xactor_f_wr_resp_CLR),
								  .D_OUT(clint_s_xactor_f_wr_resp_D_OUT),
								  .FULL_N(clint_s_xactor_f_wr_resp_FULL_N),
								  .EMPTY_N(clint_s_xactor_f_wr_resp_EMPTY_N));

  // submodule core_reset_0
  ResetEither core_reset_0(.A_RST(RST_N_hartresets_0),
			   .B_RST(RST_N),
			   .RST_OUT(core_reset_0_RST_OUT));

  // submodule err_slave_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) err_slave_s_xactor_f_rd_addr(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_rd_addr_D_IN),
						       .ENQ(err_slave_s_xactor_f_rd_addr_ENQ),
						       .DEQ(err_slave_s_xactor_f_rd_addr_DEQ),
						       .CLR(err_slave_s_xactor_f_rd_addr_CLR),
						       .D_OUT(err_slave_s_xactor_f_rd_addr_D_OUT),
						       .FULL_N(err_slave_s_xactor_f_rd_addr_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_rd_addr_EMPTY_N));

  // submodule err_slave_s_xactor_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) err_slave_s_xactor_f_rd_data(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_rd_data_D_IN),
						       .ENQ(err_slave_s_xactor_f_rd_data_ENQ),
						       .DEQ(err_slave_s_xactor_f_rd_data_DEQ),
						       .CLR(err_slave_s_xactor_f_rd_data_CLR),
						       .D_OUT(err_slave_s_xactor_f_rd_data_D_OUT),
						       .FULL_N(err_slave_s_xactor_f_rd_data_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_rd_data_EMPTY_N));

  // submodule err_slave_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) err_slave_s_xactor_f_wr_addr(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_wr_addr_D_IN),
						       .ENQ(err_slave_s_xactor_f_wr_addr_ENQ),
						       .DEQ(err_slave_s_xactor_f_wr_addr_DEQ),
						       .CLR(err_slave_s_xactor_f_wr_addr_CLR),
						       .D_OUT(),
						       .FULL_N(err_slave_s_xactor_f_wr_addr_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_wr_addr_EMPTY_N));

  // submodule err_slave_s_xactor_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) err_slave_s_xactor_f_wr_data(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_wr_data_D_IN),
						       .ENQ(err_slave_s_xactor_f_wr_data_ENQ),
						       .DEQ(err_slave_s_xactor_f_wr_data_DEQ),
						       .CLR(err_slave_s_xactor_f_wr_data_CLR),
						       .D_OUT(err_slave_s_xactor_f_wr_data_D_OUT),
						       .FULL_N(err_slave_s_xactor_f_wr_data_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_wr_data_EMPTY_N));

  // submodule err_slave_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) err_slave_s_xactor_f_wr_resp(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_wr_resp_D_IN),
						       .ENQ(err_slave_s_xactor_f_wr_resp_ENQ),
						       .DEQ(err_slave_s_xactor_f_wr_resp_DEQ),
						       .CLR(err_slave_s_xactor_f_wr_resp_CLR),
						       .D_OUT(err_slave_s_xactor_f_wr_resp_D_OUT),
						       .FULL_N(err_slave_s_xactor_f_wr_resp_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_wr_resp_EMPTY_N));

  // submodule fabric_v_f_rd_err_user_0
  FIFO20 #(.guarded(1'd1)) fabric_v_f_rd_err_user_0(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_rd_err_user_0_ENQ),
						    .DEQ(fabric_v_f_rd_err_user_0_DEQ),
						    .CLR(fabric_v_f_rd_err_user_0_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_rd_err_user_1
  FIFO20 #(.guarded(1'd1)) fabric_v_f_rd_err_user_1(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_rd_err_user_1_ENQ),
						    .DEQ(fabric_v_f_rd_err_user_1_DEQ),
						    .CLR(fabric_v_f_rd_err_user_1_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_rd_err_user_2
  FIFO20 #(.guarded(1'd1)) fabric_v_f_rd_err_user_2(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_rd_err_user_2_ENQ),
						    .DEQ(fabric_v_f_rd_err_user_2_DEQ),
						    .CLR(fabric_v_f_rd_err_user_2_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_rd_err_user_3
  FIFO20 #(.guarded(1'd1)) fabric_v_f_rd_err_user_3(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_rd_err_user_3_ENQ),
						    .DEQ(fabric_v_f_rd_err_user_3_DEQ),
						    .CLR(fabric_v_f_rd_err_user_3_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_rd_mis_0
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_mis_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_0_D_IN),
							     .ENQ(fabric_v_f_rd_mis_0_ENQ),
							     .DEQ(fabric_v_f_rd_mis_0_DEQ),
							     .CLR(fabric_v_f_rd_mis_0_CLR),
							     .D_OUT(fabric_v_f_rd_mis_0_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_0_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_0_EMPTY_N));

  // submodule fabric_v_f_rd_mis_1
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_mis_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_1_D_IN),
							     .ENQ(fabric_v_f_rd_mis_1_ENQ),
							     .DEQ(fabric_v_f_rd_mis_1_DEQ),
							     .CLR(fabric_v_f_rd_mis_1_CLR),
							     .D_OUT(fabric_v_f_rd_mis_1_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_1_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_1_EMPTY_N));

  // submodule fabric_v_f_rd_mis_2
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_mis_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_2_D_IN),
							     .ENQ(fabric_v_f_rd_mis_2_ENQ),
							     .DEQ(fabric_v_f_rd_mis_2_DEQ),
							     .CLR(fabric_v_f_rd_mis_2_CLR),
							     .D_OUT(fabric_v_f_rd_mis_2_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_2_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_2_EMPTY_N));

  // submodule fabric_v_f_rd_mis_3
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_mis_3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_3_D_IN),
							     .ENQ(fabric_v_f_rd_mis_3_ENQ),
							     .DEQ(fabric_v_f_rd_mis_3_DEQ),
							     .CLR(fabric_v_f_rd_mis_3_CLR),
							     .D_OUT(fabric_v_f_rd_mis_3_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_3_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_3_EMPTY_N));

  // submodule fabric_v_f_rd_mis_4
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_mis_4(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_4_D_IN),
							     .ENQ(fabric_v_f_rd_mis_4_ENQ),
							     .DEQ(fabric_v_f_rd_mis_4_DEQ),
							     .CLR(fabric_v_f_rd_mis_4_CLR),
							     .D_OUT(fabric_v_f_rd_mis_4_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_4_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_4_EMPTY_N));

  // submodule fabric_v_f_rd_mis_5
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_mis_5(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_5_D_IN),
							     .ENQ(fabric_v_f_rd_mis_5_ENQ),
							     .DEQ(fabric_v_f_rd_mis_5_DEQ),
							     .CLR(fabric_v_f_rd_mis_5_CLR),
							     .D_OUT(fabric_v_f_rd_mis_5_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_5_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_5_EMPTY_N));

  // submodule fabric_v_f_rd_mis_6
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_mis_6(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_6_D_IN),
							     .ENQ(fabric_v_f_rd_mis_6_ENQ),
							     .DEQ(fabric_v_f_rd_mis_6_DEQ),
							     .CLR(fabric_v_f_rd_mis_6_CLR),
							     .D_OUT(fabric_v_f_rd_mis_6_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_6_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_6_EMPTY_N));

  // submodule fabric_v_f_rd_sjs_0
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_sjs_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_sjs_0_D_IN),
							     .ENQ(fabric_v_f_rd_sjs_0_ENQ),
							     .DEQ(fabric_v_f_rd_sjs_0_DEQ),
							     .CLR(fabric_v_f_rd_sjs_0_CLR),
							     .D_OUT(fabric_v_f_rd_sjs_0_D_OUT),
							     .FULL_N(fabric_v_f_rd_sjs_0_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_sjs_0_EMPTY_N));

  // submodule fabric_v_f_rd_sjs_1
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_sjs_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_sjs_1_D_IN),
							     .ENQ(fabric_v_f_rd_sjs_1_ENQ),
							     .DEQ(fabric_v_f_rd_sjs_1_DEQ),
							     .CLR(fabric_v_f_rd_sjs_1_CLR),
							     .D_OUT(fabric_v_f_rd_sjs_1_D_OUT),
							     .FULL_N(fabric_v_f_rd_sjs_1_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_sjs_1_EMPTY_N));

  // submodule fabric_v_f_rd_sjs_2
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_sjs_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_sjs_2_D_IN),
							     .ENQ(fabric_v_f_rd_sjs_2_ENQ),
							     .DEQ(fabric_v_f_rd_sjs_2_DEQ),
							     .CLR(fabric_v_f_rd_sjs_2_CLR),
							     .D_OUT(fabric_v_f_rd_sjs_2_D_OUT),
							     .FULL_N(fabric_v_f_rd_sjs_2_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_sjs_2_EMPTY_N));

  // submodule fabric_v_f_rd_sjs_3
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_rd_sjs_3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_sjs_3_D_IN),
							     .ENQ(fabric_v_f_rd_sjs_3_ENQ),
							     .DEQ(fabric_v_f_rd_sjs_3_DEQ),
							     .CLR(fabric_v_f_rd_sjs_3_CLR),
							     .D_OUT(fabric_v_f_rd_sjs_3_D_OUT),
							     .FULL_N(fabric_v_f_rd_sjs_3_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_sjs_3_EMPTY_N));

  // submodule fabric_v_f_wr_err_user_0
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wr_err_user_0(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_wr_err_user_0_ENQ),
						    .DEQ(fabric_v_f_wr_err_user_0_DEQ),
						    .CLR(fabric_v_f_wr_err_user_0_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_wr_err_user_1
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wr_err_user_1(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_wr_err_user_1_ENQ),
						    .DEQ(fabric_v_f_wr_err_user_1_DEQ),
						    .CLR(fabric_v_f_wr_err_user_1_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_wr_err_user_2
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wr_err_user_2(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_wr_err_user_2_ENQ),
						    .DEQ(fabric_v_f_wr_err_user_2_DEQ),
						    .CLR(fabric_v_f_wr_err_user_2_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_wr_err_user_3
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wr_err_user_3(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_wr_err_user_3_ENQ),
						    .DEQ(fabric_v_f_wr_err_user_3_DEQ),
						    .CLR(fabric_v_f_wr_err_user_3_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_wr_mis_0
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_mis_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_0_D_IN),
							     .ENQ(fabric_v_f_wr_mis_0_ENQ),
							     .DEQ(fabric_v_f_wr_mis_0_DEQ),
							     .CLR(fabric_v_f_wr_mis_0_CLR),
							     .D_OUT(fabric_v_f_wr_mis_0_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_0_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_0_EMPTY_N));

  // submodule fabric_v_f_wr_mis_1
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_mis_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_1_D_IN),
							     .ENQ(fabric_v_f_wr_mis_1_ENQ),
							     .DEQ(fabric_v_f_wr_mis_1_DEQ),
							     .CLR(fabric_v_f_wr_mis_1_CLR),
							     .D_OUT(fabric_v_f_wr_mis_1_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_1_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_1_EMPTY_N));

  // submodule fabric_v_f_wr_mis_2
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_mis_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_2_D_IN),
							     .ENQ(fabric_v_f_wr_mis_2_ENQ),
							     .DEQ(fabric_v_f_wr_mis_2_DEQ),
							     .CLR(fabric_v_f_wr_mis_2_CLR),
							     .D_OUT(fabric_v_f_wr_mis_2_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_2_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_2_EMPTY_N));

  // submodule fabric_v_f_wr_mis_3
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_mis_3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_3_D_IN),
							     .ENQ(fabric_v_f_wr_mis_3_ENQ),
							     .DEQ(fabric_v_f_wr_mis_3_DEQ),
							     .CLR(fabric_v_f_wr_mis_3_CLR),
							     .D_OUT(fabric_v_f_wr_mis_3_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_3_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_3_EMPTY_N));

  // submodule fabric_v_f_wr_mis_4
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_mis_4(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_4_D_IN),
							     .ENQ(fabric_v_f_wr_mis_4_ENQ),
							     .DEQ(fabric_v_f_wr_mis_4_DEQ),
							     .CLR(fabric_v_f_wr_mis_4_CLR),
							     .D_OUT(fabric_v_f_wr_mis_4_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_4_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_4_EMPTY_N));

  // submodule fabric_v_f_wr_mis_5
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_mis_5(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_5_D_IN),
							     .ENQ(fabric_v_f_wr_mis_5_ENQ),
							     .DEQ(fabric_v_f_wr_mis_5_DEQ),
							     .CLR(fabric_v_f_wr_mis_5_CLR),
							     .D_OUT(fabric_v_f_wr_mis_5_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_5_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_5_EMPTY_N));

  // submodule fabric_v_f_wr_mis_6
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_mis_6(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_6_D_IN),
							     .ENQ(fabric_v_f_wr_mis_6_ENQ),
							     .DEQ(fabric_v_f_wr_mis_6_DEQ),
							     .CLR(fabric_v_f_wr_mis_6_CLR),
							     .D_OUT(fabric_v_f_wr_mis_6_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_6_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_6_EMPTY_N));

  // submodule fabric_v_f_wr_sjs_0
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_sjs_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_sjs_0_D_IN),
							     .ENQ(fabric_v_f_wr_sjs_0_ENQ),
							     .DEQ(fabric_v_f_wr_sjs_0_DEQ),
							     .CLR(fabric_v_f_wr_sjs_0_CLR),
							     .D_OUT(fabric_v_f_wr_sjs_0_D_OUT),
							     .FULL_N(fabric_v_f_wr_sjs_0_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_sjs_0_EMPTY_N));

  // submodule fabric_v_f_wr_sjs_1
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_sjs_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_sjs_1_D_IN),
							     .ENQ(fabric_v_f_wr_sjs_1_ENQ),
							     .DEQ(fabric_v_f_wr_sjs_1_DEQ),
							     .CLR(fabric_v_f_wr_sjs_1_CLR),
							     .D_OUT(fabric_v_f_wr_sjs_1_D_OUT),
							     .FULL_N(fabric_v_f_wr_sjs_1_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_sjs_1_EMPTY_N));

  // submodule fabric_v_f_wr_sjs_2
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_sjs_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_sjs_2_D_IN),
							     .ENQ(fabric_v_f_wr_sjs_2_ENQ),
							     .DEQ(fabric_v_f_wr_sjs_2_DEQ),
							     .CLR(fabric_v_f_wr_sjs_2_CLR),
							     .D_OUT(fabric_v_f_wr_sjs_2_D_OUT),
							     .FULL_N(fabric_v_f_wr_sjs_2_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_sjs_2_EMPTY_N));

  // submodule fabric_v_f_wr_sjs_3
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wr_sjs_3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_sjs_3_D_IN),
							     .ENQ(fabric_v_f_wr_sjs_3_ENQ),
							     .DEQ(fabric_v_f_wr_sjs_3_DEQ),
							     .CLR(fabric_v_f_wr_sjs_3_CLR),
							     .D_OUT(fabric_v_f_wr_sjs_3_D_OUT),
							     .FULL_N(fabric_v_f_wr_sjs_3_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_sjs_3_EMPTY_N));

  // submodule fabric_v_f_wrd_err_user_0
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wrd_err_user_0(.RST(RST_N),
						     .CLK(CLK),
						     .ENQ(fabric_v_f_wrd_err_user_0_ENQ),
						     .DEQ(fabric_v_f_wrd_err_user_0_DEQ),
						     .CLR(fabric_v_f_wrd_err_user_0_CLR),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule fabric_v_f_wrd_err_user_1
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wrd_err_user_1(.RST(RST_N),
						     .CLK(CLK),
						     .ENQ(fabric_v_f_wrd_err_user_1_ENQ),
						     .DEQ(fabric_v_f_wrd_err_user_1_DEQ),
						     .CLR(fabric_v_f_wrd_err_user_1_CLR),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule fabric_v_f_wrd_err_user_2
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wrd_err_user_2(.RST(RST_N),
						     .CLK(CLK),
						     .ENQ(fabric_v_f_wrd_err_user_2_ENQ),
						     .DEQ(fabric_v_f_wrd_err_user_2_DEQ),
						     .CLR(fabric_v_f_wrd_err_user_2_CLR),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule fabric_v_f_wrd_err_user_3
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wrd_err_user_3(.RST(RST_N),
						     .CLK(CLK),
						     .ENQ(fabric_v_f_wrd_err_user_3_ENQ),
						     .DEQ(fabric_v_f_wrd_err_user_3_DEQ),
						     .CLR(fabric_v_f_wrd_err_user_3_CLR),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule fabric_v_f_wrd_mis_0
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_mis_0(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_mis_0_D_IN),
							      .ENQ(fabric_v_f_wrd_mis_0_ENQ),
							      .DEQ(fabric_v_f_wrd_mis_0_DEQ),
							      .CLR(fabric_v_f_wrd_mis_0_CLR),
							      .D_OUT(fabric_v_f_wrd_mis_0_D_OUT),
							      .FULL_N(fabric_v_f_wrd_mis_0_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_mis_0_EMPTY_N));

  // submodule fabric_v_f_wrd_mis_1
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_mis_1(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_mis_1_D_IN),
							      .ENQ(fabric_v_f_wrd_mis_1_ENQ),
							      .DEQ(fabric_v_f_wrd_mis_1_DEQ),
							      .CLR(fabric_v_f_wrd_mis_1_CLR),
							      .D_OUT(fabric_v_f_wrd_mis_1_D_OUT),
							      .FULL_N(fabric_v_f_wrd_mis_1_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_mis_1_EMPTY_N));

  // submodule fabric_v_f_wrd_mis_2
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_mis_2(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_mis_2_D_IN),
							      .ENQ(fabric_v_f_wrd_mis_2_ENQ),
							      .DEQ(fabric_v_f_wrd_mis_2_DEQ),
							      .CLR(fabric_v_f_wrd_mis_2_CLR),
							      .D_OUT(fabric_v_f_wrd_mis_2_D_OUT),
							      .FULL_N(fabric_v_f_wrd_mis_2_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_mis_2_EMPTY_N));

  // submodule fabric_v_f_wrd_mis_3
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_mis_3(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_mis_3_D_IN),
							      .ENQ(fabric_v_f_wrd_mis_3_ENQ),
							      .DEQ(fabric_v_f_wrd_mis_3_DEQ),
							      .CLR(fabric_v_f_wrd_mis_3_CLR),
							      .D_OUT(fabric_v_f_wrd_mis_3_D_OUT),
							      .FULL_N(fabric_v_f_wrd_mis_3_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_mis_3_EMPTY_N));

  // submodule fabric_v_f_wrd_mis_4
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_mis_4(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_mis_4_D_IN),
							      .ENQ(fabric_v_f_wrd_mis_4_ENQ),
							      .DEQ(fabric_v_f_wrd_mis_4_DEQ),
							      .CLR(fabric_v_f_wrd_mis_4_CLR),
							      .D_OUT(fabric_v_f_wrd_mis_4_D_OUT),
							      .FULL_N(fabric_v_f_wrd_mis_4_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_mis_4_EMPTY_N));

  // submodule fabric_v_f_wrd_mis_5
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_mis_5(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_mis_5_D_IN),
							      .ENQ(fabric_v_f_wrd_mis_5_ENQ),
							      .DEQ(fabric_v_f_wrd_mis_5_DEQ),
							      .CLR(fabric_v_f_wrd_mis_5_CLR),
							      .D_OUT(fabric_v_f_wrd_mis_5_D_OUT),
							      .FULL_N(fabric_v_f_wrd_mis_5_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_mis_5_EMPTY_N));

  // submodule fabric_v_f_wrd_mis_6
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_mis_6(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_mis_6_D_IN),
							      .ENQ(fabric_v_f_wrd_mis_6_ENQ),
							      .DEQ(fabric_v_f_wrd_mis_6_DEQ),
							      .CLR(fabric_v_f_wrd_mis_6_CLR),
							      .D_OUT(fabric_v_f_wrd_mis_6_D_OUT),
							      .FULL_N(fabric_v_f_wrd_mis_6_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_mis_6_EMPTY_N));

  // submodule fabric_v_f_wrd_sjs_0
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_sjs_0(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_sjs_0_D_IN),
							      .ENQ(fabric_v_f_wrd_sjs_0_ENQ),
							      .DEQ(fabric_v_f_wrd_sjs_0_DEQ),
							      .CLR(fabric_v_f_wrd_sjs_0_CLR),
							      .D_OUT(fabric_v_f_wrd_sjs_0_D_OUT),
							      .FULL_N(fabric_v_f_wrd_sjs_0_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_sjs_0_EMPTY_N));

  // submodule fabric_v_f_wrd_sjs_1
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_sjs_1(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_sjs_1_D_IN),
							      .ENQ(fabric_v_f_wrd_sjs_1_ENQ),
							      .DEQ(fabric_v_f_wrd_sjs_1_DEQ),
							      .CLR(fabric_v_f_wrd_sjs_1_CLR),
							      .D_OUT(fabric_v_f_wrd_sjs_1_D_OUT),
							      .FULL_N(fabric_v_f_wrd_sjs_1_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_sjs_1_EMPTY_N));

  // submodule fabric_v_f_wrd_sjs_2
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_sjs_2(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_sjs_2_D_IN),
							      .ENQ(fabric_v_f_wrd_sjs_2_ENQ),
							      .DEQ(fabric_v_f_wrd_sjs_2_DEQ),
							      .CLR(fabric_v_f_wrd_sjs_2_CLR),
							      .D_OUT(fabric_v_f_wrd_sjs_2_D_OUT),
							      .FULL_N(fabric_v_f_wrd_sjs_2_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_sjs_2_EMPTY_N));

  // submodule fabric_v_f_wrd_sjs_3
  FIFO2 #(.width(32'd3), .guarded(1'd1)) fabric_v_f_wrd_sjs_3(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fabric_v_f_wrd_sjs_3_D_IN),
							      .ENQ(fabric_v_f_wrd_sjs_3_ENQ),
							      .DEQ(fabric_v_f_wrd_sjs_3_DEQ),
							      .CLR(fabric_v_f_wrd_sjs_3_CLR),
							      .D_OUT(fabric_v_f_wrd_sjs_3_D_OUT),
							      .FULL_N(fabric_v_f_wrd_sjs_3_FULL_N),
							      .EMPTY_N(fabric_v_f_wrd_sjs_3_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_rd_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_rd_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_rd_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_rd_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_rd_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_rd_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_rd_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_rd_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_rd_data_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_rd_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_rd_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_rd_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_wr_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_wr_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_wr_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_wr_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_wr_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_wr_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_wr_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_wr_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_wr_data_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_wr_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_wr_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_wr_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_wr_resp_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_wr_resp_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_wr_resp_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_wr_resp_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_wr_resp_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_wr_resp_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_rd_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_rd_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_rd_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_rd_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_rd_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_rd_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_rd_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_rd_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_rd_data_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_rd_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_rd_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_rd_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_wr_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_wr_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_wr_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_wr_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_wr_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_wr_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_wr_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_wr_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_wr_data_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_wr_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_wr_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_wr_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_wr_resp_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_wr_resp_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_wr_resp_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_wr_resp_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_wr_resp_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_wr_resp_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_rd_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_rd_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_rd_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_rd_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_rd_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_rd_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_rd_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_rd_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_rd_data_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_rd_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_rd_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_rd_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_wr_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_wr_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_wr_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_wr_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_wr_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_wr_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_wr_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_wr_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_wr_data_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_wr_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_wr_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_wr_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_wr_resp_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_wr_resp_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_wr_resp_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_wr_resp_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_wr_resp_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_wr_resp_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_from_masters_3_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_3_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_3_f_rd_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_3_f_rd_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_3_f_rd_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_3_f_rd_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_3_f_rd_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_3_f_rd_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_3_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_from_masters_3_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_3_f_rd_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_3_f_rd_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_3_f_rd_data_DEQ),
								  .CLR(fabric_xactors_from_masters_3_f_rd_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_3_f_rd_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_3_f_rd_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_3_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_3_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_from_masters_3_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_3_f_wr_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_3_f_wr_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_3_f_wr_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_3_f_wr_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_3_f_wr_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_3_f_wr_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_3_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_from_masters_3_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_3_f_wr_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_3_f_wr_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_3_f_wr_data_DEQ),
								  .CLR(fabric_xactors_from_masters_3_f_wr_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_3_f_wr_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_3_f_wr_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_3_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_3_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_from_masters_3_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_3_f_wr_resp_D_IN),
								  .ENQ(fabric_xactors_from_masters_3_f_wr_resp_ENQ),
								  .DEQ(fabric_xactors_from_masters_3_f_wr_resp_DEQ),
								  .CLR(fabric_xactors_from_masters_3_f_wr_resp_CLR),
								  .D_OUT(fabric_xactors_from_masters_3_f_wr_resp_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_3_f_wr_resp_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_3_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_3_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_3_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_3_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_3_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_3_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_3_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_3_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_3_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_3_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_3_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_3_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_3_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_3_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N));

  // submodule main_memory_dut_dmemMSB
  BRAM2BELoad #(.FILENAME("code.mem"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd23),
		.DATA_WIDTH(32'd64),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd8),
		.MEMSIZE(24'd8388608),
		.BINARY(1'd0)) main_memory_dut_dmemMSB(.CLKA(CLK),
						       .CLKB(CLK),
						       .ADDRA(main_memory_dut_dmemMSB_ADDRA),
						       .ADDRB(main_memory_dut_dmemMSB_ADDRB),
						       .DIA(main_memory_dut_dmemMSB_DIA),
						       .DIB(main_memory_dut_dmemMSB_DIB),
						       .WEA(main_memory_dut_dmemMSB_WEA),
						       .WEB(main_memory_dut_dmemMSB_WEB),
						       .ENA(main_memory_dut_dmemMSB_ENA),
						       .ENB(main_memory_dut_dmemMSB_ENB),
						       .DOA(main_memory_dut_dmemMSB_DOA),
						       .DOB());

  // submodule main_memory_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) main_memory_s_xactor_f_rd_addr(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_rd_addr_D_IN),
							 .ENQ(main_memory_s_xactor_f_rd_addr_ENQ),
							 .DEQ(main_memory_s_xactor_f_rd_addr_DEQ),
							 .CLR(main_memory_s_xactor_f_rd_addr_CLR),
							 .D_OUT(main_memory_s_xactor_f_rd_addr_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_rd_addr_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_rd_addr_EMPTY_N));

  // submodule main_memory_s_xactor_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(1'd1)) main_memory_s_xactor_f_rd_data(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_rd_data_D_IN),
							 .ENQ(main_memory_s_xactor_f_rd_data_ENQ),
							 .DEQ(main_memory_s_xactor_f_rd_data_DEQ),
							 .CLR(main_memory_s_xactor_f_rd_data_CLR),
							 .D_OUT(main_memory_s_xactor_f_rd_data_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_rd_data_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_rd_data_EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) main_memory_s_xactor_f_wr_addr(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_wr_addr_D_IN),
							 .ENQ(main_memory_s_xactor_f_wr_addr_ENQ),
							 .DEQ(main_memory_s_xactor_f_wr_addr_DEQ),
							 .CLR(main_memory_s_xactor_f_wr_addr_CLR),
							 .D_OUT(main_memory_s_xactor_f_wr_addr_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_wr_addr_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_wr_addr_EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(1'd1)) main_memory_s_xactor_f_wr_data(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_wr_data_D_IN),
							 .ENQ(main_memory_s_xactor_f_wr_data_ENQ),
							 .DEQ(main_memory_s_xactor_f_wr_data_DEQ),
							 .CLR(main_memory_s_xactor_f_wr_data_CLR),
							 .D_OUT(main_memory_s_xactor_f_wr_data_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_wr_data_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_wr_data_EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(1'd1)) main_memory_s_xactor_f_wr_resp(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_wr_resp_D_IN),
							 .ENQ(main_memory_s_xactor_f_wr_resp_ENQ),
							 .DEQ(main_memory_s_xactor_f_wr_resp_DEQ),
							 .CLR(main_memory_s_xactor_f_wr_resp_CLR),
							 .D_OUT(main_memory_s_xactor_f_wr_resp_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_wr_resp_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_wr_resp_EMPTY_N));

  // submodule signature
  mksign_dump signature(.CLK(CLK),
			.RST_N(RST_N),
			.master_ARREADY(signature_master_ARREADY),
			.master_AWREADY(signature_master_AWREADY),
			.master_BID(signature_master_BID),
			.master_BRESP(signature_master_BRESP),
			.master_BVALID(signature_master_BVALID),
			.master_RDATA(signature_master_RDATA),
			.master_RID(signature_master_RID),
			.master_RLAST(signature_master_RLAST),
			.master_RRESP(signature_master_RRESP),
			.master_RVALID(signature_master_RVALID),
			.master_WREADY(signature_master_WREADY),
			.slave_ARADDR(signature_slave_ARADDR),
			.slave_ARBURST(signature_slave_ARBURST),
			.slave_ARID(signature_slave_ARID),
			.slave_ARLEN(signature_slave_ARLEN),
			.slave_ARPROT(signature_slave_ARPROT),
			.slave_ARSIZE(signature_slave_ARSIZE),
			.slave_ARVALID(signature_slave_ARVALID),
			.slave_AWADDR(signature_slave_AWADDR),
			.slave_AWBURST(signature_slave_AWBURST),
			.slave_AWID(signature_slave_AWID),
			.slave_AWLEN(signature_slave_AWLEN),
			.slave_AWPROT(signature_slave_AWPROT),
			.slave_AWSIZE(signature_slave_AWSIZE),
			.slave_AWVALID(signature_slave_AWVALID),
			.slave_BREADY(signature_slave_BREADY),
			.slave_RREADY(signature_slave_RREADY),
			.slave_WDATA(signature_slave_WDATA),
			.slave_WID(signature_slave_WID),
			.slave_WLAST(signature_slave_WLAST),
			.slave_WSTRB(signature_slave_WSTRB),
			.slave_WVALID(signature_slave_WVALID),
			.master_AWVALID(signature_master_AWVALID),
			.master_AWADDR(signature_master_AWADDR),
			.master_AWPROT(signature_master_AWPROT),
			.master_AWLEN(signature_master_AWLEN),
			.master_AWSIZE(signature_master_AWSIZE),
			.master_AWBURST(signature_master_AWBURST),
			.master_AWID(signature_master_AWID),
			.master_WVALID(signature_master_WVALID),
			.master_WDATA(signature_master_WDATA),
			.master_WSTRB(signature_master_WSTRB),
			.master_WLAST(signature_master_WLAST),
			.master_WID(signature_master_WID),
			.master_BREADY(signature_master_BREADY),
			.master_ARVALID(signature_master_ARVALID),
			.master_ARADDR(signature_master_ARADDR),
			.master_ARPROT(signature_master_ARPROT),
			.master_ARLEN(signature_master_ARLEN),
			.master_ARSIZE(signature_master_ARSIZE),
			.master_ARBURST(signature_master_ARBURST),
			.master_ARID(signature_master_ARID),
			.master_RREADY(signature_master_RREADY),
			.slave_AWREADY(signature_slave_AWREADY),
			.slave_WREADY(signature_slave_WREADY),
			.slave_BVALID(signature_slave_BVALID),
			.slave_BRESP(signature_slave_BRESP),
			.slave_BID(signature_slave_BID),
			.slave_ARREADY(signature_slave_ARREADY),
			.slave_RVALID(signature_slave_RVALID),
			.slave_RRESP(signature_slave_RRESP),
			.slave_RDATA(signature_slave_RDATA),
			.slave_RLAST(signature_slave_RLAST),
			.slave_RID(signature_slave_RID));

  // submodule uart_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd52), .guarded(1'd1)) uart_s_xactor_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(uart_s_xactor_f_rd_addr_D_IN),
								  .ENQ(uart_s_xactor_f_rd_addr_ENQ),
								  .DEQ(uart_s_xactor_f_rd_addr_DEQ),
								  .CLR(uart_s_xactor_f_rd_addr_CLR),
								  .D_OUT(uart_s_xactor_f_rd_addr_D_OUT),
								  .FULL_N(uart_s_xactor_f_rd_addr_FULL_N),
								  .EMPTY_N(uart_s_xactor_f_rd_addr_EMPTY_N));

  // submodule uart_s_xactor_f_rd_data
  FIFO2 #(.width(32'd71), .guarded(1'd1)) uart_s_xactor_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(uart_s_xactor_f_rd_data_D_IN),
								  .ENQ(uart_s_xactor_f_rd_data_ENQ),
								  .DEQ(uart_s_xactor_f_rd_data_DEQ),
								  .CLR(uart_s_xactor_f_rd_data_CLR),
								  .D_OUT(uart_s_xactor_f_rd_data_D_OUT),
								  .FULL_N(uart_s_xactor_f_rd_data_FULL_N),
								  .EMPTY_N(uart_s_xactor_f_rd_data_EMPTY_N));

  // submodule uart_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd52), .guarded(1'd1)) uart_s_xactor_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(uart_s_xactor_f_wr_addr_D_IN),
								  .ENQ(uart_s_xactor_f_wr_addr_ENQ),
								  .DEQ(uart_s_xactor_f_wr_addr_DEQ),
								  .CLR(uart_s_xactor_f_wr_addr_CLR),
								  .D_OUT(uart_s_xactor_f_wr_addr_D_OUT),
								  .FULL_N(uart_s_xactor_f_wr_addr_FULL_N),
								  .EMPTY_N(uart_s_xactor_f_wr_addr_EMPTY_N));

  // submodule uart_s_xactor_f_wr_data
  FIFO2 #(.width(32'd77), .guarded(1'd1)) uart_s_xactor_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(uart_s_xactor_f_wr_data_D_IN),
								  .ENQ(uart_s_xactor_f_wr_data_ENQ),
								  .DEQ(uart_s_xactor_f_wr_data_DEQ),
								  .CLR(uart_s_xactor_f_wr_data_CLR),
								  .D_OUT(uart_s_xactor_f_wr_data_D_OUT),
								  .FULL_N(uart_s_xactor_f_wr_data_FULL_N),
								  .EMPTY_N(uart_s_xactor_f_wr_data_EMPTY_N));

  // submodule uart_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd6), .guarded(1'd1)) uart_s_xactor_f_wr_resp(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(uart_s_xactor_f_wr_resp_D_IN),
								 .ENQ(uart_s_xactor_f_wr_resp_ENQ),
								 .DEQ(uart_s_xactor_f_wr_resp_DEQ),
								 .CLR(uart_s_xactor_f_wr_resp_CLR),
								 .D_OUT(uart_s_xactor_f_wr_resp_D_OUT),
								 .FULL_N(uart_s_xactor_f_wr_resp_FULL_N),
								 .EMPTY_N(uart_s_xactor_f_wr_resp_EMPTY_N));

  // submodule uart_user_ifc_uart_baudGen_rBaudCounter
  Counter #(.width(32'd16),
	    .init(16'd0)) uart_user_ifc_uart_baudGen_rBaudCounter(.CLK(CLK),
								  .RST(RST_N),
								  .DATA_A(uart_user_ifc_uart_baudGen_rBaudCounter_DATA_A),
								  .DATA_B(uart_user_ifc_uart_baudGen_rBaudCounter_DATA_B),
								  .DATA_C(uart_user_ifc_uart_baudGen_rBaudCounter_DATA_C),
								  .DATA_F(uart_user_ifc_uart_baudGen_rBaudCounter_DATA_F),
								  .ADDA(uart_user_ifc_uart_baudGen_rBaudCounter_ADDA),
								  .ADDB(uart_user_ifc_uart_baudGen_rBaudCounter_ADDB),
								  .SETC(uart_user_ifc_uart_baudGen_rBaudCounter_SETC),
								  .SETF(uart_user_ifc_uart_baudGen_rBaudCounter_SETF),
								  .Q_OUT(uart_user_ifc_uart_baudGen_rBaudCounter_Q_OUT));

  // submodule uart_user_ifc_uart_baudGen_rBaudTickCounter
  Counter #(.width(32'd3),
	    .init(3'd0)) uart_user_ifc_uart_baudGen_rBaudTickCounter(.CLK(CLK),
								     .RST(RST_N),
								     .DATA_A(uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_A),
								     .DATA_B(uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_B),
								     .DATA_C(uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_C),
								     .DATA_F(uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_F),
								     .ADDA(uart_user_ifc_uart_baudGen_rBaudTickCounter_ADDA),
								     .ADDB(uart_user_ifc_uart_baudGen_rBaudTickCounter_ADDB),
								     .SETC(uart_user_ifc_uart_baudGen_rBaudTickCounter_SETC),
								     .SETF(uart_user_ifc_uart_baudGen_rBaudTickCounter_SETF),
								     .Q_OUT(uart_user_ifc_uart_baudGen_rBaudTickCounter_Q_OUT));

  // submodule uart_user_ifc_uart_fifoRecv
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) uart_user_ifc_uart_fifoRecv(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(uart_user_ifc_uart_fifoRecv_D_IN),
							  .ENQ(uart_user_ifc_uart_fifoRecv_ENQ),
							  .DEQ(uart_user_ifc_uart_fifoRecv_DEQ),
							  .CLR(uart_user_ifc_uart_fifoRecv_CLR),
							  .D_OUT(uart_user_ifc_uart_fifoRecv_D_OUT),
							  .FULL_N(uart_user_ifc_uart_fifoRecv_FULL_N),
							  .EMPTY_N(uart_user_ifc_uart_fifoRecv_EMPTY_N));

  // submodule uart_user_ifc_uart_fifoXmit
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) uart_user_ifc_uart_fifoXmit(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(uart_user_ifc_uart_fifoXmit_D_IN),
							  .ENQ(uart_user_ifc_uart_fifoXmit_ENQ),
							  .DEQ(uart_user_ifc_uart_fifoXmit_DEQ),
							  .CLR(uart_user_ifc_uart_fifoXmit_CLR),
							  .D_OUT(uart_user_ifc_uart_fifoXmit_D_OUT),
							  .FULL_N(uart_user_ifc_uart_fifoXmit_FULL_N),
							  .EMPTY_N(uart_user_ifc_uart_fifoXmit_EMPTY_N));

  // rule RL_rl_connect_debug_interrupt
  assign CAN_FIRE_RL_rl_connect_debug_interrupt = EN_ma_hart_interrupts ;
  assign WILL_FIRE_RL_rl_connect_debug_interrupt = EN_ma_hart_interrupts ;

  // rule RL_rl_connect_available
  assign CAN_FIRE_RL_rl_connect_available = 1'd1 ;
  assign WILL_FIRE_RL_rl_connect_available = 1'd1 ;

  // rule RL_mkConnectionVtoAf
  assign CAN_FIRE_RL_mkConnectionVtoAf = 1'd1 ;
  assign WILL_FIRE_RL_mkConnectionVtoAf = 1'd1 ;

  // rule RL_rl_wr_addr_channel
  assign CAN_FIRE_RL_rl_wr_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel = 1'd1 ;

  // rule RL_rl_wr_data_channel
  assign CAN_FIRE_RL_rl_wr_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel = 1'd1 ;

  // rule RL_rl_wr_response_channel
  assign CAN_FIRE_RL_rl_wr_response_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel = 1'd1 ;

  // rule RL_rl_rd_addr_channel
  assign CAN_FIRE_RL_rl_rd_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel = 1'd1 ;

  // rule RL_rl_rd_data_channel
  assign CAN_FIRE_RL_rl_rd_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel = 1'd1 ;

  // rule RL_rl_wr_addr_channel_1
  assign CAN_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;

  // rule RL_rl_wr_data_channel_1
  assign CAN_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;

  // rule RL_rl_wr_response_channel_1
  assign CAN_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_1
  assign CAN_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;

  // rule RL_rl_rd_data_channel_1
  assign CAN_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_2
  assign CAN_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;

  // rule RL_rl_wr_data_channel_2
  assign CAN_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;

  // rule RL_rl_wr_response_channel_2
  assign CAN_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_2
  assign CAN_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;

  // rule RL_rl_rd_data_channel_2
  assign CAN_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_3
  assign CAN_FIRE_RL_rl_wr_addr_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_3 = 1'd1 ;

  // rule RL_rl_wr_data_channel_3
  assign CAN_FIRE_RL_rl_wr_data_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_3 = 1'd1 ;

  // rule RL_rl_wr_response_channel_3
  assign CAN_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_3
  assign CAN_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;

  // rule RL_rl_rd_data_channel_3
  assign CAN_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_4
  assign CAN_FIRE_RL_rl_wr_addr_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_4 = 1'd1 ;

  // rule RL_rl_wr_data_channel_4
  assign CAN_FIRE_RL_rl_wr_data_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_4 = 1'd1 ;

  // rule RL_rl_wr_response_channel_4
  assign CAN_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_4
  assign CAN_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;

  // rule RL_rl_rd_data_channel_4
  assign CAN_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_5
  assign CAN_FIRE_RL_rl_wr_addr_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_5 = 1'd1 ;

  // rule RL_rl_wr_data_channel_5
  assign CAN_FIRE_RL_rl_wr_data_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_5 = 1'd1 ;

  // rule RL_rl_wr_response_channel_5
  assign CAN_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_5
  assign CAN_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;

  // rule RL_rl_rd_data_channel_5
  assign CAN_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_6
  assign CAN_FIRE_RL_rl_wr_addr_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_6 = 1'd1 ;

  // rule RL_rl_wr_data_channel_6
  assign CAN_FIRE_RL_rl_wr_data_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_6 = 1'd1 ;

  // rule RL_rl_wr_response_channel_6
  assign CAN_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_6
  assign CAN_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;

  // rule RL_rl_rd_data_channel_6
  assign CAN_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_7
  assign CAN_FIRE_RL_rl_wr_addr_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_7 = 1'd1 ;

  // rule RL_rl_wr_data_channel_7
  assign CAN_FIRE_RL_rl_wr_data_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_7 = 1'd1 ;

  // rule RL_rl_wr_response_channel_7
  assign CAN_FIRE_RL_rl_wr_response_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_7 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_7
  assign CAN_FIRE_RL_rl_rd_addr_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_7 = 1'd1 ;

  // rule RL_rl_rd_data_channel_7
  assign CAN_FIRE_RL_rl_rd_data_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_7 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_8
  assign CAN_FIRE_RL_rl_wr_addr_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_8 = 1'd1 ;

  // rule RL_rl_wr_data_channel_8
  assign CAN_FIRE_RL_rl_wr_data_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_8 = 1'd1 ;

  // rule RL_rl_wr_response_channel_8
  assign CAN_FIRE_RL_rl_wr_response_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_8 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_8
  assign CAN_FIRE_RL_rl_rd_addr_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_8 = 1'd1 ;

  // rule RL_rl_rd_data_channel_8
  assign CAN_FIRE_RL_rl_rd_data_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_8 = 1'd1 ;

  // rule RL_mkConnectionGetPut
  assign CAN_FIRE_RL_mkConnectionGetPut = 1'd1 ;
  assign WILL_FIRE_RL_mkConnectionGetPut = 1'd1 ;

  // rule RL_rl_connect_plic
  assign CAN_FIRE_RL_rl_connect_plic = 1'd1 ;
  assign WILL_FIRE_RL_rl_connect_plic = 1'd1 ;

  // rule RL_rl_connect_clint_msip
  assign CAN_FIRE_RL_rl_connect_clint_msip = 1'd1 ;
  assign WILL_FIRE_RL_rl_connect_clint_msip = 1'd1 ;

  // rule RL_mkConnectionGetPut_1
  assign CAN_FIRE_RL_mkConnectionGetPut_1 = 1'd1 ;
  assign WILL_FIRE_RL_mkConnectionGetPut_1 = 1'd1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d14 &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d35 &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d54 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d63 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_3
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d74 &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d83 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_4
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d95 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d106 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_5
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d117 &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d126 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_6
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d138 &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d143 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_7
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 =
	     fabric_xactors_to_slaves_0_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d155 &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_8
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 =
	     fabric_xactors_to_slaves_1_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d172 &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_9
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 =
	     fabric_xactors_to_slaves_2_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d187 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d196 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_10
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 =
	     fabric_xactors_to_slaves_3_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d203 &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d212 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_11
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 =
	     fabric_xactors_to_slaves_4_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d220 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d231 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_12
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 =
	     fabric_xactors_to_slaves_5_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d238 &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d247 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_13
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 =
	     fabric_xactors_to_slaves_6_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d255 &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d260 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_14
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 =
	     fabric_xactors_to_slaves_0_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d272 &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_15
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 =
	     fabric_xactors_to_slaves_1_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d289 &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_16
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 =
	     fabric_xactors_to_slaves_2_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d304 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_17
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 =
	     fabric_xactors_to_slaves_3_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d320 &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_18
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 =
	     fabric_xactors_to_slaves_4_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d337 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d348 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_19
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 =
	     fabric_xactors_to_slaves_5_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d355 &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d364 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_20
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 =
	     fabric_xactors_to_slaves_6_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d372 &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d377 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_21
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 =
	     fabric_xactors_to_slaves_0_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d389 &&
	     !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_22
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 =
	     fabric_xactors_to_slaves_1_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d406 &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395) &&
	     !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410 &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_23
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 =
	     fabric_xactors_to_slaves_2_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d421 &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d430 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_24
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 =
	     fabric_xactors_to_slaves_3_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d437 &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395) &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d446 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_25
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 =
	     fabric_xactors_to_slaves_4_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d454 &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d465 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_26
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 =
	     fabric_xactors_to_slaves_5_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d472 &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395) &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d481 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_27
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 =
	     fabric_xactors_to_slaves_6_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d489 &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395) &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d494 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wrd_mis_0_EMPTY_N &&
	     fabric_v_f_wrd_sjs_0_EMPTY_N &&
	     fabric_v_f_wrd_mis_0_D_OUT == 3'd0 &&
	     fabric_v_f_wrd_sjs_0_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wrd_mis_1_EMPTY_N &&
	     fabric_v_f_wrd_sjs_0_EMPTY_N &&
	     fabric_v_f_wrd_mis_1_D_OUT == 3'd0 &&
	     fabric_v_f_wrd_sjs_0_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wrd_mis_2_EMPTY_N &&
	     fabric_v_f_wrd_sjs_0_EMPTY_N &&
	     fabric_v_f_wrd_mis_2_D_OUT == 3'd0 &&
	     fabric_v_f_wrd_sjs_0_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_3
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_v_f_wrd_mis_3_EMPTY_N &&
	     fabric_v_f_wrd_sjs_0_EMPTY_N &&
	     fabric_v_f_wrd_mis_3_D_OUT == 3'd0 &&
	     fabric_v_f_wrd_sjs_0_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_4
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wrd_mis_4_EMPTY_N &&
	     fabric_v_f_wrd_sjs_0_EMPTY_N &&
	     fabric_v_f_wrd_mis_4_D_OUT == 3'd0 &&
	     fabric_v_f_wrd_sjs_0_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_5
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wrd_mis_5_EMPTY_N &&
	     fabric_v_f_wrd_sjs_0_EMPTY_N &&
	     fabric_v_f_wrd_mis_5_D_OUT == 3'd0 &&
	     fabric_v_f_wrd_sjs_0_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_6
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wrd_mis_6_EMPTY_N &&
	     fabric_v_f_wrd_sjs_0_EMPTY_N &&
	     fabric_v_f_wrd_mis_6_D_OUT == 3'd0 &&
	     fabric_v_f_wrd_sjs_0_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_7
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 =
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_0_EMPTY_N &&
	     fabric_v_f_wrd_sjs_1_EMPTY_N &&
	     fabric_v_f_wrd_mis_0_D_OUT == 3'd1 &&
	     fabric_v_f_wrd_sjs_1_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_8
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 =
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_1_EMPTY_N &&
	     fabric_v_f_wrd_sjs_1_EMPTY_N &&
	     fabric_v_f_wrd_mis_1_D_OUT == 3'd1 &&
	     fabric_v_f_wrd_sjs_1_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_9
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 =
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_2_EMPTY_N &&
	     fabric_v_f_wrd_sjs_1_EMPTY_N &&
	     fabric_v_f_wrd_mis_2_D_OUT == 3'd1 &&
	     fabric_v_f_wrd_sjs_1_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_10
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 =
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_3_EMPTY_N &&
	     fabric_v_f_wrd_sjs_1_EMPTY_N &&
	     fabric_v_f_wrd_mis_3_D_OUT == 3'd1 &&
	     fabric_v_f_wrd_sjs_1_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_11
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 =
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_4_EMPTY_N &&
	     fabric_v_f_wrd_sjs_1_EMPTY_N &&
	     fabric_v_f_wrd_mis_4_D_OUT == 3'd1 &&
	     fabric_v_f_wrd_sjs_1_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_12
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 =
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_5_EMPTY_N &&
	     fabric_v_f_wrd_sjs_1_EMPTY_N &&
	     fabric_v_f_wrd_mis_5_D_OUT == 3'd1 &&
	     fabric_v_f_wrd_sjs_1_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_13
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 =
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_6_EMPTY_N &&
	     fabric_v_f_wrd_sjs_1_EMPTY_N &&
	     fabric_v_f_wrd_mis_6_D_OUT == 3'd1 &&
	     fabric_v_f_wrd_sjs_1_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_14
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 =
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_0_EMPTY_N &&
	     fabric_v_f_wrd_sjs_2_EMPTY_N &&
	     fabric_v_f_wrd_mis_0_D_OUT == 3'd2 &&
	     fabric_v_f_wrd_sjs_2_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_15
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 =
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_1_EMPTY_N &&
	     fabric_v_f_wrd_sjs_2_EMPTY_N &&
	     fabric_v_f_wrd_mis_1_D_OUT == 3'd2 &&
	     fabric_v_f_wrd_sjs_2_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_16
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 =
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_2_EMPTY_N &&
	     fabric_v_f_wrd_sjs_2_EMPTY_N &&
	     fabric_v_f_wrd_mis_2_D_OUT == 3'd2 &&
	     fabric_v_f_wrd_sjs_2_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_17
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 =
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_3_EMPTY_N &&
	     fabric_v_f_wrd_sjs_2_EMPTY_N &&
	     fabric_v_f_wrd_mis_3_D_OUT == 3'd2 &&
	     fabric_v_f_wrd_sjs_2_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_18
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 =
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_4_EMPTY_N &&
	     fabric_v_f_wrd_sjs_2_EMPTY_N &&
	     fabric_v_f_wrd_mis_4_D_OUT == 3'd2 &&
	     fabric_v_f_wrd_sjs_2_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_19
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 =
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_5_EMPTY_N &&
	     fabric_v_f_wrd_sjs_2_EMPTY_N &&
	     fabric_v_f_wrd_mis_5_D_OUT == 3'd2 &&
	     fabric_v_f_wrd_sjs_2_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_20
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 =
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_6_EMPTY_N &&
	     fabric_v_f_wrd_sjs_2_EMPTY_N &&
	     fabric_v_f_wrd_mis_6_D_OUT == 3'd2 &&
	     fabric_v_f_wrd_sjs_2_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_21
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 =
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_0_EMPTY_N &&
	     fabric_v_f_wrd_sjs_3_EMPTY_N &&
	     fabric_v_f_wrd_mis_0_D_OUT == 3'd3 &&
	     fabric_v_f_wrd_sjs_3_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_22
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 =
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_1_EMPTY_N &&
	     fabric_v_f_wrd_sjs_3_EMPTY_N &&
	     fabric_v_f_wrd_mis_1_D_OUT == 3'd3 &&
	     fabric_v_f_wrd_sjs_3_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_23
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 =
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_2_EMPTY_N &&
	     fabric_v_f_wrd_sjs_3_EMPTY_N &&
	     fabric_v_f_wrd_mis_2_D_OUT == 3'd3 &&
	     fabric_v_f_wrd_sjs_3_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_24
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 =
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_3_EMPTY_N &&
	     fabric_v_f_wrd_sjs_3_EMPTY_N &&
	     fabric_v_f_wrd_mis_3_D_OUT == 3'd3 &&
	     fabric_v_f_wrd_sjs_3_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_25
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 =
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_4_EMPTY_N &&
	     fabric_v_f_wrd_sjs_3_EMPTY_N &&
	     fabric_v_f_wrd_mis_4_D_OUT == 3'd3 &&
	     fabric_v_f_wrd_sjs_3_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_26
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 =
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_5_EMPTY_N &&
	     fabric_v_f_wrd_sjs_3_EMPTY_N &&
	     fabric_v_f_wrd_mis_5_D_OUT == 3'd3 &&
	     fabric_v_f_wrd_sjs_3_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_27
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 =
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wrd_mis_6_EMPTY_N &&
	     fabric_v_f_wrd_sjs_3_EMPTY_N &&
	     fabric_v_f_wrd_mis_6_D_OUT == 3'd3 &&
	     fabric_v_f_wrd_sjs_3_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_0_FULL_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_1
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_1_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_1_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_2
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_2_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_2_FULL_N &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d754 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_3
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_3_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_3_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d768 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_4
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_4_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_4_FULL_N &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d785 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_5
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_5_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_5_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d799 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_6
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_6_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_6_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d810 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_7
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     fabric_xactors_to_slaves_0_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_0_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_8
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     fabric_xactors_to_slaves_1_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_9
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     fabric_xactors_to_slaves_2_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_2_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d844 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_10
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     fabric_xactors_to_slaves_3_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_3_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d855 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_11
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     fabric_xactors_to_slaves_4_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_4_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d869 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_12
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     fabric_xactors_to_slaves_5_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_5_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d880 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_13
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 =
	     fabric_xactors_to_slaves_6_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_6_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d888 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_14
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     fabric_xactors_to_slaves_0_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_0_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_15
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 =
	     fabric_xactors_to_slaves_1_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_1_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_16
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 =
	     fabric_xactors_to_slaves_2_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d922 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_17
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 =
	     fabric_xactors_to_slaves_3_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_3_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d933 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_18
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 =
	     fabric_xactors_to_slaves_4_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_4_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d947 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_19
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 =
	     fabric_xactors_to_slaves_5_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_5_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d958 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_20
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 =
	     fabric_xactors_to_slaves_6_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_6_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d966 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_21
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 =
	     fabric_xactors_to_slaves_0_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_0_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_3_FULL_N &&
	     !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_22
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 =
	     fabric_xactors_to_slaves_1_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_1_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_3_FULL_N &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978) &&
	     !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985 &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_23
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 =
	     fabric_xactors_to_slaves_2_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_2_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_3_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1000 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_24
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 =
	     fabric_xactors_to_slaves_3_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_3_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_3_FULL_N &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978) &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1011 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_25
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 =
	     fabric_xactors_to_slaves_4_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_4_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_3_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1025 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_26
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 =
	     fabric_xactors_to_slaves_5_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_5_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_3_FULL_N &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978) &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1036 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_27
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 =
	     fabric_xactors_to_slaves_6_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_6_FULL_N &&
	     fabric_xactors_from_masters_3_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_3_FULL_N &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978) &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1044 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     fabric_v_f_wr_mis_0_EMPTY_N && fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_0_D_OUT == 3'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_1_D_OUT == 3'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_2_D_OUT == 3'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_3_D_OUT == 3'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_4_D_OUT == 3'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_5_D_OUT == 3'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_6_D_OUT == 3'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     fabric_v_f_wr_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_0_D_OUT == 3'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     fabric_v_f_wr_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_1_D_OUT == 3'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     fabric_v_f_wr_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_2_D_OUT == 3'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     fabric_v_f_wr_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_3_D_OUT == 3'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     fabric_v_f_wr_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_4_D_OUT == 3'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     fabric_v_f_wr_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_5_D_OUT == 3'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     fabric_v_f_wr_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_6_D_OUT == 3'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     fabric_v_f_wr_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_0_D_OUT == 3'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_15
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 =
	     fabric_v_f_wr_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_1_D_OUT == 3'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_16
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 =
	     fabric_v_f_wr_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_2_D_OUT == 3'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_17
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 =
	     fabric_v_f_wr_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_3_D_OUT == 3'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_18
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 =
	     fabric_v_f_wr_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_4_D_OUT == 3'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_19
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 =
	     fabric_v_f_wr_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_5_D_OUT == 3'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_20
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 =
	     fabric_v_f_wr_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_6_D_OUT == 3'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_21
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 =
	     fabric_v_f_wr_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_0_D_OUT == 3'd3 &&
	     fabric_v_f_wr_sjs_3_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_22
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 =
	     fabric_v_f_wr_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_1_D_OUT == 3'd3 &&
	     fabric_v_f_wr_sjs_3_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_23
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 =
	     fabric_v_f_wr_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_2_D_OUT == 3'd3 &&
	     fabric_v_f_wr_sjs_3_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_24
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 =
	     fabric_v_f_wr_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_3_D_OUT == 3'd3 &&
	     fabric_v_f_wr_sjs_3_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_25
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 =
	     fabric_v_f_wr_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_4_D_OUT == 3'd3 &&
	     fabric_v_f_wr_sjs_3_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_26
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 =
	     fabric_v_f_wr_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_5_D_OUT == 3'd3 &&
	     fabric_v_f_wr_sjs_3_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_27
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 =
	     fabric_v_f_wr_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_6_D_OUT == 3'd3 &&
	     fabric_v_f_wr_sjs_3_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     fabric_v_f_rd_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_v_f_rd_mis_0_D_OUT == 3'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_v_f_rd_mis_1_D_OUT == 3'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_v_f_rd_mis_2_D_OUT == 3'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_v_f_rd_mis_3_D_OUT == 3'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_v_f_rd_mis_4_D_OUT == 3'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_v_f_rd_mis_5_D_OUT == 3'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_v_f_rd_mis_6_D_OUT == 3'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     fabric_v_f_rd_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_v_f_rd_mis_0_D_OUT == 3'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     fabric_v_f_rd_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_v_f_rd_mis_1_D_OUT == 3'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     fabric_v_f_rd_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_v_f_rd_mis_2_D_OUT == 3'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     fabric_v_f_rd_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_v_f_rd_mis_3_D_OUT == 3'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     fabric_v_f_rd_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_v_f_rd_mis_4_D_OUT == 3'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     fabric_v_f_rd_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_v_f_rd_mis_5_D_OUT == 3'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     fabric_v_f_rd_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_v_f_rd_mis_6_D_OUT == 3'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     fabric_v_f_rd_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_v_f_rd_mis_0_D_OUT == 3'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_15
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 =
	     fabric_v_f_rd_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_v_f_rd_mis_1_D_OUT == 3'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_16
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 =
	     fabric_v_f_rd_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_v_f_rd_mis_2_D_OUT == 3'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_17
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 =
	     fabric_v_f_rd_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_v_f_rd_mis_3_D_OUT == 3'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_18
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 =
	     fabric_v_f_rd_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_v_f_rd_mis_4_D_OUT == 3'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_19
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 =
	     fabric_v_f_rd_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_v_f_rd_mis_5_D_OUT == 3'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_20
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 =
	     fabric_v_f_rd_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_v_f_rd_mis_6_D_OUT == 3'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_21
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 =
	     fabric_v_f_rd_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_3_EMPTY_N &&
	     fabric_v_f_rd_mis_0_D_OUT == 3'd3 &&
	     fabric_v_f_rd_sjs_3_D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_22
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 =
	     fabric_v_f_rd_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_3_EMPTY_N &&
	     fabric_v_f_rd_mis_1_D_OUT == 3'd3 &&
	     fabric_v_f_rd_sjs_3_D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_23
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 =
	     fabric_v_f_rd_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_3_EMPTY_N &&
	     fabric_v_f_rd_mis_2_D_OUT == 3'd3 &&
	     fabric_v_f_rd_sjs_3_D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_24
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 =
	     fabric_v_f_rd_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_3_EMPTY_N &&
	     fabric_v_f_rd_mis_3_D_OUT == 3'd3 &&
	     fabric_v_f_rd_sjs_3_D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_25
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 =
	     fabric_v_f_rd_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_3_EMPTY_N &&
	     fabric_v_f_rd_mis_4_D_OUT == 3'd3 &&
	     fabric_v_f_rd_sjs_3_D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_26
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 =
	     fabric_v_f_rd_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_3_EMPTY_N &&
	     fabric_v_f_rd_mis_5_D_OUT == 3'd3 &&
	     fabric_v_f_rd_sjs_3_D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_27
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 =
	     fabric_v_f_rd_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_rd_data_FULL_N &&
	     fabric_v_f_rd_sjs_3_EMPTY_N &&
	     fabric_v_f_rd_mis_6_D_OUT == 3'd3 &&
	     fabric_v_f_rd_sjs_3_D_OUT == 3'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ;

  // rule RL_uart_capture_read_request
  assign CAN_FIRE_RL_uart_capture_read_request =
	     uart_s_xactor_f_rd_addr_EMPTY_N &&
	     uart_s_xactor_f_rd_data_FULL_N &&
	     uart_rg_rdburst_count == 8'd0 ;
  assign WILL_FIRE_RL_uart_capture_read_request =
	     CAN_FIRE_RL_uart_capture_read_request ;

  // rule RL_uart_burst_reads
  assign CAN_FIRE_RL_uart_burst_reads =
	     uart_s_xactor_f_rd_data_FULL_N && uart_rg_rdburst_count != 8'd0 ;
  assign WILL_FIRE_RL_uart_burst_reads = CAN_FIRE_RL_uart_burst_reads ;

  // rule RL_uart_user_ifc_rl_send_rx_threshold
  assign CAN_FIRE_RL_uart_user_ifc_rl_send_rx_threshold = 1'd1 ;
  assign WILL_FIRE_RL_uart_user_ifc_rl_send_rx_threshold = 1'd1 ;

  // rule RL_uart_user_ifc_uart_baudGen_baud_count_wire
  assign CAN_FIRE_RL_uart_user_ifc_uart_baudGen_baud_count_wire = 1'd1 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_baudGen_baud_count_wire = 1'd1 ;

  // rule RL_uart_user_ifc_uart_baud_generator_clock_enable
  assign CAN_FIRE_RL_uart_user_ifc_uart_baud_generator_clock_enable = 1'd1 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_baud_generator_clock_enable = 1'd1 ;

  // rule RL_uart_user_ifc_uart_receive_wait_for_start_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit =
	     uart_user_ifc_uart_rRecvState == 3'd0 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit ;

  // rule RL_uart_user_ifc_uart_receive_find_center_of_bit_cell
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell =
	     uart_user_ifc_uart_rRecvState == 3'd1 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell ;

  // rule RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample =
	     uart_user_ifc_uart_rRecvState == 3'd2 &&
	     uart_user_ifc_uart_rRecvCellCount == 4'hF &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample ;

  // rule RL_uart_user_ifc_uart_receive_bit_cell_time_counter
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;

  // rule RL_uart_user_ifc_uart_receive_sample_pin
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_sample_pin =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_sample_pin =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // rule RL_uart_user_ifc_uart_receive_parity_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_parity_bit =
	     uart_user_ifc_uart_rRecvState == 3'd4 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_parity_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_parity_bit ;

  // rule RL_uart_user_ifc_uart_receive_stop_first_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit =
	     uart_user_ifc_uart_rRecvState == 3'd5 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit ;

  // rule RL_uart_user_ifc_uart_receive_bit_counter
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_bit_counter = 1'd1 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_bit_counter = 1'd1 ;

  // rule RL_uart_user_ifc_uart_receive_stop_last_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit =
	     uart_user_ifc_uart_rRecvState == 3'd6 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit &&
	     !WILL_FIRE_RL_uart_burst_reads &&
	     !WILL_FIRE_RL_uart_capture_read_request ;

  // rule RL_uart_user_ifc_uart_receive_buffer_shift
  assign CAN_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift =
	     uart_user_ifc_uart_rRecvState == 3'd3 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // rule RL_uart_user_ifc_uart_transmit_wait_for_start_command
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command =
	     uart_user_ifc_uart_rXmitState == 4'd0 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command ;

  // rule RL_uart_user_ifc_uart_rl_delay_control
  assign CAN_FIRE_RL_uart_user_ifc_uart_rl_delay_control =
	     uart_user_ifc_uart_rXmitState == 4'd1 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control =
	     CAN_FIRE_RL_uart_user_ifc_uart_rl_delay_control ;

  // rule RL_uart_user_ifc_uart_transmit_send_start_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit =
	     uart_user_ifc_uart_rXmitState == 4'd2 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit ;

  // rule RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time =
	     uart_user_ifc_uart_rXmitState == 4'd3 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time ;

  // rule RL_uart_user_ifc_uart_transmit_bit_counter
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_bit_counter = 1'd1 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_bit_counter = 1'd1 ;

  // rule RL_uart_user_ifc_uart_transmit_shift_next_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit =
	     uart_user_ifc_uart_rXmitState == 4'd4 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit ;

  // rule RL_uart_user_ifc_uart_transmit_buffer_shift
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift =
	     !uart_user_ifc_uart_pwXmitLoadBuffer_whas &&
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // rule RL_uart_user_ifc_uart_transmit_send_parity_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit =
	     uart_user_ifc_uart_rXmitState == 4'd8 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit ;

  // rule RL_uart_user_ifc_uart_transmit_buffer_load
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load =
	     uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	     uart_user_ifc_uart_pwXmitLoadBuffer_whas ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ;

  // rule RL_uart_user_ifc_uart_transmit_send_stop_bit
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit =
	     uart_user_ifc_uart_rXmitState == 4'd5 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit ;

  // rule RL_uart_capture_write_request
  assign CAN_FIRE_RL_uart_capture_write_request =
	     uart_s_xactor_f_wr_addr_EMPTY_N &&
	     uart_s_xactor_f_wr_data_EMPTY_N &&
	     uart_s_xactor_f_wr_resp_FULL_N &&
	     uart_rg_wrburst_count == 8'd0 ;
  assign WILL_FIRE_RL_uart_capture_write_request =
	     CAN_FIRE_RL_uart_capture_write_request ;

  // rule RL_uart_burst_writes
  assign CAN_FIRE_RL_uart_burst_writes =
	     uart_s_xactor_f_wr_data_EMPTY_N &&
	     uart_s_xactor_f_wr_resp_FULL_N &&
	     uart_rg_wrburst_count != 8'd0 ;
  assign WILL_FIRE_RL_uart_burst_writes = CAN_FIRE_RL_uart_burst_writes ;

  // rule RL_uart_user_ifc_uart_rl_update_fifo_almost_full
  assign CAN_FIRE_RL_uart_user_ifc_uart_rl_update_fifo_almost_full = 1'd1 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_rl_update_fifo_almost_full = 1'd1 ;

  // rule RL_uart_user_ifc_uart_transmit_send_stop_bit1_5
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 =
	     uart_user_ifc_uart_rXmitState == 4'd6 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 ;

  // rule RL_uart_user_ifc_uart_transmit_send_stop_bit2
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 =
	     uart_user_ifc_uart_rXmitState == 4'd7 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 ;

  // rule RL_uart_user_ifc_uart_transmit_bit_cell_time_counter
  assign CAN_FIRE_RL_uart_user_ifc_uart_transmit_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_transmit_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;

  // rule RL_uart_user_ifc_uart_baudGen_baud_tick_count_wire
  assign CAN_FIRE_RL_uart_user_ifc_uart_baudGen_baud_tick_count_wire = 1'd1 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_baudGen_baud_tick_count_wire = 1'd1 ;

  // rule RL_uart_user_ifc_uart_baudGen_assert_2x_baud_tick
  assign CAN_FIRE_RL_uart_user_ifc_uart_baudGen_assert_2x_baud_tick =
	     uart_user_ifc_uart_baudGen_rBaudTickCounter_Q_OUT == 3'd0 &&
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_baudGen_assert_2x_baud_tick =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_assert_2x_baud_tick ;

  // rule RL_uart_user_ifc_uart_baudGen_count_baudtick_16x
  assign CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x =
	     !uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;

  // rule RL_uart_user_ifc_uart_fifoRecv__updateLevelCounter
  assign CAN_FIRE_RL_uart_user_ifc_uart_fifoRecv__updateLevelCounter =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit !=
	     uart_user_ifc_uart_fifoRecv_r_deq_whas ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_fifoRecv__updateLevelCounter =
	     CAN_FIRE_RL_uart_user_ifc_uart_fifoRecv__updateLevelCounter ;

  // rule RL_uart_user_ifc_uart_fifoXmit__updateLevelCounter
  assign CAN_FIRE_RL_uart_user_ifc_uart_fifoXmit__updateLevelCounter =
	     uart_user_ifc_uart_fifoXmit_r_enq_whas !=
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ;
  assign WILL_FIRE_RL_uart_user_ifc_uart_fifoXmit__updateLevelCounter =
	     CAN_FIRE_RL_uart_user_ifc_uart_fifoXmit__updateLevelCounter ;

  // rule RL_clint_axi_read_transaction
  assign CAN_FIRE_RL_clint_axi_read_transaction =
	     clint_s_xactor_f_rd_addr_EMPTY_N &&
	     clint_s_xactor_f_rd_data_FULL_N &&
	     clint_rg_rdburst_count == 8'd0 ;
  assign WILL_FIRE_RL_clint_axi_read_transaction =
	     CAN_FIRE_RL_clint_axi_read_transaction ;

  // rule RL_clint_read_burst_traction
  assign CAN_FIRE_RL_clint_read_burst_traction =
	     clint_s_xactor_f_rd_data_FULL_N &&
	     clint_rg_rdburst_count != 8'd0 ;
  assign WILL_FIRE_RL_clint_read_burst_traction =
	     CAN_FIRE_RL_clint_read_burst_traction ;

  // rule RL_clint_axi_write_transaction
  assign CAN_FIRE_RL_clint_axi_write_transaction =
	     clint_s_xactor_f_wr_addr_EMPTY_N &&
	     clint_s_xactor_f_wr_data_EMPTY_N &&
	     clint_s_xactor_f_wr_resp_FULL_N &&
	     clint_rg_wrburst_count == 8'd0 ;
  assign WILL_FIRE_RL_clint_axi_write_transaction =
	     CAN_FIRE_RL_clint_axi_write_transaction ;

  // rule RL_clint_write_burst_traction
  assign CAN_FIRE_RL_clint_write_burst_traction =
	     clint_s_xactor_f_wr_data_EMPTY_N &&
	     clint_s_xactor_f_wr_resp_FULL_N &&
	     clint_rg_wrburst_count != 8'd0 ;
  assign WILL_FIRE_RL_clint_write_burst_traction =
	     CAN_FIRE_RL_clint_write_burst_traction ;

  // rule RL_clint_clint_generate_time_interrupt
  assign CAN_FIRE_RL_clint_clint_generate_time_interrupt =
	     !clint_clint_wr_mtimecmp_written_whas ;
  assign WILL_FIRE_RL_clint_clint_generate_time_interrupt =
	     CAN_FIRE_RL_clint_clint_generate_time_interrupt &&
	     !WILL_FIRE_RL_clint_axi_write_transaction ;

  // rule RL_clint_clint_clear_interrupt
  assign CAN_FIRE_RL_clint_clint_clear_interrupt =
	     clint_clint_wr_mtimecmp_written_whas ;
  assign WILL_FIRE_RL_clint_clint_clear_interrupt =
	     clint_clint_wr_mtimecmp_written_whas ;

  // rule RL_clint_clint_increment_timer
  assign CAN_FIRE_RL_clint_clint_increment_timer = !ccore_0_mv_stop_timer ;
  assign WILL_FIRE_RL_clint_clint_increment_timer =
	     CAN_FIRE_RL_clint_clint_increment_timer ;

  // rule RL_err_slave_receive_read_request
  assign CAN_FIRE_RL_err_slave_receive_read_request =
	     err_slave_s_xactor_f_rd_addr_EMPTY_N && !err_slave_read_state ;
  assign WILL_FIRE_RL_err_slave_receive_read_request =
	     CAN_FIRE_RL_err_slave_receive_read_request ;

  // rule RL_err_slave_send_error_response
  assign CAN_FIRE_RL_err_slave_send_error_response =
	     err_slave_s_xactor_f_rd_data_FULL_N && err_slave_read_state ;
  assign WILL_FIRE_RL_err_slave_send_error_response =
	     CAN_FIRE_RL_err_slave_send_error_response ;

  // rule RL_err_slave_receive_write_request
  assign CAN_FIRE_RL_err_slave_receive_write_request =
	     err_slave_s_xactor_f_wr_addr_EMPTY_N &&
	     err_slave_s_xactor_f_wr_data_EMPTY_N &&
	     err_slave_s_xactor_f_wr_resp_FULL_N &&
	     !err_slave_write_state ;
  assign WILL_FIRE_RL_err_slave_receive_write_request =
	     CAN_FIRE_RL_err_slave_receive_write_request ;

  // rule RL_err_slave_write_request_data_channel
  assign CAN_FIRE_RL_err_slave_write_request_data_channel =
	     err_slave_s_xactor_f_wr_data_EMPTY_N &&
	     err_slave_s_xactor_f_wr_resp_FULL_N &&
	     err_slave_write_state ;
  assign WILL_FIRE_RL_err_slave_write_request_data_channel =
	     CAN_FIRE_RL_err_slave_write_request_data_channel ;

  // rule RL_main_memory_write_request_address_channel
  assign CAN_FIRE_RL_main_memory_write_request_address_channel =
	     main_memory_s_xactor_f_wr_addr_EMPTY_N &&
	     main_memory_s_xactor_f_wr_data_EMPTY_N &&
	     main_memory_s_xactor_f_wr_resp_FULL_N &&
	     !main_memory_write_state ;
  assign WILL_FIRE_RL_main_memory_write_request_address_channel =
	     CAN_FIRE_RL_main_memory_write_request_address_channel ;

  // rule RL_main_memory_write_request_data_channel
  assign CAN_FIRE_RL_main_memory_write_request_data_channel =
	     main_memory_s_xactor_f_wr_data_EMPTY_N &&
	     main_memory_s_xactor_f_wr_resp_FULL_N &&
	     main_memory_write_state ;
  assign WILL_FIRE_RL_main_memory_write_request_data_channel =
	     CAN_FIRE_RL_main_memory_write_request_data_channel ;

  // rule RL_main_memory_read_response
  assign CAN_FIRE_RL_main_memory_read_response =
	     main_memory_dut_read_request_sent &&
	     main_memory_s_xactor_f_rd_data_FULL_N ;
  assign WILL_FIRE_RL_main_memory_read_response =
	     CAN_FIRE_RL_main_memory_read_response ;

  // rule RL_main_memory_read_request_first
  assign CAN_FIRE_RL_main_memory_read_request_first =
	     main_memory_s_xactor_f_rd_addr_EMPTY_N &&
	     !main_memory_read_state ;
  assign WILL_FIRE_RL_main_memory_read_request_first =
	     CAN_FIRE_RL_main_memory_read_request_first ;

  // rule RL_main_memory_read_request_burst
  assign CAN_FIRE_RL_main_memory_read_request_burst =
	     CAN_FIRE_RL_main_memory_read_response && main_memory_read_state ;
  assign WILL_FIRE_RL_main_memory_read_request_burst =
	     CAN_FIRE_RL_main_memory_read_request_burst ;

  // rule RL_bootrom_write_request_address_channel
  assign CAN_FIRE_RL_bootrom_write_request_address_channel =
	     bootrom_s_xactor_f_wr_addr_EMPTY_N &&
	     bootrom_s_xactor_f_wr_data_EMPTY_N &&
	     bootrom_s_xactor_f_wr_resp_FULL_N &&
	     !bootrom_write_state ;
  assign WILL_FIRE_RL_bootrom_write_request_address_channel =
	     CAN_FIRE_RL_bootrom_write_request_address_channel ;

  // rule RL_bootrom_write_request_data_channel
  assign CAN_FIRE_RL_bootrom_write_request_data_channel =
	     bootrom_s_xactor_f_wr_data_EMPTY_N &&
	     bootrom_s_xactor_f_wr_resp_FULL_N &&
	     bootrom_write_state ;
  assign WILL_FIRE_RL_bootrom_write_request_data_channel =
	     CAN_FIRE_RL_bootrom_write_request_data_channel ;

  // rule RL_bootrom_read_response
  assign CAN_FIRE_RL_bootrom_read_response =
	     bootrom_dut_read_request_sent &&
	     bootrom_s_xactor_f_rd_data_FULL_N ;
  assign WILL_FIRE_RL_bootrom_read_response =
	     CAN_FIRE_RL_bootrom_read_response ;

  // rule RL_bootrom_read_request_first
  assign CAN_FIRE_RL_bootrom_read_request_first =
	     bootrom_s_xactor_f_rd_addr_EMPTY_N && !bootrom_read_state ;
  assign WILL_FIRE_RL_bootrom_read_request_first =
	     CAN_FIRE_RL_bootrom_read_request_first ;

  // rule RL_bootrom_read_request_burst
  assign CAN_FIRE_RL_bootrom_read_request_burst = bootrom_read_state ;
  assign WILL_FIRE_RL_bootrom_read_request_burst = bootrom_read_state ;

  // rule RL_bootrom_dut_read_request_sent__dreg_update
  assign CAN_FIRE_RL_bootrom_dut_read_request_sent__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_bootrom_dut_read_request_sent__dreg_update = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_bootrom_dut_dmemLSB_put_1__SEL_1 =
	     bootrom_read_state &&
	     !bootrom_rg_readburst_counter_424_EQ_bootrom_rg_ETC___d2427 ;
  assign MUX_bootrom_read_state_write_1__SEL_1 =
	     bootrom_read_state &&
	     bootrom_rg_readburst_counter_424_EQ_bootrom_rg_ETC___d2427 ;
  assign MUX_bootrom_s_xactor_f_wr_resp_enq_1__SEL_1 =
	     WILL_FIRE_RL_bootrom_write_request_data_channel &&
	     bootrom_s_xactor_f_wr_data_D_OUT[0] ;
  assign MUX_clint_rg_rdburst_count_write_1__SEL_1 =
	     WILL_FIRE_RL_clint_axi_read_transaction &&
	     clint_s_xactor_f_rd_addr_D_OUT[13:6] != 8'd0 ;
  assign MUX_clint_rg_wrburst_count_write_1__SEL_1 =
	     WILL_FIRE_RL_clint_write_burst_traction &&
	     clint_s_xactor_f_wr_data_D_OUT[0] ;
  assign MUX_clint_s_xactor_f_wr_resp_enq_1__SEL_1 =
	     WILL_FIRE_RL_clint_axi_write_transaction &&
	     clint_s_xactor_f_wr_data_D_OUT[0] ;
  assign MUX_err_slave_read_state_write_1__SEL_1 =
	     WILL_FIRE_RL_err_slave_send_error_response &&
	     err_slave_rg_readburst_counter_265_EQ_err_slav_ETC___d2267 ;
  assign MUX_err_slave_rg_readburst_counter_write_1__SEL_1 =
	     WILL_FIRE_RL_err_slave_send_error_response &&
	     !err_slave_rg_readburst_counter_265_EQ_err_slav_ETC___d2267 ;
  assign MUX_err_slave_s_xactor_f_wr_resp_enq_1__SEL_1 =
	     WILL_FIRE_RL_err_slave_write_request_data_channel &&
	     err_slave_s_xactor_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;
  assign MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ;
  assign MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ;
  assign MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;
  assign MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ;
  assign MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ;
  assign MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ;
  assign MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;
  assign MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ;
  assign MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ;
  assign MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 ;
  assign MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;
  assign MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ;
  assign MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ;
  assign MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;
  assign MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ;
  assign MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ;
  assign MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ;
  assign MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;
  assign MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ;
  assign MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ;
  assign MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ;
  assign MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;
  assign MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ;
  assign MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ;
  assign MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign MUX_main_memory_dut_dmemMSB_a_put_1__SEL_1 =
	     WILL_FIRE_RL_main_memory_read_request_burst &&
	     !main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 ;
  assign MUX_main_memory_read_state_write_1__SEL_1 =
	     WILL_FIRE_RL_main_memory_read_request_burst &&
	     main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 ;
  assign MUX_main_memory_s_xactor_f_wr_resp_enq_1__SEL_1 =
	     WILL_FIRE_RL_main_memory_write_request_address_channel &&
	     main_memory_s_xactor_f_wr_data_D_OUT[0] ;
  assign MUX_main_memory_s_xactor_f_wr_resp_enq_1__SEL_2 =
	     WILL_FIRE_RL_main_memory_write_request_data_channel &&
	     main_memory_s_xactor_f_wr_data_D_OUT[0] ;
  assign MUX_uart_rg_rdburst_count_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_capture_read_request &&
	     uart_s_xactor_f_rd_addr_D_OUT[13:6] != 8'd0 ;
  assign MUX_uart_rg_wrburst_count_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[16:9] != 8'd0 ;
  assign MUX_uart_s_xactor_f_wr_resp_enq_1__SEL_1 =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_data_D_OUT[0] ;
  assign MUX_uart_user_ifc_rg_interrupt_en_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h18 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ;
  assign MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h0C &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;
  assign MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_2 =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h0C &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ;
  assign MUX_uart_user_ifc_uart_out_enable_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command &&
	     !uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	     uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ;
  assign MUX_uart_user_ifc_uart_rRecvState_write_1__SEL_6 =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_parity_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_sample_pin ;
  assign MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time ;
  assign MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_4 =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control &&
	     uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ;
  assign MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command &&
	     (uart_user_ifc_uart_fifoXmit_EMPTY_N ||
	      uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ||
	      uart_user_ifc_uart_out_enable) ;
  assign MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_2 =
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control &&
	     !uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ;
  assign MUX_bootrom_dut_rg_req_write_1__VAL_1 =
	     { address__h137972[2:0], bootrom_rg_read_packet[15:14] } ;
  assign MUX_bootrom_dut_rg_req_write_1__VAL_2 =
	     { bootrom_s_xactor_f_rd_addr_D_OUT[22:20],
	       bootrom_s_xactor_f_rd_addr_D_OUT[15:14] } ;
  assign MUX_bootrom_rg_read_packet_write_1__VAL_1 =
	     { address__h137972, bootrom_rg_read_packet[19:0] } ;
  assign MUX_bootrom_rg_readburst_counter_write_1__VAL_1 =
	     bootrom_rg_readburst_counter + 8'd1 ;
  assign MUX_bootrom_s_xactor_f_wr_resp_enq_1__VAL_2 =
	     { 2'd2, bootrom_s_xactor_f_wr_addr_D_OUT[3:0] } ;
  assign MUX_clint_clint_mtip_write_1__VAL_1 =
	     clint_clint_rgmtime >= clint_clint_rgmtimecmp ;
  assign MUX_clint_rg_rdburst_count_write_1__VAL_2 =
	     (clint_rg_rdburst_count == clint_rg_rdpacket[13:6]) ?
	       8'd0 :
	       x__h118914 ;
  assign MUX_clint_s_xactor_f_rd_data_enq_1__VAL_1 =
	     { (clint_s_xactor_f_rd_addr_D_OUT[35:20] == 16'h0 ||
		clint_s_xactor_f_rd_addr_D_OUT[35:20] >= 16'h4000 &&
		clint_s_xactor_f_rd_addr_D_OUT[35:20] <= 16'd16391 ||
		clint_s_xactor_f_rd_addr_D_OUT[35:20] >= 16'hBFF8 &&
		clint_s_xactor_f_rd_addr_D_OUT[35:20] <= 16'd49151) ?
		 2'd0 :
		 2'd2,
	       data__h108666,
	       clint_s_xactor_f_rd_addr_D_OUT[13:6] == 8'd0,
	       clint_s_xactor_f_rd_addr_D_OUT[3:0] } ;
  assign MUX_clint_s_xactor_f_rd_data_enq_1__VAL_2 =
	     { 2'd2,
	       data__h118832,
	       clint_rg_rdpacket[13:6] == 8'd0,
	       clint_rg_rdpacket[3:0] } ;
  assign MUX_clint_s_xactor_f_wr_resp_enq_1__VAL_1 =
	     { (clint_s_xactor_f_wr_addr_D_OUT[35:20] == 16'h0 ||
		clint_s_xactor_f_wr_addr_D_OUT[35:20] >= 16'h4000 &&
		clint_s_xactor_f_wr_addr_D_OUT[35:20] <= 16'd16391) ?
		 2'd0 :
		 2'd2,
	       clint_s_xactor_f_wr_addr_D_OUT[3:0] } ;
  assign MUX_clint_s_xactor_f_wr_resp_enq_1__VAL_2 =
	     { 2'd0, clint_rg_wrpacket[3:0] } ;
  assign MUX_err_slave_rg_readburst_counter_write_1__VAL_1 =
	     err_slave_rg_readburst_counter + 8'd1 ;
  assign MUX_err_slave_s_xactor_f_wr_resp_enq_1__VAL_2 =
	     { 2'd3, err_slave_s_xactor_f_wr_data_D_OUT[4:1] } ;
  assign MUX_main_memory_rg_read_packet_write_1__VAL_1 =
	     { address__h135486, main_memory_rg_read_packet[19:0] } ;
  assign MUX_main_memory_rg_readburst_counter_write_1__VAL_1 =
	     main_memory_rg_readburst_counter + 8'd1 ;
  assign MUX_main_memory_rg_write_packet_write_1__VAL_2 =
	     { addr__h134839, main_memory_rg_write_packet[19:0] } ;
  assign MUX_main_memory_s_xactor_f_wr_resp_enq_1__VAL_1 =
	     { 2'd0, main_memory_s_xactor_f_wr_addr_D_OUT[3:0] } ;
  assign MUX_main_memory_s_xactor_f_wr_resp_enq_1__VAL_2 =
	     { 2'd0, main_memory_rg_write_packet[3:0] } ;
  assign MUX_uart_rg_rdburst_count_write_1__VAL_2 =
	     (uart_rg_rdburst_count == uart_rg_rdpacket[13:6]) ?
	       8'd0 :
	       x__h100974 ;
  assign MUX_uart_rg_wrburst_count_write_1__VAL_2 =
	     (uart_rg_wrburst_count == uart_rg_wrpacket[16:9]) ?
	       8'd0 :
	       x__h107059 ;
  assign MUX_uart_s_xactor_f_rd_data_enq_1__VAL_1 =
	     { (uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h0C &&
		uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1 ||
		uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h08 ||
		uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h14 &&
		uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1 ||
		uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h0 ||
		uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h10 &&
		uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1 ||
		uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h18 &&
		uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1 ||
		uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h20 &&
		uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd0) ?
		 2'd0 :
		 2'd2,
	       rdata__h96351,
	       uart_s_xactor_f_rd_addr_D_OUT[13:6] == 8'd0,
	       uart_s_xactor_f_rd_addr_D_OUT[3:0] } ;
  assign MUX_uart_s_xactor_f_rd_data_enq_1__VAL_2 =
	     { (uart_rg_rdpacket[25:20] == 6'h08 &&
		uart_rg_rdpacket[15:14] == 2'd0 &&
		uart_rg_rdpacket[5:4] == 2'd0) ?
		 2'd0 :
		 2'd2,
	       rdata__h100915,
	       uart_rg_rdpacket[13:6] == uart_rg_rdburst_count,
	       uart_rg_rdpacket[3:0] } ;
  assign MUX_uart_s_xactor_f_wr_resp_enq_1__VAL_1 =
	     { (uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h04 ||
		uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h0 &&
		uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
		uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h10 &&
		uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
		uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h14 &&
		uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
		uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h18 &&
		uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
		uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h0C &&
		uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
		uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h20 &&
		uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd0) ?
		 2'd0 :
		 2'd2,
	       uart_s_xactor_f_wr_data_D_OUT[4:1] } ;
  assign MUX_uart_s_xactor_f_wr_resp_enq_1__VAL_2 =
	     { (uart_rg_wrpacket[25:20] == 6'h04 &&
		uart_rg_wrpacket[7:6] == 2'd0 &&
		uart_rg_wrpacket[5:4] == 2'd0) ?
		 2'd0 :
		 2'd2,
	       uart_s_xactor_f_wr_data_D_OUT[4:1] } ;
  assign MUX_uart_user_ifc_rg_interrupt_en_write_1__VAL_1 =
	     { 7'd0, uart_s_xactor_f_wr_data_D_OUT[21:13] } ;
  assign MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_1 =
	     uart_user_ifc_uart_error_status_register &
	     uart_s_xactor_f_wr_data_D_OUT[20:17] ;
  assign MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_3 =
	     { bitdata__h75741 == 32'd0 && !uart_user_ifc_uart_rRecvData,
	       !uart_user_ifc_uart_rRecvData,
	       !uart_user_ifc_uart_fifoRecv_FULL_N,
	       uart_user_ifc_rg_parity == 2'd1 &&
	       !uart_user_ifc_uart_vrRecvBuffer_0_619_XOR_uart_ETC___d1658 ||
	       uart_user_ifc_rg_parity == 2'd2 &&
	       uart_user_ifc_uart_vrRecvBuffer_0_619_XOR_uart_ETC___d1658 } ;
  assign MUX_uart_user_ifc_uart_fifo_almost_full_write_1__VAL_2 =
	     uart_user_ifc_uart_fifo_almost_full &
	     uart_s_xactor_f_wr_data_D_OUT[21] ;
  assign MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_1 =
	     uart_user_ifc_uart_rRecvData ? 3'd0 : 3'd1 ;
  assign MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_2 =
	     (uart_user_ifc_uart_rRecvCellCount == 4'h4) ?
	       (uart_user_ifc_uart_rRecvData ? 3'd0 : 3'd2) :
	       3'd1 ;
  assign MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_3 =
	     (uart_user_ifc_uart_rRecvBitCount == uart_user_ifc_rg_charsize) ?
	       ((uart_user_ifc_rg_parity == 2'd0) ?
		  ((uart_user_ifc_rg_stopbits == 2'd0) ? 3'd6 : 3'd5) :
		  3'd4) :
	       IF_uart_user_ifc_uart_rRecvBitCount_561_EQ_uar_ETC___d1593 ;
  assign MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_4 =
	     uart_user_ifc_uart_rRecvData ? 3'd2 : 3'd0 ;
  assign MUX_uart_user_ifc_uart_rXmitDataOut_write_1__VAL_2 =
	     (uart_user_ifc_rg_parity == 2'd1) ?
	       x__h95210 :
	       uart_user_ifc_rg_parity == 2'd2 &&
	       uart_user_ifc_uart_rXmitParity ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_2 =
	     uart_user_ifc_uart_fifoXmit_EMPTY_N ?
	       (uart_user_ifc_uart_out_enable ? 4'd2 : 4'd1) :
	       4'd0 ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_3 =
	     (uart_user_ifc_uart_rXmitCellCount == 4'hF) ? 4'd3 : 4'd2 ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_4 =
	     (uart_user_ifc_uart_rXmitCellCount == 4'hF) ?
	       ((uart_user_ifc_uart_rXmitBitCount_677_EQ_uart_u_ETC___d1810 &&
		 uart_user_ifc_rg_parity == 2'd0) ?
		  4'd5 :
		  ((uart_user_ifc_uart_rXmitBitCount_677_EQ_uart_u_ETC___d1810 &&
		    uart_user_ifc_rg_parity != 2'd0) ?
		     4'd8 :
		     4'd4)) :
	       4'd3 ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_5 =
	     (uart_user_ifc_uart_rXmitCellCount == 4'hF) ? 4'd5 : 4'd8 ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_6 =
	     (uart_user_ifc_uart_rXmitCellCount == 4'hF &&
	      uart_user_ifc_rg_stopbits == 2'd0) ?
	       4'd0 :
	       ((uart_user_ifc_uart_rXmitCellCount == 4'hF &&
		 uart_user_ifc_rg_stopbits == 2'd2) ?
		  4'd7 :
		  ((uart_user_ifc_uart_rXmitCellCount == 4'hF &&
		    uart_user_ifc_rg_stopbits == 2'd1) ?
		     4'd6 :
		     4'd5)) ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_7 =
	     (uart_user_ifc_uart_rXmitCellCount == 4'h7) ? 4'd0 : 4'd6 ;
  assign MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_8 =
	     (uart_user_ifc_uart_rXmitCellCount == 4'hF) ? 4'd0 : 4'd7 ;
  assign MUX_uart_user_ifc_uart_rg_delay_count_write_1__VAL_1 =
	     (uart_user_ifc_uart_fifoXmit_EMPTY_N ||
	      uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790) ?
	       16'd0 :
	       x__h93426 ;

  // inlined wires
  assign clint_clint_wr_mtimecmp_written_whas =
	     WILL_FIRE_RL_clint_axi_write_transaction &&
	     clint_s_xactor_f_wr_addr_D_OUT[35:20] >= 16'h4000 &&
	     clint_s_xactor_f_wr_addr_D_OUT[35:20] <= 16'd16391 ;
  assign bootrom_dut_read_request_sent_1_whas =
	     bootrom_read_state &&
	     !bootrom_rg_readburst_counter_424_EQ_bootrom_rg_ETC___d2427 ||
	     WILL_FIRE_RL_bootrom_read_request_first ;
  assign uart_user_ifc_uart_fifoRecv_r_deq_whas =
	     WILL_FIRE_RL_uart_capture_read_request &&
	     uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h08 &&
	     uart_user_ifc_uart_fifoRecv_EMPTY_N ||
	     WILL_FIRE_RL_uart_burst_reads &&
	     uart_rg_rdpacket[25:20] == 6'h08 &&
	     uart_user_ifc_uart_fifoRecv_EMPTY_N ;
  assign uart_user_ifc_uart_pwRecvCellCountReset_whas =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell &&
	     uart_user_ifc_uart_rRecvCellCount == 4'h4 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit ;
  assign uart_user_ifc_uart_pwRecvResetBitCount_whas =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     uart_user_ifc_uart_rRecvData ;
  assign uart_user_ifc_uart_pwRecvEnableBitCount_whas =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_parity_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_sample_pin ;
  assign uart_user_ifc_uart_fifoXmit_r_enq_whas =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h04 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h04 ;
  assign uart_user_ifc_uart_pwXmitCellCountReset_whas =
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control &&
	     uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ||
	     _dand2uart_user_ifc_uart_pwXmitCellCountReset_EN_wset ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 &&
	     uart_user_ifc_uart_rXmitCellCount == 4'h7 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command &&
	     uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	     uart_user_ifc_uart_out_enable ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit &&
	     uart_user_ifc_uart_rXmitCellCount == 4'hF &&
	     (uart_user_ifc_rg_stopbits == 2'd0 ||
	      uart_user_ifc_rg_stopbits == 2'd2 ||
	      uart_user_ifc_rg_stopbits == 2'd1) ;
  assign uart_user_ifc_uart_pwXmitResetBitCount_whas =
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command ;
  assign uart_user_ifc_uart_pwXmitEnableBitCount_whas =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time &&
	     uart_user_ifc_uart_rXmitCellCount == 4'hF &&
	     (!uart_user_ifc_uart_rXmitBitCount_677_EQ_uart_u_ETC___d1810 ||
	      uart_user_ifc_rg_parity != 2'd0) &&
	     (!uart_user_ifc_uart_rXmitBitCount_677_EQ_uart_u_ETC___d1810 ||
	      uart_user_ifc_rg_parity == 2'd0) ;
  assign uart_user_ifc_uart_pwXmitLoadBuffer_whas =
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control &&
	     uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command &&
	     uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	     uart_user_ifc_uart_out_enable ;
  assign main_memory_dut_read_request_sent_port1__read =
	     !CAN_FIRE_RL_main_memory_read_response &&
	     main_memory_dut_read_request_sent ;
  assign main_memory_dut_read_request_sent_EN_port1__write =
	     WILL_FIRE_RL_main_memory_read_request_burst &&
	     !main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 ||
	     WILL_FIRE_RL_main_memory_read_request_first ;
  assign main_memory_dut_read_request_sent_port2__read =
	     main_memory_dut_read_request_sent_EN_port1__write ?
	       1'd1 :
	       main_memory_dut_read_request_sent_port1__read ;

  // register bootrom_dut_read_request_sent
  assign bootrom_dut_read_request_sent_D_IN =
	     bootrom_dut_read_request_sent_1_whas ;
  assign bootrom_dut_read_request_sent_EN = 1'd1 ;

  // register bootrom_dut_rg_req
  assign bootrom_dut_rg_req_D_IN =
	     MUX_bootrom_dut_dmemLSB_put_1__SEL_1 ?
	       MUX_bootrom_dut_rg_req_write_1__VAL_1 :
	       MUX_bootrom_dut_rg_req_write_1__VAL_2 ;
  assign bootrom_dut_rg_req_EN = bootrom_dut_read_request_sent_1_whas ;

  // register bootrom_read_state
  assign bootrom_read_state_D_IN = !MUX_bootrom_read_state_write_1__SEL_1 ;
  assign bootrom_read_state_EN =
	     bootrom_read_state &&
	     bootrom_rg_readburst_counter_424_EQ_bootrom_rg_ETC___d2427 ||
	     WILL_FIRE_RL_bootrom_read_request_first &&
	     bootrom_s_xactor_f_rd_addr_D_OUT[13:6] != 8'd0 ;

  // register bootrom_rg_rd_id
  assign bootrom_rg_rd_id_D_IN = bootrom_s_xactor_f_rd_addr_D_OUT[3:0] ;
  assign bootrom_rg_rd_id_EN = CAN_FIRE_RL_bootrom_read_request_first ;

  // register bootrom_rg_read_packet
  assign bootrom_rg_read_packet_D_IN =
	     MUX_bootrom_dut_dmemLSB_put_1__SEL_1 ?
	       MUX_bootrom_rg_read_packet_write_1__VAL_1 :
	       bootrom_s_xactor_f_rd_addr_D_OUT ;
  assign bootrom_rg_read_packet_EN = bootrom_dut_read_request_sent_1_whas ;

  // register bootrom_rg_readburst_counter
  assign bootrom_rg_readburst_counter_D_IN =
	     MUX_bootrom_dut_dmemLSB_put_1__SEL_1 ?
	       MUX_bootrom_rg_readburst_counter_write_1__VAL_1 :
	       8'd0 ;
  assign bootrom_rg_readburst_counter_EN =
	     bootrom_dut_read_request_sent_1_whas ;

  // register bootrom_rg_write_response
  assign bootrom_rg_write_response_D_IN =
	     MUX_bootrom_s_xactor_f_wr_resp_enq_1__VAL_2 ;
  assign bootrom_rg_write_response_EN =
	     CAN_FIRE_RL_bootrom_write_request_address_channel ;

  // register bootrom_write_state
  assign bootrom_write_state_D_IN =
	     !MUX_bootrom_s_xactor_f_wr_resp_enq_1__SEL_1 ;
  assign bootrom_write_state_EN =
	     WILL_FIRE_RL_bootrom_write_request_data_channel &&
	     bootrom_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_bootrom_write_request_address_channel &&
	     !bootrom_s_xactor_f_wr_data_D_OUT[0] ;

  // register clint_clint_msip
  assign clint_clint_msip_D_IN = data__h129129[0] ;
  assign clint_clint_msip_EN =
	     WILL_FIRE_RL_clint_axi_write_transaction &&
	     clint_s_xactor_f_wr_addr_D_OUT[35:20] == 16'h0 ;

  // register clint_clint_mtip
  assign clint_clint_mtip_D_IN =
	     WILL_FIRE_RL_clint_clint_generate_time_interrupt &&
	     MUX_clint_clint_mtip_write_1__VAL_1 ;
  assign clint_clint_mtip_EN =
	     WILL_FIRE_RL_clint_clint_generate_time_interrupt ||
	     clint_clint_wr_mtimecmp_written_whas ;

  // register clint_clint_rg_tick
  assign clint_clint_rg_tick_D_IN = clint_clint_rg_tick + 1'd1 ;
  assign clint_clint_rg_tick_EN = CAN_FIRE_RL_clint_clint_increment_timer ;

  // register clint_clint_rgmtime
  assign clint_clint_rgmtime_D_IN = clint_clint_rgmtime + 64'd1 ;
  assign clint_clint_rgmtime_EN =
	     WILL_FIRE_RL_clint_clint_increment_timer &&
	     !clint_clint_rg_tick ;

  // register clint_clint_rgmtimecmp
  assign clint_clint_rgmtimecmp_D_IN = x__h131221 | datamask__h129132 ;
  assign clint_clint_rgmtimecmp_EN = clint_clint_wr_mtimecmp_written_whas ;

  // register clint_rg_rdburst_count
  assign clint_rg_rdburst_count_D_IN =
	     MUX_clint_rg_rdburst_count_write_1__SEL_1 ?
	       8'd1 :
	       MUX_clint_rg_rdburst_count_write_1__VAL_2 ;
  assign clint_rg_rdburst_count_EN =
	     WILL_FIRE_RL_clint_axi_read_transaction &&
	     clint_s_xactor_f_rd_addr_D_OUT[13:6] != 8'd0 ||
	     WILL_FIRE_RL_clint_read_burst_traction ;

  // register clint_rg_rdpacket
  assign clint_rg_rdpacket_D_IN = clint_s_xactor_f_rd_addr_D_OUT ;
  assign clint_rg_rdpacket_EN = CAN_FIRE_RL_clint_axi_read_transaction ;

  // register clint_rg_wrburst_count
  assign clint_rg_wrburst_count_D_IN =
	     MUX_clint_rg_wrburst_count_write_1__SEL_1 ? 8'd0 : 8'd1 ;
  assign clint_rg_wrburst_count_EN =
	     WILL_FIRE_RL_clint_write_burst_traction &&
	     clint_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_clint_axi_write_transaction &&
	     clint_s_xactor_f_wr_addr_D_OUT[16:9] != 8'd0 ;

  // register clint_rg_wrpacket
  assign clint_rg_wrpacket_D_IN = clint_s_xactor_f_wr_addr_D_OUT ;
  assign clint_rg_wrpacket_EN = CAN_FIRE_RL_clint_axi_write_transaction ;

  // register err_slave_read_state
  assign err_slave_read_state_D_IN =
	     !MUX_err_slave_read_state_write_1__SEL_1 ;
  assign err_slave_read_state_EN =
	     WILL_FIRE_RL_err_slave_send_error_response &&
	     err_slave_rg_readburst_counter_265_EQ_err_slav_ETC___d2267 ||
	     WILL_FIRE_RL_err_slave_receive_read_request ;

  // register err_slave_rg_rd_id
  assign err_slave_rg_rd_id_D_IN = err_slave_s_xactor_f_rd_addr_D_OUT[3:0] ;
  assign err_slave_rg_rd_id_EN = CAN_FIRE_RL_err_slave_receive_read_request ;

  // register err_slave_rg_read_length
  assign err_slave_rg_read_length_D_IN =
	     err_slave_s_xactor_f_rd_addr_D_OUT[13:6] ;
  assign err_slave_rg_read_length_EN =
	     CAN_FIRE_RL_err_slave_receive_read_request ;

  // register err_slave_rg_readburst_counter
  assign err_slave_rg_readburst_counter_D_IN =
	     MUX_err_slave_rg_readburst_counter_write_1__SEL_1 ?
	       MUX_err_slave_rg_readburst_counter_write_1__VAL_1 :
	       8'd0 ;
  assign err_slave_rg_readburst_counter_EN =
	     WILL_FIRE_RL_err_slave_send_error_response &&
	     !err_slave_rg_readburst_counter_265_EQ_err_slav_ETC___d2267 ||
	     WILL_FIRE_RL_err_slave_receive_read_request ;

  // register err_slave_rg_write_response
  assign err_slave_rg_write_response_D_IN =
	     MUX_err_slave_s_xactor_f_wr_resp_enq_1__VAL_2 ;
  assign err_slave_rg_write_response_EN =
	     CAN_FIRE_RL_err_slave_receive_write_request ;

  // register err_slave_write_state
  assign err_slave_write_state_D_IN =
	     !MUX_err_slave_s_xactor_f_wr_resp_enq_1__SEL_1 ;
  assign err_slave_write_state_EN =
	     WILL_FIRE_RL_err_slave_write_request_data_channel &&
	     err_slave_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_err_slave_receive_write_request &&
	     !err_slave_s_xactor_f_wr_data_D_OUT[0] ;

  // register main_memory_dut_read_request_sent
  assign main_memory_dut_read_request_sent_D_IN =
	     main_memory_dut_read_request_sent_port2__read ;
  assign main_memory_dut_read_request_sent_EN = 1'b1 ;

  // register main_memory_read_state
  assign main_memory_read_state_D_IN =
	     !MUX_main_memory_read_state_write_1__SEL_1 ;
  assign main_memory_read_state_EN =
	     WILL_FIRE_RL_main_memory_read_request_burst &&
	     main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 ||
	     WILL_FIRE_RL_main_memory_read_request_first &&
	     main_memory_s_xactor_f_rd_addr_D_OUT[13:6] != 8'd0 ;

  // register main_memory_rg_rd_id
  assign main_memory_rg_rd_id_D_IN =
	     main_memory_s_xactor_f_rd_addr_D_OUT[3:0] ;
  assign main_memory_rg_rd_id_EN =
	     CAN_FIRE_RL_main_memory_read_request_first ;

  // register main_memory_rg_read_packet
  assign main_memory_rg_read_packet_D_IN =
	     MUX_main_memory_dut_dmemMSB_a_put_1__SEL_1 ?
	       MUX_main_memory_rg_read_packet_write_1__VAL_1 :
	       main_memory_s_xactor_f_rd_addr_D_OUT ;
  assign main_memory_rg_read_packet_EN =
	     WILL_FIRE_RL_main_memory_read_request_burst &&
	     !main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 ||
	     WILL_FIRE_RL_main_memory_read_request_first ;

  // register main_memory_rg_readburst_counter
  assign main_memory_rg_readburst_counter_D_IN =
	     MUX_main_memory_dut_dmemMSB_a_put_1__SEL_1 ?
	       MUX_main_memory_rg_readburst_counter_write_1__VAL_1 :
	       8'd0 ;
  assign main_memory_rg_readburst_counter_EN =
	     WILL_FIRE_RL_main_memory_read_request_burst &&
	     !main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 ||
	     WILL_FIRE_RL_main_memory_read_request_first ;

  // register main_memory_rg_write_packet
  assign main_memory_rg_write_packet_D_IN =
	     WILL_FIRE_RL_main_memory_write_request_address_channel ?
	       main_memory_s_xactor_f_wr_addr_D_OUT :
	       MUX_main_memory_rg_write_packet_write_1__VAL_2 ;
  assign main_memory_rg_write_packet_EN =
	     WILL_FIRE_RL_main_memory_write_request_address_channel ||
	     WILL_FIRE_RL_main_memory_write_request_data_channel ;

  // register main_memory_write_state
  assign main_memory_write_state_D_IN =
	     !MUX_main_memory_s_xactor_f_wr_resp_enq_1__SEL_2 ;
  assign main_memory_write_state_EN =
	     WILL_FIRE_RL_main_memory_write_request_data_channel &&
	     main_memory_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_main_memory_write_request_address_channel &&
	     !main_memory_s_xactor_f_wr_data_D_OUT[0] ;

  // register uart_rg_rdburst_count
  assign uart_rg_rdburst_count_D_IN =
	     MUX_uart_rg_rdburst_count_write_1__SEL_1 ?
	       8'd1 :
	       MUX_uart_rg_rdburst_count_write_1__VAL_2 ;
  assign uart_rg_rdburst_count_EN =
	     WILL_FIRE_RL_uart_capture_read_request &&
	     uart_s_xactor_f_rd_addr_D_OUT[13:6] != 8'd0 ||
	     WILL_FIRE_RL_uart_burst_reads ;

  // register uart_rg_rdpacket
  assign uart_rg_rdpacket_D_IN = uart_s_xactor_f_rd_addr_D_OUT ;
  assign uart_rg_rdpacket_EN = CAN_FIRE_RL_uart_capture_read_request ;

  // register uart_rg_wrburst_count
  assign uart_rg_wrburst_count_D_IN =
	     MUX_uart_rg_wrburst_count_write_1__SEL_1 ?
	       8'd1 :
	       MUX_uart_rg_wrburst_count_write_1__VAL_2 ;
  assign uart_rg_wrburst_count_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[16:9] != 8'd0 ||
	     WILL_FIRE_RL_uart_burst_writes ;

  // register uart_rg_wrpacket
  assign uart_rg_wrpacket_D_IN = uart_s_xactor_f_wr_addr_D_OUT ;
  assign uart_rg_wrpacket_EN = CAN_FIRE_RL_uart_capture_write_request ;

  // register uart_user_ifc_baud_value
  assign uart_user_ifc_baud_value_D_IN =
	     uart_s_xactor_f_wr_data_D_OUT[28:13] ;
  assign uart_user_ifc_baud_value_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h0 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h0 &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;

  // register uart_user_ifc_rg_charsize
  assign uart_user_ifc_rg_charsize_D_IN =
	     uart_s_xactor_f_wr_data_D_OUT[23:18] ;
  assign uart_user_ifc_rg_charsize_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h14 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h14 &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;

  // register uart_user_ifc_rg_delay_control
  assign uart_user_ifc_rg_delay_control_D_IN =
	     uart_s_xactor_f_wr_data_D_OUT[28:13] ;
  assign uart_user_ifc_rg_delay_control_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h10 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h10 &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;

  // register uart_user_ifc_rg_interrupt_en
  assign uart_user_ifc_rg_interrupt_en_D_IN =
	     MUX_uart_user_ifc_rg_interrupt_en_write_1__SEL_1 ?
	       MUX_uart_user_ifc_rg_interrupt_en_write_1__VAL_1 :
	       MUX_uart_user_ifc_rg_interrupt_en_write_1__VAL_1 ;
  assign uart_user_ifc_rg_interrupt_en_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h18 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h18 &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;

  // register uart_user_ifc_rg_parity
  assign uart_user_ifc_rg_parity_D_IN = uart_s_xactor_f_wr_data_D_OUT[17:16] ;
  assign uart_user_ifc_rg_parity_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h14 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h14 &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;

  // register uart_user_ifc_rg_rx_threshold
  assign uart_user_ifc_rg_rx_threshold_D_IN =
	     uart_s_xactor_f_wr_data_D_OUT[17:13] ;
  assign uart_user_ifc_rg_rx_threshold_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h20 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd0 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h20 &&
	     uart_rg_wrpacket[7:6] == 2'd0 ;

  // register uart_user_ifc_rg_stopbits
  assign uart_user_ifc_rg_stopbits_D_IN =
	     uart_s_xactor_f_wr_data_D_OUT[15:14] ;
  assign uart_user_ifc_rg_stopbits_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h14 &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h14 &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;

  // register uart_user_ifc_uart_error_status_register
  always@(MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_1 or
	  MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_1 or
	  MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_2 or
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit or
	  MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_3)
  case (1'b1)
    MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_1:
	uart_user_ifc_uart_error_status_register_D_IN =
	    MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_1;
    MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_2:
	uart_user_ifc_uart_error_status_register_D_IN =
	    MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_1;
    WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit:
	uart_user_ifc_uart_error_status_register_D_IN =
	    MUX_uart_user_ifc_uart_error_status_register_write_1__VAL_3;
    default: uart_user_ifc_uart_error_status_register_D_IN =
		 4'bxxxx /* unspecified value */ ;
  endcase
  assign uart_user_ifc_uart_error_status_register_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h0C &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h0C &&
	     uart_rg_wrpacket[7:6] == 2'd1 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit ;

  // register uart_user_ifc_uart_fifoRecv_countReg
  assign uart_user_ifc_uart_fifoRecv_countReg_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit ?
	       uart_user_ifc_uart_fifoRecv_countReg + 5'd1 :
	       uart_user_ifc_uart_fifoRecv_countReg - 5'd1 ;
  assign uart_user_ifc_uart_fifoRecv_countReg_EN =
	     CAN_FIRE_RL_uart_user_ifc_uart_fifoRecv__updateLevelCounter ;

  // register uart_user_ifc_uart_fifoXmit_countReg
  assign uart_user_ifc_uart_fifoXmit_countReg_D_IN =
	     uart_user_ifc_uart_fifoXmit_r_enq_whas ?
	       uart_user_ifc_uart_fifoXmit_countReg + 5'd1 :
	       uart_user_ifc_uart_fifoXmit_countReg - 5'd1 ;
  assign uart_user_ifc_uart_fifoXmit_countReg_EN =
	     CAN_FIRE_RL_uart_user_ifc_uart_fifoXmit__updateLevelCounter ;

  // register uart_user_ifc_uart_fifo_almost_full
  always@(NOT_uart_user_ifc_uart_fifoRecv_countReg_501_U_ETC___d1669 or
	  MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_1 or
	  MUX_uart_user_ifc_uart_fifo_almost_full_write_1__VAL_2 or
	  MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_2)
  case (1'b1)
    NOT_uart_user_ifc_uart_fifoRecv_countReg_501_U_ETC___d1669:
	uart_user_ifc_uart_fifo_almost_full_D_IN = 1'd1;
    MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_1:
	uart_user_ifc_uart_fifo_almost_full_D_IN =
	    MUX_uart_user_ifc_uart_fifo_almost_full_write_1__VAL_2;
    MUX_uart_user_ifc_uart_error_status_register_write_1__SEL_2:
	uart_user_ifc_uart_fifo_almost_full_D_IN =
	    MUX_uart_user_ifc_uart_fifo_almost_full_write_1__VAL_2;
    default: uart_user_ifc_uart_fifo_almost_full_D_IN =
		 1'bx /* unspecified value */ ;
  endcase
  assign uart_user_ifc_uart_fifo_almost_full_EN =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_addr_D_OUT[25:20] == 6'h0C &&
	     uart_s_xactor_f_wr_addr_D_OUT[7:6] == 2'd1 ||
	     NOT_uart_user_ifc_uart_fifoRecv_countReg_501_U_ETC___d1669 ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_rg_wrpacket[25:20] == 6'h0C &&
	     uart_rg_wrpacket[7:6] == 2'd1 ;

  // register uart_user_ifc_uart_out_enable
  assign uart_user_ifc_uart_out_enable_D_IN =
	     !MUX_uart_user_ifc_uart_out_enable_write_1__SEL_1 ;
  assign uart_user_ifc_uart_out_enable_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command &&
	     !uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	     uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control ;

  // register uart_user_ifc_uart_rRecvBitCount
  assign uart_user_ifc_uart_rRecvBitCount_D_IN =
	     uart_user_ifc_uart_pwRecvResetBitCount_whas ? 6'd0 : x__h71747 ;
  assign uart_user_ifc_uart_rRecvBitCount_EN =
	     uart_user_ifc_uart_pwRecvResetBitCount_whas ||
	     uart_user_ifc_uart_pwRecvEnableBitCount_whas ;

  // register uart_user_ifc_uart_rRecvCellCount
  assign uart_user_ifc_uart_rRecvCellCount_D_IN =
	     uart_user_ifc_uart_pwRecvCellCountReset_whas ? 4'd0 : x__h65195 ;
  assign uart_user_ifc_uart_rRecvCellCount_EN =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;

  // register uart_user_ifc_uart_rRecvData
  assign uart_user_ifc_uart_rRecvData_D_IN = uart_io_SIN ;
  assign uart_user_ifc_uart_rRecvData_EN = 1'd1 ;

  // register uart_user_ifc_uart_rRecvParity
  assign uart_user_ifc_uart_rRecvParity_D_IN = uart_user_ifc_uart_rRecvData ;
  assign uart_user_ifc_uart_rRecvParity_EN =
	     CAN_FIRE_RL_uart_user_ifc_uart_receive_parity_bit ;

  // register uart_user_ifc_uart_rRecvState
  always@(WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit or
	  MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_1 or
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell or
	  MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_2 or
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample or
	  MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_3 or
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit or
	  MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_4 or
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit or
	  MUX_uart_user_ifc_uart_rRecvState_write_1__SEL_6)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit:
	  uart_user_ifc_uart_rRecvState_D_IN =
	      MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_1;
      WILL_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell:
	  uart_user_ifc_uart_rRecvState_D_IN =
	      MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_2;
      WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample:
	  uart_user_ifc_uart_rRecvState_D_IN =
	      MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_3;
      WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit:
	  uart_user_ifc_uart_rRecvState_D_IN =
	      MUX_uart_user_ifc_uart_rRecvState_write_1__VAL_4;
      WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit:
	  uart_user_ifc_uart_rRecvState_D_IN = 3'd0;
      MUX_uart_user_ifc_uart_rRecvState_write_1__SEL_6:
	  uart_user_ifc_uart_rRecvState_D_IN = 3'd2;
      default: uart_user_ifc_uart_rRecvState_D_IN =
		   3'bxxx /* unspecified value */ ;
    endcase
  end
  assign uart_user_ifc_uart_rRecvState_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_find_center_of_bit_cell ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_bit_cell_time_for_sample ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_first_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_parity_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_sample_pin ;

  // register uart_user_ifc_uart_rXmitBitCount
  assign uart_user_ifc_uart_rXmitBitCount_D_IN =
	     uart_user_ifc_uart_pwXmitResetBitCount_whas ? 6'd0 : x__h81259 ;
  assign uart_user_ifc_uart_rXmitBitCount_EN =
	     uart_user_ifc_uart_pwXmitResetBitCount_whas ||
	     uart_user_ifc_uart_pwXmitEnableBitCount_whas ;

  // register uart_user_ifc_uart_rXmitCellCount
  assign uart_user_ifc_uart_rXmitCellCount_D_IN =
	     uart_user_ifc_uart_pwXmitCellCountReset_whas ? 4'd0 : x__h81233 ;
  assign uart_user_ifc_uart_rXmitCellCount_EN =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;

  // register uart_user_ifc_uart_rXmitDataOut
  always@(MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_1 or
	  uart_user_ifc_uart_vrXmitBuffer_0 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit or
	  MUX_uart_user_ifc_uart_rXmitDataOut_write_1__VAL_2 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit or
	  MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_1:
	  uart_user_ifc_uart_rXmitDataOut_D_IN =
	      uart_user_ifc_uart_vrXmitBuffer_0;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit:
	  uart_user_ifc_uart_rXmitDataOut_D_IN =
	      MUX_uart_user_ifc_uart_rXmitDataOut_write_1__VAL_2;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit:
	  uart_user_ifc_uart_rXmitDataOut_D_IN = 1'b0;
      MUX_uart_user_ifc_uart_rXmitDataOut_write_1__SEL_4:
	  uart_user_ifc_uart_rXmitDataOut_D_IN = 1'b1;
      default: uart_user_ifc_uart_rXmitDataOut_D_IN =
		   1'bx /* unspecified value */ ;
    endcase
  end
  assign uart_user_ifc_uart_rXmitDataOut_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command ;

  // register uart_user_ifc_uart_rXmitParity
  assign uart_user_ifc_uart_rXmitParity_D_IN =
	     z__h86735 ^ uart_user_ifc_uart_fifoXmit_D_OUT[31] ;
  assign uart_user_ifc_uart_rXmitParity_EN =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ;

  // register uart_user_ifc_uart_rXmitState
  always@(MUX_uart_user_ifc_uart_rXmitState_write_1__SEL_1 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command or
	  MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_2 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit or
	  MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_3 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time or
	  MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_4 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit or
	  MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_5 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit or
	  MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_6 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 or
	  MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_7 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 or
	  MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_8 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_uart_user_ifc_uart_rXmitState_write_1__SEL_1:
	  uart_user_ifc_uart_rXmitState_D_IN = 4'd2;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command:
	  uart_user_ifc_uart_rXmitState_D_IN =
	      MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_2;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit:
	  uart_user_ifc_uart_rXmitState_D_IN =
	      MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_3;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time:
	  uart_user_ifc_uart_rXmitState_D_IN =
	      MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_4;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit:
	  uart_user_ifc_uart_rXmitState_D_IN =
	      MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_5;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit:
	  uart_user_ifc_uart_rXmitState_D_IN =
	      MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_6;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5:
	  uart_user_ifc_uart_rXmitState_D_IN =
	      MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_7;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2:
	  uart_user_ifc_uart_rXmitState_D_IN =
	      MUX_uart_user_ifc_uart_rXmitState_write_1__VAL_8;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit:
	  uart_user_ifc_uart_rXmitState_D_IN = 4'd3;
      default: uart_user_ifc_uart_rXmitState_D_IN =
		   4'bxxxx /* unspecified value */ ;
    endcase
  end
  assign uart_user_ifc_uart_rXmitState_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control &&
	     uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit1_5 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_shift_next_bit ;

  // register uart_user_ifc_uart_rg_delay_count
  always@(MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_1 or
	  MUX_uart_user_ifc_uart_rg_delay_count_write_1__VAL_1 or
	  MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_2 or
	  x__h93426 or
	  WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_1:
	  uart_user_ifc_uart_rg_delay_count_D_IN =
	      MUX_uart_user_ifc_uart_rg_delay_count_write_1__VAL_1;
      MUX_uart_user_ifc_uart_rg_delay_count_write_1__SEL_2:
	  uart_user_ifc_uart_rg_delay_count_D_IN = x__h93426;
      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit:
	  uart_user_ifc_uart_rg_delay_count_D_IN = 16'd0;
      default: uart_user_ifc_uart_rg_delay_count_D_IN =
		   16'bxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign uart_user_ifc_uart_rg_delay_count_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_for_start_command &&
	     (uart_user_ifc_uart_fifoXmit_EMPTY_N ||
	      uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ||
	      uart_user_ifc_uart_out_enable) ||
	     WILL_FIRE_RL_uart_user_ifc_uart_rl_delay_control &&
	     !uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit ;

  // register uart_user_ifc_uart_vrRecvBuffer_0
  assign uart_user_ifc_uart_vrRecvBuffer_0_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_1 ;
  assign uart_user_ifc_uart_vrRecvBuffer_0_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_1
  assign uart_user_ifc_uart_vrRecvBuffer_1_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_2 ;
  assign uart_user_ifc_uart_vrRecvBuffer_1_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_10
  assign uart_user_ifc_uart_vrRecvBuffer_10_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_11 ;
  assign uart_user_ifc_uart_vrRecvBuffer_10_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_11
  assign uart_user_ifc_uart_vrRecvBuffer_11_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_12 ;
  assign uart_user_ifc_uart_vrRecvBuffer_11_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_12
  assign uart_user_ifc_uart_vrRecvBuffer_12_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_13 ;
  assign uart_user_ifc_uart_vrRecvBuffer_12_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_13
  assign uart_user_ifc_uart_vrRecvBuffer_13_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_14 ;
  assign uart_user_ifc_uart_vrRecvBuffer_13_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_14
  assign uart_user_ifc_uart_vrRecvBuffer_14_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_15 ;
  assign uart_user_ifc_uart_vrRecvBuffer_14_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_15
  assign uart_user_ifc_uart_vrRecvBuffer_15_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_16 ;
  assign uart_user_ifc_uart_vrRecvBuffer_15_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_16
  assign uart_user_ifc_uart_vrRecvBuffer_16_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_17 ;
  assign uart_user_ifc_uart_vrRecvBuffer_16_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_17
  assign uart_user_ifc_uart_vrRecvBuffer_17_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_18 ;
  assign uart_user_ifc_uart_vrRecvBuffer_17_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_18
  assign uart_user_ifc_uart_vrRecvBuffer_18_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_19 ;
  assign uart_user_ifc_uart_vrRecvBuffer_18_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_19
  assign uart_user_ifc_uart_vrRecvBuffer_19_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_20 ;
  assign uart_user_ifc_uart_vrRecvBuffer_19_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_2
  assign uart_user_ifc_uart_vrRecvBuffer_2_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_3 ;
  assign uart_user_ifc_uart_vrRecvBuffer_2_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_20
  assign uart_user_ifc_uart_vrRecvBuffer_20_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_21 ;
  assign uart_user_ifc_uart_vrRecvBuffer_20_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_21
  assign uart_user_ifc_uart_vrRecvBuffer_21_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_22 ;
  assign uart_user_ifc_uart_vrRecvBuffer_21_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_22
  assign uart_user_ifc_uart_vrRecvBuffer_22_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_23 ;
  assign uart_user_ifc_uart_vrRecvBuffer_22_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_23
  assign uart_user_ifc_uart_vrRecvBuffer_23_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_24 ;
  assign uart_user_ifc_uart_vrRecvBuffer_23_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_24
  assign uart_user_ifc_uart_vrRecvBuffer_24_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_25 ;
  assign uart_user_ifc_uart_vrRecvBuffer_24_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_25
  assign uart_user_ifc_uart_vrRecvBuffer_25_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_26 ;
  assign uart_user_ifc_uart_vrRecvBuffer_25_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_26
  assign uart_user_ifc_uart_vrRecvBuffer_26_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_27 ;
  assign uart_user_ifc_uart_vrRecvBuffer_26_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_27
  assign uart_user_ifc_uart_vrRecvBuffer_27_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_28 ;
  assign uart_user_ifc_uart_vrRecvBuffer_27_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_28
  assign uart_user_ifc_uart_vrRecvBuffer_28_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_29 ;
  assign uart_user_ifc_uart_vrRecvBuffer_28_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_29
  assign uart_user_ifc_uart_vrRecvBuffer_29_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_30 ;
  assign uart_user_ifc_uart_vrRecvBuffer_29_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_3
  assign uart_user_ifc_uart_vrRecvBuffer_3_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_4 ;
  assign uart_user_ifc_uart_vrRecvBuffer_3_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_30
  assign uart_user_ifc_uart_vrRecvBuffer_30_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_31 ;
  assign uart_user_ifc_uart_vrRecvBuffer_30_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_31
  assign uart_user_ifc_uart_vrRecvBuffer_31_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_rRecvData ;
  assign uart_user_ifc_uart_vrRecvBuffer_31_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_4
  assign uart_user_ifc_uart_vrRecvBuffer_4_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_5 ;
  assign uart_user_ifc_uart_vrRecvBuffer_4_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_5
  assign uart_user_ifc_uart_vrRecvBuffer_5_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_6 ;
  assign uart_user_ifc_uart_vrRecvBuffer_5_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_6
  assign uart_user_ifc_uart_vrRecvBuffer_6_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_7 ;
  assign uart_user_ifc_uart_vrRecvBuffer_6_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_7
  assign uart_user_ifc_uart_vrRecvBuffer_7_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_8 ;
  assign uart_user_ifc_uart_vrRecvBuffer_7_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_8
  assign uart_user_ifc_uart_vrRecvBuffer_8_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_9 ;
  assign uart_user_ifc_uart_vrRecvBuffer_8_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrRecvBuffer_9
  assign uart_user_ifc_uart_vrRecvBuffer_9_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	     uart_user_ifc_uart_vrRecvBuffer_10 ;
  assign uart_user_ifc_uart_vrRecvBuffer_9_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	     !uart_user_ifc_uart_rRecvData ||
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_0
  assign uart_user_ifc_uart_vrXmitBuffer_0_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[0] :
	       uart_user_ifc_uart_vrXmitBuffer_1 ;
  assign uart_user_ifc_uart_vrXmitBuffer_0_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_1
  assign uart_user_ifc_uart_vrXmitBuffer_1_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[1] :
	       uart_user_ifc_uart_vrXmitBuffer_2 ;
  assign uart_user_ifc_uart_vrXmitBuffer_1_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_10
  assign uart_user_ifc_uart_vrXmitBuffer_10_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[10] :
	       uart_user_ifc_uart_vrXmitBuffer_11 ;
  assign uart_user_ifc_uart_vrXmitBuffer_10_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_11
  assign uart_user_ifc_uart_vrXmitBuffer_11_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[11] :
	       uart_user_ifc_uart_vrXmitBuffer_12 ;
  assign uart_user_ifc_uart_vrXmitBuffer_11_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_12
  assign uart_user_ifc_uart_vrXmitBuffer_12_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[12] :
	       uart_user_ifc_uart_vrXmitBuffer_13 ;
  assign uart_user_ifc_uart_vrXmitBuffer_12_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_13
  assign uart_user_ifc_uart_vrXmitBuffer_13_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[13] :
	       uart_user_ifc_uart_vrXmitBuffer_14 ;
  assign uart_user_ifc_uart_vrXmitBuffer_13_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_14
  assign uart_user_ifc_uart_vrXmitBuffer_14_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[14] :
	       uart_user_ifc_uart_vrXmitBuffer_15 ;
  assign uart_user_ifc_uart_vrXmitBuffer_14_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_15
  assign uart_user_ifc_uart_vrXmitBuffer_15_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[15] :
	       uart_user_ifc_uart_vrXmitBuffer_16 ;
  assign uart_user_ifc_uart_vrXmitBuffer_15_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_16
  assign uart_user_ifc_uart_vrXmitBuffer_16_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[16] :
	       uart_user_ifc_uart_vrXmitBuffer_17 ;
  assign uart_user_ifc_uart_vrXmitBuffer_16_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_17
  assign uart_user_ifc_uart_vrXmitBuffer_17_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[17] :
	       uart_user_ifc_uart_vrXmitBuffer_18 ;
  assign uart_user_ifc_uart_vrXmitBuffer_17_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_18
  assign uart_user_ifc_uart_vrXmitBuffer_18_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[18] :
	       uart_user_ifc_uart_vrXmitBuffer_19 ;
  assign uart_user_ifc_uart_vrXmitBuffer_18_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_19
  assign uart_user_ifc_uart_vrXmitBuffer_19_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[19] :
	       uart_user_ifc_uart_vrXmitBuffer_20 ;
  assign uart_user_ifc_uart_vrXmitBuffer_19_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_2
  assign uart_user_ifc_uart_vrXmitBuffer_2_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[2] :
	       uart_user_ifc_uart_vrXmitBuffer_3 ;
  assign uart_user_ifc_uart_vrXmitBuffer_2_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_20
  assign uart_user_ifc_uart_vrXmitBuffer_20_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[20] :
	       uart_user_ifc_uart_vrXmitBuffer_21 ;
  assign uart_user_ifc_uart_vrXmitBuffer_20_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_21
  assign uart_user_ifc_uart_vrXmitBuffer_21_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[21] :
	       uart_user_ifc_uart_vrXmitBuffer_22 ;
  assign uart_user_ifc_uart_vrXmitBuffer_21_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_22
  assign uart_user_ifc_uart_vrXmitBuffer_22_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[22] :
	       uart_user_ifc_uart_vrXmitBuffer_23 ;
  assign uart_user_ifc_uart_vrXmitBuffer_22_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_23
  assign uart_user_ifc_uart_vrXmitBuffer_23_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[23] :
	       uart_user_ifc_uart_vrXmitBuffer_24 ;
  assign uart_user_ifc_uart_vrXmitBuffer_23_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_24
  assign uart_user_ifc_uart_vrXmitBuffer_24_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[24] :
	       uart_user_ifc_uart_vrXmitBuffer_25 ;
  assign uart_user_ifc_uart_vrXmitBuffer_24_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_25
  assign uart_user_ifc_uart_vrXmitBuffer_25_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[25] :
	       uart_user_ifc_uart_vrXmitBuffer_26 ;
  assign uart_user_ifc_uart_vrXmitBuffer_25_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_26
  assign uart_user_ifc_uart_vrXmitBuffer_26_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[26] :
	       uart_user_ifc_uart_vrXmitBuffer_27 ;
  assign uart_user_ifc_uart_vrXmitBuffer_26_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_27
  assign uart_user_ifc_uart_vrXmitBuffer_27_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[27] :
	       uart_user_ifc_uart_vrXmitBuffer_28 ;
  assign uart_user_ifc_uart_vrXmitBuffer_27_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_28
  assign uart_user_ifc_uart_vrXmitBuffer_28_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[28] :
	       uart_user_ifc_uart_vrXmitBuffer_29 ;
  assign uart_user_ifc_uart_vrXmitBuffer_28_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_29
  assign uart_user_ifc_uart_vrXmitBuffer_29_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[29] :
	       uart_user_ifc_uart_vrXmitBuffer_30 ;
  assign uart_user_ifc_uart_vrXmitBuffer_29_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_3
  assign uart_user_ifc_uart_vrXmitBuffer_3_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[3] :
	       uart_user_ifc_uart_vrXmitBuffer_4 ;
  assign uart_user_ifc_uart_vrXmitBuffer_3_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_30
  assign uart_user_ifc_uart_vrXmitBuffer_30_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[30] :
	       uart_user_ifc_uart_vrXmitBuffer_31 ;
  assign uart_user_ifc_uart_vrXmitBuffer_30_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_31
  assign uart_user_ifc_uart_vrXmitBuffer_31_D_IN =
	     !WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     uart_user_ifc_uart_fifoXmit_D_OUT[31] ;
  assign uart_user_ifc_uart_vrXmitBuffer_31_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_4
  assign uart_user_ifc_uart_vrXmitBuffer_4_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[4] :
	       uart_user_ifc_uart_vrXmitBuffer_5 ;
  assign uart_user_ifc_uart_vrXmitBuffer_4_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_5
  assign uart_user_ifc_uart_vrXmitBuffer_5_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[5] :
	       uart_user_ifc_uart_vrXmitBuffer_6 ;
  assign uart_user_ifc_uart_vrXmitBuffer_5_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_6
  assign uart_user_ifc_uart_vrXmitBuffer_6_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[6] :
	       uart_user_ifc_uart_vrXmitBuffer_7 ;
  assign uart_user_ifc_uart_vrXmitBuffer_6_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_7
  assign uart_user_ifc_uart_vrXmitBuffer_7_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[7] :
	       uart_user_ifc_uart_vrXmitBuffer_8 ;
  assign uart_user_ifc_uart_vrXmitBuffer_7_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_8
  assign uart_user_ifc_uart_vrXmitBuffer_8_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[8] :
	       uart_user_ifc_uart_vrXmitBuffer_9 ;
  assign uart_user_ifc_uart_vrXmitBuffer_8_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // register uart_user_ifc_uart_vrXmitBuffer_9
  assign uart_user_ifc_uart_vrXmitBuffer_9_D_IN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ?
	       uart_user_ifc_uart_fifoXmit_D_OUT[9] :
	       uart_user_ifc_uart_vrXmitBuffer_10 ;
  assign uart_user_ifc_uart_vrXmitBuffer_9_EN =
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_user_ifc_uart_transmit_buffer_shift ;

  // submodule bootrom_dut_dmemLSB
  assign bootrom_dut_dmemLSB_ADDR =
	     MUX_bootrom_dut_dmemLSB_put_1__SEL_1 ?
	       address37972_MINUS_0x1000__q4[15:3] :
	       bootrom_s_xactor_f_rd_addrD_OUT_BITS_51_TO_20_ETC__q5[15:3] ;
  assign bootrom_dut_dmemLSB_DI =
	     MUX_bootrom_dut_dmemLSB_put_1__SEL_1 ?
	       32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  :
	       32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  ;
  assign bootrom_dut_dmemLSB_WE = 1'd0 ;
  assign bootrom_dut_dmemLSB_EN = bootrom_dut_read_request_sent_1_whas ;

  // submodule bootrom_dut_dmemMSB
  assign bootrom_dut_dmemMSB_ADDR =
	     MUX_bootrom_dut_dmemLSB_put_1__SEL_1 ?
	       address37972_MINUS_0x1000__q4[15:3] :
	       bootrom_s_xactor_f_rd_addrD_OUT_BITS_51_TO_20_ETC__q5[15:3] ;
  assign bootrom_dut_dmemMSB_DI =
	     MUX_bootrom_dut_dmemLSB_put_1__SEL_1 ?
	       32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  :
	       32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  ;
  assign bootrom_dut_dmemMSB_WE = 1'd0 ;
  assign bootrom_dut_dmemMSB_EN = bootrom_dut_read_request_sent_1_whas ;

  // submodule bootrom_s_xactor_f_rd_addr
  assign bootrom_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_1_f_rd_addr_D_OUT ;
  assign bootrom_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N &&
	     bootrom_s_xactor_f_rd_addr_FULL_N ;
  assign bootrom_s_xactor_f_rd_addr_DEQ =
	     CAN_FIRE_RL_bootrom_read_request_first ;
  assign bootrom_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_rd_data
  assign bootrom_s_xactor_f_rd_data_D_IN =
	     { 2'd0,
	       data0__h138349,
	       bootrom_rg_readburst_counter_424_EQ_bootrom_rg_ETC___d2427,
	       bootrom_rg_read_packet[3:0] } ;
  assign bootrom_s_xactor_f_rd_data_ENQ = CAN_FIRE_RL_bootrom_read_response ;
  assign bootrom_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_1_f_rd_data_FULL_N &&
	     bootrom_s_xactor_f_rd_data_EMPTY_N ;
  assign bootrom_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_wr_addr
  assign bootrom_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_1_f_wr_addr_D_OUT ;
  assign bootrom_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N &&
	     bootrom_s_xactor_f_wr_addr_FULL_N ;
  assign bootrom_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_bootrom_write_request_address_channel ;
  assign bootrom_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_wr_data
  assign bootrom_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_1_f_wr_data_D_OUT ;
  assign bootrom_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N &&
	     bootrom_s_xactor_f_wr_data_FULL_N ;
  assign bootrom_s_xactor_f_wr_data_DEQ =
	     WILL_FIRE_RL_bootrom_write_request_data_channel ||
	     WILL_FIRE_RL_bootrom_write_request_address_channel ;
  assign bootrom_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_wr_resp
  assign bootrom_s_xactor_f_wr_resp_D_IN =
	     MUX_bootrom_s_xactor_f_wr_resp_enq_1__SEL_1 ?
	       bootrom_rg_write_response :
	       MUX_bootrom_s_xactor_f_wr_resp_enq_1__VAL_2 ;
  assign bootrom_s_xactor_f_wr_resp_ENQ =
	     WILL_FIRE_RL_bootrom_write_request_data_channel &&
	     bootrom_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_bootrom_write_request_address_channel &&
	     bootrom_s_xactor_f_wr_data_D_OUT[0] ;
  assign bootrom_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_1_f_wr_resp_FULL_N &&
	     bootrom_s_xactor_f_wr_resp_EMPTY_N ;
  assign bootrom_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule ccore_0
  assign ccore_0_ma_debug_interrupt__int = ma_hart_interrupts_i ;
  assign ccore_0_ma_debugger_available_avail = 1'd1 ;
  assign ccore_0_master_d_ARREADY =
	     fabric_xactors_from_masters_1_f_rd_addr_FULL_N ;
  assign ccore_0_master_d_AWREADY =
	     fabric_xactors_from_masters_1_f_wr_addr_FULL_N ;
  assign ccore_0_master_d_BID =
	     fabric_xactors_from_masters_1_f_wr_resp_D_OUT[3:0] ;
  assign ccore_0_master_d_BRESP =
	     fabric_xactors_from_masters_1_f_wr_resp_D_OUT[5:4] ;
  assign ccore_0_master_d_BVALID =
	     fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N ;
  assign ccore_0_master_d_RDATA =
	     fabric_xactors_from_masters_1_f_rd_data_D_OUT[68:5] ;
  assign ccore_0_master_d_RID =
	     fabric_xactors_from_masters_1_f_rd_data_D_OUT[3:0] ;
  assign ccore_0_master_d_RLAST =
	     fabric_xactors_from_masters_1_f_rd_data_D_OUT[4] ;
  assign ccore_0_master_d_RRESP =
	     fabric_xactors_from_masters_1_f_rd_data_D_OUT[70:69] ;
  assign ccore_0_master_d_RVALID =
	     fabric_xactors_from_masters_1_f_rd_data_EMPTY_N ;
  assign ccore_0_master_d_WREADY =
	     fabric_xactors_from_masters_1_f_wr_data_FULL_N ;
  assign ccore_0_master_i_ARREADY =
	     fabric_xactors_from_masters_2_f_rd_addr_FULL_N ;
  assign ccore_0_master_i_AWREADY =
	     fabric_xactors_from_masters_2_f_wr_addr_FULL_N ;
  assign ccore_0_master_i_BID =
	     fabric_xactors_from_masters_2_f_wr_resp_D_OUT[3:0] ;
  assign ccore_0_master_i_BRESP =
	     fabric_xactors_from_masters_2_f_wr_resp_D_OUT[5:4] ;
  assign ccore_0_master_i_BVALID =
	     fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N ;
  assign ccore_0_master_i_RDATA =
	     fabric_xactors_from_masters_2_f_rd_data_D_OUT[68:5] ;
  assign ccore_0_master_i_RID =
	     fabric_xactors_from_masters_2_f_rd_data_D_OUT[3:0] ;
  assign ccore_0_master_i_RLAST =
	     fabric_xactors_from_masters_2_f_rd_data_D_OUT[4] ;
  assign ccore_0_master_i_RRESP =
	     fabric_xactors_from_masters_2_f_rd_data_D_OUT[70:69] ;
  assign ccore_0_master_i_RVALID =
	     fabric_xactors_from_masters_2_f_rd_data_EMPTY_N ;
  assign ccore_0_master_i_WREADY =
	     fabric_xactors_from_masters_2_f_wr_data_FULL_N ;
  assign ccore_0_sb_clint_msip_put = clint_clint_msip ;
  assign ccore_0_sb_clint_mtime_put = clint_clint_rgmtime ;
  assign ccore_0_sb_clint_mtip_put = clint_clint_mtip ;
  assign ccore_0_sb_plic_meip_ex_i = 1'd0 ;
  assign ccore_0_sb_plic_seip_ex_i = 1'd0 ;
  assign ccore_0_EN_sb_clint_msip_put = 1'd1 ;
  assign ccore_0_EN_sb_clint_mtip_put = 1'd1 ;
  assign ccore_0_EN_sb_clint_mtime_put = 1'd1 ;
  assign ccore_0_EN_sb_plic_meip = 1'd1 ;
  assign ccore_0_EN_sb_plic_seip = 1'd1 ;
  assign ccore_0_EN_ma_debug_interrupt = EN_ma_hart_interrupts ;

  // submodule clint_s_xactor_f_rd_addr
  assign clint_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_3_f_rd_addr_D_OUT ;
  assign clint_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_3_f_rd_addr_EMPTY_N &&
	     clint_s_xactor_f_rd_addr_FULL_N ;
  assign clint_s_xactor_f_rd_addr_DEQ =
	     CAN_FIRE_RL_clint_axi_read_transaction ;
  assign clint_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_rd_data
  assign clint_s_xactor_f_rd_data_D_IN =
	     WILL_FIRE_RL_clint_axi_read_transaction ?
	       MUX_clint_s_xactor_f_rd_data_enq_1__VAL_1 :
	       MUX_clint_s_xactor_f_rd_data_enq_1__VAL_2 ;
  assign clint_s_xactor_f_rd_data_ENQ =
	     WILL_FIRE_RL_clint_axi_read_transaction ||
	     WILL_FIRE_RL_clint_read_burst_traction ;
  assign clint_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_3_f_rd_data_FULL_N &&
	     clint_s_xactor_f_rd_data_EMPTY_N ;
  assign clint_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_wr_addr
  assign clint_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_3_f_wr_addr_D_OUT ;
  assign clint_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_3_f_wr_addr_EMPTY_N &&
	     clint_s_xactor_f_wr_addr_FULL_N ;
  assign clint_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_clint_axi_write_transaction ;
  assign clint_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_wr_data
  assign clint_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_3_f_wr_data_D_OUT ;
  assign clint_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_3_f_wr_data_EMPTY_N &&
	     clint_s_xactor_f_wr_data_FULL_N ;
  assign clint_s_xactor_f_wr_data_DEQ =
	     WILL_FIRE_RL_clint_write_burst_traction ||
	     WILL_FIRE_RL_clint_axi_write_transaction ;
  assign clint_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_wr_resp
  assign clint_s_xactor_f_wr_resp_D_IN =
	     MUX_clint_s_xactor_f_wr_resp_enq_1__SEL_1 ?
	       MUX_clint_s_xactor_f_wr_resp_enq_1__VAL_1 :
	       MUX_clint_s_xactor_f_wr_resp_enq_1__VAL_2 ;
  assign clint_s_xactor_f_wr_resp_ENQ =
	     WILL_FIRE_RL_clint_axi_write_transaction &&
	     clint_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_clint_write_burst_traction &&
	     clint_s_xactor_f_wr_data_D_OUT[0] ;
  assign clint_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_3_f_wr_resp_FULL_N &&
	     clint_s_xactor_f_wr_resp_EMPTY_N ;
  assign clint_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_rd_addr
  assign err_slave_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_5_f_rd_addr_D_OUT ;
  assign err_slave_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N &&
	     err_slave_s_xactor_f_rd_addr_FULL_N ;
  assign err_slave_s_xactor_f_rd_addr_DEQ =
	     CAN_FIRE_RL_err_slave_receive_read_request ;
  assign err_slave_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_rd_data
  assign err_slave_s_xactor_f_rd_data_D_IN =
	     { 66'h30000000000000000,
	       err_slave_rg_readburst_counter_265_EQ_err_slav_ETC___d2267,
	       err_slave_rg_rd_id } ;
  assign err_slave_s_xactor_f_rd_data_ENQ =
	     CAN_FIRE_RL_err_slave_send_error_response ;
  assign err_slave_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_5_f_rd_data_FULL_N &&
	     err_slave_s_xactor_f_rd_data_EMPTY_N ;
  assign err_slave_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_wr_addr
  assign err_slave_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_5_f_wr_addr_D_OUT ;
  assign err_slave_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N &&
	     err_slave_s_xactor_f_wr_addr_FULL_N ;
  assign err_slave_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_err_slave_receive_write_request ;
  assign err_slave_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_wr_data
  assign err_slave_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_5_f_wr_data_D_OUT ;
  assign err_slave_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N &&
	     err_slave_s_xactor_f_wr_data_FULL_N ;
  assign err_slave_s_xactor_f_wr_data_DEQ =
	     WILL_FIRE_RL_err_slave_write_request_data_channel ||
	     WILL_FIRE_RL_err_slave_receive_write_request ;
  assign err_slave_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_wr_resp
  assign err_slave_s_xactor_f_wr_resp_D_IN =
	     MUX_err_slave_s_xactor_f_wr_resp_enq_1__SEL_1 ?
	       err_slave_rg_write_response :
	       MUX_err_slave_s_xactor_f_wr_resp_enq_1__VAL_2 ;
  assign err_slave_s_xactor_f_wr_resp_ENQ =
	     WILL_FIRE_RL_err_slave_write_request_data_channel &&
	     err_slave_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_err_slave_receive_write_request &&
	     err_slave_s_xactor_f_wr_data_D_OUT[0] ;
  assign err_slave_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_5_f_wr_resp_FULL_N &&
	     err_slave_s_xactor_f_wr_resp_EMPTY_N ;
  assign err_slave_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_err_user_0
  assign fabric_v_f_rd_err_user_0_ENQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_0_DEQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_0_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_err_user_1
  assign fabric_v_f_rd_err_user_1_ENQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_1_DEQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_1_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_err_user_2
  assign fabric_v_f_rd_err_user_2_ENQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_2_DEQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_2_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_err_user_3
  assign fabric_v_f_rd_err_user_3_ENQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_3_DEQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_3_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_0
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_mis_0_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_mis_0_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_mis_0_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_v_f_rd_mis_0_D_IN = 3'd3;
      default: fabric_v_f_rd_mis_0_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ;
  assign fabric_v_f_rd_mis_0_DEQ =
	     _dor1fabric_v_f_rd_mis_0_EN_deq &&
	     fabric_xactors_to_slaves_0_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_mis_0_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_1
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_mis_1_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_mis_1_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_v_f_rd_mis_1_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_v_f_rd_mis_1_D_IN = 3'd3;
      default: fabric_v_f_rd_mis_1_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ;
  assign fabric_v_f_rd_mis_1_DEQ =
	     _dor1fabric_v_f_rd_mis_1_EN_deq &&
	     fabric_xactors_to_slaves_1_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_mis_1_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_2
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_mis_2_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_mis_2_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_v_f_rd_mis_2_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23:
	  fabric_v_f_rd_mis_2_D_IN = 3'd3;
      default: fabric_v_f_rd_mis_2_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ;
  assign fabric_v_f_rd_mis_2_DEQ =
	     _dor1fabric_v_f_rd_mis_2_EN_deq &&
	     fabric_xactors_to_slaves_2_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_mis_2_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_3
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_v_f_rd_mis_3_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_mis_3_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_v_f_rd_mis_3_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_v_f_rd_mis_3_D_IN = 3'd3;
      default: fabric_v_f_rd_mis_3_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_3_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ;
  assign fabric_v_f_rd_mis_3_DEQ =
	     _dor1fabric_v_f_rd_mis_3_EN_deq &&
	     fabric_xactors_to_slaves_3_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_mis_3_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_4
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_mis_4_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_mis_4_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_v_f_rd_mis_4_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_v_f_rd_mis_4_D_IN = 3'd3;
      default: fabric_v_f_rd_mis_4_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_4_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ;
  assign fabric_v_f_rd_mis_4_DEQ =
	     _dor1fabric_v_f_rd_mis_4_EN_deq &&
	     fabric_xactors_to_slaves_4_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_mis_4_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_5
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_mis_5_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_mis_5_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_v_f_rd_mis_5_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_v_f_rd_mis_5_D_IN = 3'd3;
      default: fabric_v_f_rd_mis_5_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_5_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ;
  assign fabric_v_f_rd_mis_5_DEQ =
	     _dor1fabric_v_f_rd_mis_5_EN_deq &&
	     fabric_xactors_to_slaves_5_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_mis_5_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_6
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_mis_6_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_v_f_rd_mis_6_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_v_f_rd_mis_6_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27:
	  fabric_v_f_rd_mis_6_D_IN = 3'd3;
      default: fabric_v_f_rd_mis_6_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_6_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ;
  assign fabric_v_f_rd_mis_6_DEQ =
	     _dor1fabric_v_f_rd_mis_6_EN_deq &&
	     fabric_xactors_to_slaves_6_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_mis_6_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_sjs_0
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_sjs_0_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_sjs_0_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_sjs_0_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_v_f_rd_sjs_0_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_sjs_0_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_sjs_0_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_sjs_0_D_IN = 3'd6;
      default: fabric_v_f_rd_sjs_0_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;
  assign fabric_v_f_rd_sjs_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	     fabric_xactors_to_slaves_0_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	     fabric_xactors_to_slaves_1_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	     fabric_xactors_to_slaves_2_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	     fabric_xactors_to_slaves_3_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	     fabric_xactors_to_slaves_4_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	     fabric_xactors_to_slaves_5_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	     fabric_xactors_to_slaves_6_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_sjs_0_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_sjs_1
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_sjs_1_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_sjs_1_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_sjs_1_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_sjs_1_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_sjs_1_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_sjs_1_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_v_f_rd_sjs_1_D_IN = 3'd6;
      default: fabric_v_f_rd_sjs_1_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ;
  assign fabric_v_f_rd_sjs_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	     fabric_xactors_to_slaves_0_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	     fabric_xactors_to_slaves_1_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	     fabric_xactors_to_slaves_2_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	     fabric_xactors_to_slaves_3_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	     fabric_xactors_to_slaves_4_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	     fabric_xactors_to_slaves_5_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	     fabric_xactors_to_slaves_6_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_sjs_1_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_sjs_2
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_sjs_2_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_v_f_rd_sjs_2_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_v_f_rd_sjs_2_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_v_f_rd_sjs_2_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_v_f_rd_sjs_2_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_v_f_rd_sjs_2_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_v_f_rd_sjs_2_D_IN = 3'd6;
      default: fabric_v_f_rd_sjs_2_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ;
  assign fabric_v_f_rd_sjs_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	     fabric_xactors_to_slaves_0_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 &&
	     fabric_xactors_to_slaves_1_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 &&
	     fabric_xactors_to_slaves_2_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 &&
	     fabric_xactors_to_slaves_3_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 &&
	     fabric_xactors_to_slaves_4_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 &&
	     fabric_xactors_to_slaves_5_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 &&
	     fabric_xactors_to_slaves_6_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_sjs_2_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_sjs_3
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_v_f_rd_sjs_3_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_v_f_rd_sjs_3_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23:
	  fabric_v_f_rd_sjs_3_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_v_f_rd_sjs_3_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_v_f_rd_sjs_3_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_v_f_rd_sjs_3_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27:
	  fabric_v_f_rd_sjs_3_D_IN = 3'd6;
      default: fabric_v_f_rd_sjs_3_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_3_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ;
  assign fabric_v_f_rd_sjs_3_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 &&
	     fabric_xactors_to_slaves_0_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 &&
	     fabric_xactors_to_slaves_1_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 &&
	     fabric_xactors_to_slaves_2_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 &&
	     fabric_xactors_to_slaves_3_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 &&
	     fabric_xactors_to_slaves_4_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 &&
	     fabric_xactors_to_slaves_5_f_rd_data_D_OUT[4] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 &&
	     fabric_xactors_to_slaves_6_f_rd_data_D_OUT[4] ;
  assign fabric_v_f_rd_sjs_3_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_err_user_0
  assign fabric_v_f_wr_err_user_0_ENQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_0_DEQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_err_user_1
  assign fabric_v_f_wr_err_user_1_ENQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_1_DEQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_err_user_2
  assign fabric_v_f_wr_err_user_2_ENQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_2_DEQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_err_user_3
  assign fabric_v_f_wr_err_user_3_ENQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_3_DEQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_3_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_0
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_v_f_wr_mis_0_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_v_f_wr_mis_0_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_v_f_wr_mis_0_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21:
	  fabric_v_f_wr_mis_0_D_IN = 3'd3;
      default: fabric_v_f_wr_mis_0_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_v_f_wr_mis_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_mis_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_1
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_v_f_wr_mis_1_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_v_f_wr_mis_1_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15:
	  fabric_v_f_wr_mis_1_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22:
	  fabric_v_f_wr_mis_1_D_IN = 3'd3;
      default: fabric_v_f_wr_mis_1_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ;
  assign fabric_v_f_wr_mis_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_v_f_wr_mis_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_2
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_v_f_wr_mis_2_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_v_f_wr_mis_2_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16:
	  fabric_v_f_wr_mis_2_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23:
	  fabric_v_f_wr_mis_2_D_IN = 3'd3;
      default: fabric_v_f_wr_mis_2_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 ;
  assign fabric_v_f_wr_mis_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_v_f_wr_mis_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_3
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3:
	  fabric_v_f_wr_mis_3_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_v_f_wr_mis_3_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17:
	  fabric_v_f_wr_mis_3_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24:
	  fabric_v_f_wr_mis_3_D_IN = 3'd3;
      default: fabric_v_f_wr_mis_3_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_3_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ;
  assign fabric_v_f_wr_mis_3_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_v_f_wr_mis_3_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_4
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_v_f_wr_mis_4_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_v_f_wr_mis_4_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18:
	  fabric_v_f_wr_mis_4_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25:
	  fabric_v_f_wr_mis_4_D_IN = 3'd3;
      default: fabric_v_f_wr_mis_4_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_4_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ;
  assign fabric_v_f_wr_mis_4_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_v_f_wr_mis_4_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_5
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_v_f_wr_mis_5_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_v_f_wr_mis_5_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19:
	  fabric_v_f_wr_mis_5_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26:
	  fabric_v_f_wr_mis_5_D_IN = 3'd3;
      default: fabric_v_f_wr_mis_5_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_5_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ;
  assign fabric_v_f_wr_mis_5_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;
  assign fabric_v_f_wr_mis_5_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_6
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_v_f_wr_mis_6_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13:
	  fabric_v_f_wr_mis_6_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20:
	  fabric_v_f_wr_mis_6_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27:
	  fabric_v_f_wr_mis_6_D_IN = 3'd3;
      default: fabric_v_f_wr_mis_6_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_6_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign fabric_v_f_wr_mis_6_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;
  assign fabric_v_f_wr_mis_6_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_sjs_0
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_v_f_wr_sjs_0_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_v_f_wr_sjs_0_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_v_f_wr_sjs_0_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3:
	  fabric_v_f_wr_sjs_0_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_v_f_wr_sjs_0_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_v_f_wr_sjs_0_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_v_f_wr_sjs_0_D_IN = 3'd6;
      default: fabric_v_f_wr_sjs_0_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;
  assign fabric_v_f_wr_sjs_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_sjs_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_sjs_1
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_v_f_wr_sjs_1_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_v_f_wr_sjs_1_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_v_f_wr_sjs_1_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_v_f_wr_sjs_1_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_v_f_wr_sjs_1_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_v_f_wr_sjs_1_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13:
	  fabric_v_f_wr_sjs_1_D_IN = 3'd6;
      default: fabric_v_f_wr_sjs_1_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ;
  assign fabric_v_f_wr_sjs_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;
  assign fabric_v_f_wr_sjs_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_sjs_2
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_v_f_wr_sjs_2_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15:
	  fabric_v_f_wr_sjs_2_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16:
	  fabric_v_f_wr_sjs_2_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17:
	  fabric_v_f_wr_sjs_2_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18:
	  fabric_v_f_wr_sjs_2_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19:
	  fabric_v_f_wr_sjs_2_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20:
	  fabric_v_f_wr_sjs_2_D_IN = 3'd6;
      default: fabric_v_f_wr_sjs_2_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ;
  assign fabric_v_f_wr_sjs_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ;
  assign fabric_v_f_wr_sjs_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_sjs_3
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21:
	  fabric_v_f_wr_sjs_3_D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22:
	  fabric_v_f_wr_sjs_3_D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23:
	  fabric_v_f_wr_sjs_3_D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24:
	  fabric_v_f_wr_sjs_3_D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25:
	  fabric_v_f_wr_sjs_3_D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26:
	  fabric_v_f_wr_sjs_3_D_IN = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27:
	  fabric_v_f_wr_sjs_3_D_IN = 3'd6;
      default: fabric_v_f_wr_sjs_3_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_3_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign fabric_v_f_wr_sjs_3_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ;
  assign fabric_v_f_wr_sjs_3_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_err_user_0
  assign fabric_v_f_wrd_err_user_0_ENQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_0_DEQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_err_user_1
  assign fabric_v_f_wrd_err_user_1_ENQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_1_DEQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_err_user_2
  assign fabric_v_f_wrd_err_user_2_ENQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_2_DEQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_err_user_3
  assign fabric_v_f_wrd_err_user_3_ENQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_3_DEQ = 1'b0 ;
  assign fabric_v_f_wrd_err_user_3_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_mis_0
  always@(MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_1: fabric_v_f_wrd_mis_0_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_2: fabric_v_f_wrd_mis_0_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_3: fabric_v_f_wrd_mis_0_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_4: fabric_v_f_wrd_mis_0_D_IN = 3'd3;
      default: fabric_v_f_wrd_mis_0_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_mis_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_mis_1
  always@(MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_1: fabric_v_f_wrd_mis_1_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_2: fabric_v_f_wrd_mis_1_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_3: fabric_v_f_wrd_mis_1_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_4: fabric_v_f_wrd_mis_1_D_IN = 3'd3;
      default: fabric_v_f_wrd_mis_1_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_mis_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_mis_2
  always@(MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_1: fabric_v_f_wrd_mis_2_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_2: fabric_v_f_wrd_mis_2_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_3: fabric_v_f_wrd_mis_2_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_4: fabric_v_f_wrd_mis_2_D_IN = 3'd3;
      default: fabric_v_f_wrd_mis_2_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_mis_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_mis_3
  always@(MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_1: fabric_v_f_wrd_mis_3_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_2: fabric_v_f_wrd_mis_3_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_3: fabric_v_f_wrd_mis_3_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_4: fabric_v_f_wrd_mis_3_D_IN = 3'd3;
      default: fabric_v_f_wrd_mis_3_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_mis_3_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_3_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_3_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_mis_4
  always@(MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_1: fabric_v_f_wrd_mis_4_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_2: fabric_v_f_wrd_mis_4_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_3: fabric_v_f_wrd_mis_4_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_4: fabric_v_f_wrd_mis_4_D_IN = 3'd3;
      default: fabric_v_f_wrd_mis_4_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_mis_4_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_4_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_4_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_mis_5
  always@(MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_1: fabric_v_f_wrd_mis_5_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_2: fabric_v_f_wrd_mis_5_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_3: fabric_v_f_wrd_mis_5_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_4: fabric_v_f_wrd_mis_5_D_IN = 3'd3;
      default: fabric_v_f_wrd_mis_5_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_mis_5_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_5_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_5_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_mis_6
  always@(MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_1: fabric_v_f_wrd_mis_6_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_2: fabric_v_f_wrd_mis_6_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_3: fabric_v_f_wrd_mis_6_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_4: fabric_v_f_wrd_mis_6_D_IN = 3'd3;
      default: fabric_v_f_wrd_mis_6_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_mis_6_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_6_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_mis_6_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_sjs_0
  always@(MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_1 or
	  MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_1)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_1: fabric_v_f_wrd_sjs_0_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_1: fabric_v_f_wrd_sjs_0_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_1: fabric_v_f_wrd_sjs_0_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_1: fabric_v_f_wrd_sjs_0_D_IN = 3'd3;
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_1: fabric_v_f_wrd_sjs_0_D_IN = 3'd4;
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_1: fabric_v_f_wrd_sjs_0_D_IN = 3'd5;
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_1: fabric_v_f_wrd_sjs_0_D_IN = 3'd6;
      default: fabric_v_f_wrd_sjs_0_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_sjs_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_0_DEQ =
	     _dor1fabric_v_f_wrd_sjs_0_EN_deq &&
	     fabric_xactors_from_masters_0_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_sjs_1
  always@(MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_2 or
	  MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_2)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_2: fabric_v_f_wrd_sjs_1_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_2: fabric_v_f_wrd_sjs_1_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_2: fabric_v_f_wrd_sjs_1_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_2: fabric_v_f_wrd_sjs_1_D_IN = 3'd3;
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_2: fabric_v_f_wrd_sjs_1_D_IN = 3'd4;
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_2: fabric_v_f_wrd_sjs_1_D_IN = 3'd5;
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_2: fabric_v_f_wrd_sjs_1_D_IN = 3'd6;
      default: fabric_v_f_wrd_sjs_1_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_sjs_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_1_DEQ =
	     _dor1fabric_v_f_wrd_sjs_1_EN_deq &&
	     fabric_xactors_from_masters_1_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_sjs_2
  always@(MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_3 or
	  MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_3: fabric_v_f_wrd_sjs_2_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_3: fabric_v_f_wrd_sjs_2_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_3: fabric_v_f_wrd_sjs_2_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_3: fabric_v_f_wrd_sjs_2_D_IN = 3'd3;
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_3: fabric_v_f_wrd_sjs_2_D_IN = 3'd4;
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_3: fabric_v_f_wrd_sjs_2_D_IN = 3'd5;
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_3: fabric_v_f_wrd_sjs_2_D_IN = 3'd6;
      default: fabric_v_f_wrd_sjs_2_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_sjs_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_2_DEQ =
	     _dor1fabric_v_f_wrd_sjs_2_EN_deq &&
	     fabric_xactors_from_masters_2_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wrd_sjs_3
  always@(MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_4 or
	  MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_4 or
	  MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_4 or
	  MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_4 or
	  MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_4 or
	  MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_4 or
	  MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_wrd_mis_0_enq_1__SEL_4: fabric_v_f_wrd_sjs_3_D_IN = 3'd0;
      MUX_fabric_v_f_wrd_mis_1_enq_1__SEL_4: fabric_v_f_wrd_sjs_3_D_IN = 3'd1;
      MUX_fabric_v_f_wrd_mis_2_enq_1__SEL_4: fabric_v_f_wrd_sjs_3_D_IN = 3'd2;
      MUX_fabric_v_f_wrd_mis_3_enq_1__SEL_4: fabric_v_f_wrd_sjs_3_D_IN = 3'd3;
      MUX_fabric_v_f_wrd_mis_4_enq_1__SEL_4: fabric_v_f_wrd_sjs_3_D_IN = 3'd4;
      MUX_fabric_v_f_wrd_mis_5_enq_1__SEL_4: fabric_v_f_wrd_sjs_3_D_IN = 3'd5;
      MUX_fabric_v_f_wrd_mis_6_enq_1__SEL_4: fabric_v_f_wrd_sjs_3_D_IN = 3'd6;
      default: fabric_v_f_wrd_sjs_3_D_IN = 3'bxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wrd_sjs_3_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_3_DEQ =
	     _dor1fabric_v_f_wrd_sjs_3_EN_deq &&
	     fabric_xactors_from_masters_3_f_wr_data_D_OUT[0] ;
  assign fabric_v_f_wrd_sjs_3_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_rd_addr
  assign fabric_xactors_from_masters_0_f_rd_addr_D_IN =
	     { signature_master_ARADDR,
	       signature_master_ARPROT,
	       signature_master_ARSIZE,
	       signature_master_ARLEN,
	       signature_master_ARBURST,
	       signature_master_ARID } ;
  assign fabric_xactors_from_masters_0_f_rd_addr_ENQ =
	     signature_master_ARVALID &&
	     fabric_xactors_from_masters_0_f_rd_addr_FULL_N ;
  assign fabric_xactors_from_masters_0_f_rd_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 or
	  fabric_xactors_to_slaves_1_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master or
	  fabric_xactors_to_slaves_0_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 or
	  fabric_xactors_to_slaves_2_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 or
	  fabric_xactors_to_slaves_3_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 or
	  fabric_xactors_to_slaves_4_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 or
	  fabric_xactors_to_slaves_5_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 or
	  fabric_xactors_to_slaves_6_f_rd_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
      default: fabric_xactors_from_masters_0_f_rd_data_D_IN =
		   71'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_rd_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;
  assign fabric_xactors_from_masters_0_f_rd_data_DEQ =
	     signature_master_RREADY &&
	     fabric_xactors_from_masters_0_f_rd_data_EMPTY_N ;
  assign fabric_xactors_from_masters_0_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_wr_addr
  assign fabric_xactors_from_masters_0_f_wr_addr_D_IN =
	     { signature_master_AWADDR,
	       signature_master_AWPROT,
	       signature_master_AWLEN,
	       signature_master_AWSIZE,
	       signature_master_AWBURST,
	       signature_master_AWID } ;
  assign fabric_xactors_from_masters_0_f_wr_addr_ENQ =
	     signature_master_AWVALID &&
	     fabric_xactors_from_masters_0_f_wr_addr_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_wr_data
  assign fabric_xactors_from_masters_0_f_wr_data_D_IN =
	     { signature_master_WDATA,
	       signature_master_WSTRB,
	       signature_master_WID,
	       signature_master_WLAST } ;
  assign fabric_xactors_from_masters_0_f_wr_data_ENQ =
	     signature_master_WVALID &&
	     fabric_xactors_from_masters_0_f_wr_data_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master or
	  fabric_xactors_to_slaves_0_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 or
	  fabric_xactors_to_slaves_1_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 or
	  fabric_xactors_to_slaves_2_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 or
	  fabric_xactors_to_slaves_3_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 or
	  fabric_xactors_to_slaves_4_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 or
	  fabric_xactors_to_slaves_5_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 or
	  fabric_xactors_to_slaves_6_f_wr_resp_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
      default: fabric_xactors_from_masters_0_f_wr_resp_D_IN =
		   6'bxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_wr_resp_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;
  assign fabric_xactors_from_masters_0_f_wr_resp_DEQ =
	     signature_master_BREADY &&
	     fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N ;
  assign fabric_xactors_from_masters_0_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_rd_addr
  assign fabric_xactors_from_masters_1_f_rd_addr_D_IN =
	     { ccore_0_master_d_ARADDR,
	       ccore_0_master_d_ARPROT,
	       ccore_0_master_d_ARSIZE,
	       ccore_0_master_d_ARLEN,
	       ccore_0_master_d_ARBURST,
	       ccore_0_master_d_ARID } ;
  assign fabric_xactors_from_masters_1_f_rd_addr_ENQ =
	     ccore_0_master_d_ARVALID &&
	     fabric_xactors_from_masters_1_f_rd_addr_FULL_N ;
  assign fabric_xactors_from_masters_1_f_rd_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 or
	  fabric_xactors_to_slaves_1_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 or
	  fabric_xactors_to_slaves_0_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 or
	  fabric_xactors_to_slaves_2_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 or
	  fabric_xactors_to_slaves_3_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 or
	  fabric_xactors_to_slaves_4_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 or
	  fabric_xactors_to_slaves_5_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 or
	  fabric_xactors_to_slaves_6_f_rd_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
      default: fabric_xactors_from_masters_1_f_rd_data_D_IN =
		   71'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_rd_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ;
  assign fabric_xactors_from_masters_1_f_rd_data_DEQ =
	     ccore_0_master_d_RREADY &&
	     fabric_xactors_from_masters_1_f_rd_data_EMPTY_N ;
  assign fabric_xactors_from_masters_1_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_wr_addr
  assign fabric_xactors_from_masters_1_f_wr_addr_D_IN =
	     { ccore_0_master_d_AWADDR,
	       ccore_0_master_d_AWPROT,
	       ccore_0_master_d_AWLEN,
	       ccore_0_master_d_AWSIZE,
	       ccore_0_master_d_AWBURST,
	       ccore_0_master_d_AWID } ;
  assign fabric_xactors_from_masters_1_f_wr_addr_ENQ =
	     ccore_0_master_d_AWVALID &&
	     fabric_xactors_from_masters_1_f_wr_addr_FULL_N ;
  assign fabric_xactors_from_masters_1_f_wr_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_wr_data
  assign fabric_xactors_from_masters_1_f_wr_data_D_IN =
	     { ccore_0_master_d_WDATA,
	       ccore_0_master_d_WSTRB,
	       ccore_0_master_d_WID,
	       ccore_0_master_d_WLAST } ;
  assign fabric_xactors_from_masters_1_f_wr_data_ENQ =
	     ccore_0_master_d_WVALID &&
	     fabric_xactors_from_masters_1_f_wr_data_FULL_N ;
  assign fabric_xactors_from_masters_1_f_wr_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ;
  assign fabric_xactors_from_masters_1_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 or
	  fabric_xactors_to_slaves_0_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 or
	  fabric_xactors_to_slaves_1_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 or
	  fabric_xactors_to_slaves_2_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 or
	  fabric_xactors_to_slaves_3_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 or
	  fabric_xactors_to_slaves_4_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 or
	  fabric_xactors_to_slaves_5_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 or
	  fabric_xactors_to_slaves_6_f_wr_resp_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
      default: fabric_xactors_from_masters_1_f_wr_resp_D_IN =
		   6'bxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_wr_resp_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ;
  assign fabric_xactors_from_masters_1_f_wr_resp_DEQ =
	     ccore_0_master_d_BREADY &&
	     fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N ;
  assign fabric_xactors_from_masters_1_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_rd_addr
  assign fabric_xactors_from_masters_2_f_rd_addr_D_IN =
	     { ccore_0_master_i_ARADDR,
	       ccore_0_master_i_ARPROT,
	       ccore_0_master_i_ARSIZE,
	       ccore_0_master_i_ARLEN,
	       ccore_0_master_i_ARBURST,
	       ccore_0_master_i_ARID } ;
  assign fabric_xactors_from_masters_2_f_rd_addr_ENQ =
	     ccore_0_master_i_ARVALID &&
	     fabric_xactors_from_masters_2_f_rd_addr_FULL_N ;
  assign fabric_xactors_from_masters_2_f_rd_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 or
	  fabric_xactors_to_slaves_1_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 or
	  fabric_xactors_to_slaves_0_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 or
	  fabric_xactors_to_slaves_2_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 or
	  fabric_xactors_to_slaves_3_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 or
	  fabric_xactors_to_slaves_4_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 or
	  fabric_xactors_to_slaves_5_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 or
	  fabric_xactors_to_slaves_6_f_rd_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
      default: fabric_xactors_from_masters_2_f_rd_data_D_IN =
		   71'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_rd_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ;
  assign fabric_xactors_from_masters_2_f_rd_data_DEQ =
	     ccore_0_master_i_RREADY &&
	     fabric_xactors_from_masters_2_f_rd_data_EMPTY_N ;
  assign fabric_xactors_from_masters_2_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_wr_addr
  assign fabric_xactors_from_masters_2_f_wr_addr_D_IN =
	     { ccore_0_master_i_AWADDR,
	       ccore_0_master_i_AWPROT,
	       ccore_0_master_i_AWLEN,
	       ccore_0_master_i_AWSIZE,
	       ccore_0_master_i_AWBURST,
	       ccore_0_master_i_AWID } ;
  assign fabric_xactors_from_masters_2_f_wr_addr_ENQ =
	     ccore_0_master_i_AWVALID &&
	     fabric_xactors_from_masters_2_f_wr_addr_FULL_N ;
  assign fabric_xactors_from_masters_2_f_wr_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_wr_data
  assign fabric_xactors_from_masters_2_f_wr_data_D_IN =
	     { ccore_0_master_i_WDATA,
	       ccore_0_master_i_WSTRB,
	       ccore_0_master_i_WID,
	       ccore_0_master_i_WLAST } ;
  assign fabric_xactors_from_masters_2_f_wr_data_ENQ =
	     ccore_0_master_i_WVALID &&
	     fabric_xactors_from_masters_2_f_wr_data_FULL_N ;
  assign fabric_xactors_from_masters_2_f_wr_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ;
  assign fabric_xactors_from_masters_2_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 or
	  fabric_xactors_to_slaves_0_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 or
	  fabric_xactors_to_slaves_1_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 or
	  fabric_xactors_to_slaves_2_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 or
	  fabric_xactors_to_slaves_3_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 or
	  fabric_xactors_to_slaves_4_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 or
	  fabric_xactors_to_slaves_5_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 or
	  fabric_xactors_to_slaves_6_f_wr_resp_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
      default: fabric_xactors_from_masters_2_f_wr_resp_D_IN =
		   6'bxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_wr_resp_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ;
  assign fabric_xactors_from_masters_2_f_wr_resp_DEQ =
	     ccore_0_master_i_BREADY &&
	     fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N ;
  assign fabric_xactors_from_masters_2_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_3_f_rd_addr
  assign fabric_xactors_from_masters_3_f_rd_addr_D_IN =
	     { to_debug_master_ARADDR,
	       to_debug_master_ARPROT,
	       to_debug_master_ARSIZE,
	       to_debug_master_ARLEN,
	       to_debug_master_ARBURST,
	       to_debug_master_ARID } ;
  assign fabric_xactors_from_masters_3_f_rd_addr_ENQ =
	     to_debug_master_ARVALID &&
	     fabric_xactors_from_masters_3_f_rd_addr_FULL_N ;
  assign fabric_xactors_from_masters_3_f_rd_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_3_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 or
	  fabric_xactors_to_slaves_1_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 or
	  fabric_xactors_to_slaves_0_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 or
	  fabric_xactors_to_slaves_2_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 or
	  fabric_xactors_to_slaves_3_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 or
	  fabric_xactors_to_slaves_4_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 or
	  fabric_xactors_to_slaves_5_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 or
	  fabric_xactors_to_slaves_6_f_rd_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22:
	  fabric_xactors_from_masters_3_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21:
	  fabric_xactors_from_masters_3_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23:
	  fabric_xactors_from_masters_3_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24:
	  fabric_xactors_from_masters_3_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25:
	  fabric_xactors_from_masters_3_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26:
	  fabric_xactors_from_masters_3_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27:
	  fabric_xactors_from_masters_3_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
      default: fabric_xactors_from_masters_3_f_rd_data_D_IN =
		   71'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_3_f_rd_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ;
  assign fabric_xactors_from_masters_3_f_rd_data_DEQ =
	     to_debug_master_RREADY &&
	     fabric_xactors_from_masters_3_f_rd_data_EMPTY_N ;
  assign fabric_xactors_from_masters_3_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_3_f_wr_addr
  assign fabric_xactors_from_masters_3_f_wr_addr_D_IN =
	     { to_debug_master_AWADDR,
	       to_debug_master_AWPROT,
	       to_debug_master_AWLEN,
	       to_debug_master_AWSIZE,
	       to_debug_master_AWBURST,
	       to_debug_master_AWID } ;
  assign fabric_xactors_from_masters_3_f_wr_addr_ENQ =
	     to_debug_master_AWVALID &&
	     fabric_xactors_from_masters_3_f_wr_addr_FULL_N ;
  assign fabric_xactors_from_masters_3_f_wr_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_3_f_wr_data
  assign fabric_xactors_from_masters_3_f_wr_data_D_IN =
	     { to_debug_master_WDATA,
	       to_debug_master_WSTRB,
	       to_debug_master_WID,
	       to_debug_master_WLAST } ;
  assign fabric_xactors_from_masters_3_f_wr_data_ENQ =
	     to_debug_master_WVALID &&
	     fabric_xactors_from_masters_3_f_wr_data_FULL_N ;
  assign fabric_xactors_from_masters_3_f_wr_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_xactors_from_masters_3_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_3_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 or
	  fabric_xactors_to_slaves_0_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 or
	  fabric_xactors_to_slaves_1_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 or
	  fabric_xactors_to_slaves_2_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 or
	  fabric_xactors_to_slaves_3_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 or
	  fabric_xactors_to_slaves_4_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 or
	  fabric_xactors_to_slaves_5_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 or
	  fabric_xactors_to_slaves_6_f_wr_resp_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21:
	  fabric_xactors_from_masters_3_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22:
	  fabric_xactors_from_masters_3_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23:
	  fabric_xactors_from_masters_3_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24:
	  fabric_xactors_from_masters_3_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25:
	  fabric_xactors_from_masters_3_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26:
	  fabric_xactors_from_masters_3_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27:
	  fabric_xactors_from_masters_3_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
      default: fabric_xactors_from_masters_3_f_wr_resp_D_IN =
		   6'bxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_3_f_wr_resp_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ;
  assign fabric_xactors_from_masters_3_f_wr_resp_DEQ =
	     to_debug_master_BREADY &&
	     fabric_xactors_from_masters_3_f_wr_resp_EMPTY_N ;
  assign fabric_xactors_from_masters_3_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 or
	  fabric_xactors_from_masters_3_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ;
  assign fabric_xactors_to_slaves_0_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N &&
	     main_memory_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_rd_data
  assign fabric_xactors_to_slaves_0_f_rd_data_D_IN =
	     main_memory_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_0_f_rd_data_ENQ =
	     main_memory_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 or
	  fabric_xactors_from_masters_3_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21:
	  fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_xactors_to_slaves_0_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N &&
	     main_memory_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_wr_data
  always@(MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_2 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_3 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_4 or
	  fabric_xactors_from_masters_3_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_1:
	  fabric_xactors_to_slaves_0_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_2:
	  fabric_xactors_to_slaves_0_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_3:
	  fabric_xactors_to_slaves_0_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_0_f_wr_data_enq_1__SEL_4:
	  fabric_xactors_to_slaves_0_f_wr_data_D_IN =
	      fabric_xactors_from_masters_3_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_0_f_wr_data_D_IN =
		   77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_xactors_to_slaves_0_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N &&
	     main_memory_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_wr_resp
  assign fabric_xactors_to_slaves_0_f_wr_resp_D_IN =
	     main_memory_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_0_f_wr_resp_ENQ =
	     main_memory_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 or
	  fabric_xactors_from_masters_3_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ;
  assign fabric_xactors_to_slaves_1_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N &&
	     bootrom_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_rd_data
  assign fabric_xactors_to_slaves_1_f_rd_data_D_IN =
	     bootrom_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_1_f_rd_data_ENQ =
	     bootrom_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 or
	  fabric_xactors_from_masters_3_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15:
	  fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22:
	  fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ;
  assign fabric_xactors_to_slaves_1_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N &&
	     bootrom_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_wr_data
  always@(MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_2 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_3 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_4 or
	  fabric_xactors_from_masters_3_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_1:
	  fabric_xactors_to_slaves_1_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_2:
	  fabric_xactors_to_slaves_1_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_3:
	  fabric_xactors_to_slaves_1_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_1_f_wr_data_enq_1__SEL_4:
	  fabric_xactors_to_slaves_1_f_wr_data_D_IN =
	      fabric_xactors_from_masters_3_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_1_f_wr_data_D_IN =
		   77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ;
  assign fabric_xactors_to_slaves_1_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N &&
	     bootrom_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_wr_resp
  assign fabric_xactors_to_slaves_1_f_wr_resp_D_IN =
	     bootrom_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_1_f_wr_resp_ENQ =
	     bootrom_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 or
	  fabric_xactors_from_masters_3_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23:
	  fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ;
  assign fabric_xactors_to_slaves_2_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N &&
	     uart_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_rd_data
  assign fabric_xactors_to_slaves_2_f_rd_data_D_IN =
	     uart_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_2_f_rd_data_ENQ =
	     uart_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 or
	  fabric_xactors_from_masters_3_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16:
	  fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23:
	  fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 ;
  assign fabric_xactors_to_slaves_2_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N &&
	     uart_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_wr_data
  always@(MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_2 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_3 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_4 or
	  fabric_xactors_from_masters_3_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_1:
	  fabric_xactors_to_slaves_2_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_2:
	  fabric_xactors_to_slaves_2_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_3:
	  fabric_xactors_to_slaves_2_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_2_f_wr_data_enq_1__SEL_4:
	  fabric_xactors_to_slaves_2_f_wr_data_D_IN =
	      fabric_xactors_from_masters_3_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_2_f_wr_data_D_IN =
		   77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_23 ;
  assign fabric_xactors_to_slaves_2_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N &&
	     uart_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_wr_resp
  assign fabric_xactors_to_slaves_2_f_wr_resp_D_IN =
	     uart_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_2_f_wr_resp_ENQ =
	     uart_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 or
	  fabric_xactors_from_masters_3_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_xactors_to_slaves_3_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_3_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_xactors_to_slaves_3_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_xactors_to_slaves_3_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_3_f_rd_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ;
  assign fabric_xactors_to_slaves_3_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_3_f_rd_addr_EMPTY_N &&
	     clint_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_rd_data
  assign fabric_xactors_to_slaves_3_f_rd_data_D_IN =
	     clint_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_3_f_rd_data_ENQ =
	     clint_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 or
	  fabric_xactors_from_masters_3_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3:
	  fabric_xactors_to_slaves_3_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_3_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17:
	  fabric_xactors_to_slaves_3_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24:
	  fabric_xactors_to_slaves_3_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_3_f_wr_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ;
  assign fabric_xactors_to_slaves_3_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_3_f_wr_addr_EMPTY_N &&
	     clint_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_wr_data
  always@(MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_2 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_3 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_4 or
	  fabric_xactors_from_masters_3_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_1:
	  fabric_xactors_to_slaves_3_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_2:
	  fabric_xactors_to_slaves_3_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_3:
	  fabric_xactors_to_slaves_3_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_3_f_wr_data_enq_1__SEL_4:
	  fabric_xactors_to_slaves_3_f_wr_data_D_IN =
	      fabric_xactors_from_masters_3_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_3_f_wr_data_D_IN =
		   77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ;
  assign fabric_xactors_to_slaves_3_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_3_f_wr_data_EMPTY_N &&
	     clint_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_wr_resp
  assign fabric_xactors_to_slaves_3_f_wr_resp_D_IN =
	     clint_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_3_f_wr_resp_ENQ =
	     clint_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 or
	  fabric_xactors_from_masters_3_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ;
  assign fabric_xactors_to_slaves_4_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N &&
	     signature_slave_ARREADY ;
  assign fabric_xactors_to_slaves_4_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_rd_data
  assign fabric_xactors_to_slaves_4_f_rd_data_D_IN =
	     { signature_slave_RRESP,
	       signature_slave_RDATA,
	       signature_slave_RLAST,
	       signature_slave_RID } ;
  assign fabric_xactors_to_slaves_4_f_rd_data_ENQ =
	     signature_slave_RVALID &&
	     fabric_xactors_to_slaves_4_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_4_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 or
	  fabric_xactors_from_masters_3_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18:
	  fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25:
	  fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ;
  assign fabric_xactors_to_slaves_4_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N &&
	     signature_slave_AWREADY ;
  assign fabric_xactors_to_slaves_4_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_wr_data
  always@(MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_2 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_3 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_4 or
	  fabric_xactors_from_masters_3_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_1:
	  fabric_xactors_to_slaves_4_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_2:
	  fabric_xactors_to_slaves_4_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_3:
	  fabric_xactors_to_slaves_4_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_4_f_wr_data_enq_1__SEL_4:
	  fabric_xactors_to_slaves_4_f_wr_data_D_IN =
	      fabric_xactors_from_masters_3_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_4_f_wr_data_D_IN =
		   77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ;
  assign fabric_xactors_to_slaves_4_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N &&
	     signature_slave_WREADY ;
  assign fabric_xactors_to_slaves_4_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_wr_resp
  assign fabric_xactors_to_slaves_4_f_wr_resp_D_IN =
	     { signature_slave_BRESP, signature_slave_BID } ;
  assign fabric_xactors_to_slaves_4_f_wr_resp_ENQ =
	     signature_slave_BVALID &&
	     fabric_xactors_to_slaves_4_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_4_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 or
	  fabric_xactors_from_masters_3_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ;
  assign fabric_xactors_to_slaves_5_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N &&
	     err_slave_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_rd_data
  assign fabric_xactors_to_slaves_5_f_rd_data_D_IN =
	     err_slave_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_5_f_rd_data_ENQ =
	     err_slave_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;
  assign fabric_xactors_to_slaves_5_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 or
	  fabric_xactors_from_masters_3_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19:
	  fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26:
	  fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ;
  assign fabric_xactors_to_slaves_5_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N &&
	     err_slave_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_wr_data
  always@(MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_2 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_3 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_4 or
	  fabric_xactors_from_masters_3_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_1:
	  fabric_xactors_to_slaves_5_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_2:
	  fabric_xactors_to_slaves_5_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_3:
	  fabric_xactors_to_slaves_5_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_5_f_wr_data_enq_1__SEL_4:
	  fabric_xactors_to_slaves_5_f_wr_data_D_IN =
	      fabric_xactors_from_masters_3_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_5_f_wr_data_D_IN =
		   77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ;
  assign fabric_xactors_to_slaves_5_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N &&
	     err_slave_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_wr_resp
  assign fabric_xactors_to_slaves_5_f_wr_resp_D_IN =
	     err_slave_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_5_f_wr_resp_ENQ =
	     err_slave_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;
  assign fabric_xactors_to_slaves_5_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 or
	  fabric_xactors_from_masters_3_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27:
	  fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_3_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ;
  assign fabric_xactors_to_slaves_6_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N &&
	     to_debug_slave_ARREADY ;
  assign fabric_xactors_to_slaves_6_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_rd_data
  assign fabric_xactors_to_slaves_6_f_rd_data_D_IN =
	     { to_debug_slave_RRESP,
	       to_debug_slave_RDATA,
	       to_debug_slave_RLAST,
	       to_debug_slave_RID } ;
  assign fabric_xactors_to_slaves_6_f_rd_data_ENQ =
	     to_debug_slave_RVALID &&
	     fabric_xactors_to_slaves_6_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_6_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;
  assign fabric_xactors_to_slaves_6_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 or
	  fabric_xactors_from_masters_3_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13:
	  fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20:
	  fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27:
	  fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_3_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
		   52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign fabric_xactors_to_slaves_6_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N &&
	     to_debug_slave_AWREADY ;
  assign fabric_xactors_to_slaves_6_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_wr_data
  always@(MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_2 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_3 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT or
	  MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_4 or
	  fabric_xactors_from_masters_3_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_1:
	  fabric_xactors_to_slaves_6_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_2:
	  fabric_xactors_to_slaves_6_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_3:
	  fabric_xactors_to_slaves_6_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      MUX_fabric_xactors_to_slaves_6_f_wr_data_enq_1__SEL_4:
	  fabric_xactors_to_slaves_6_f_wr_data_D_IN =
	      fabric_xactors_from_masters_3_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_6_f_wr_data_D_IN =
		   77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign fabric_xactors_to_slaves_6_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N &&
	     to_debug_slave_WREADY ;
  assign fabric_xactors_to_slaves_6_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_wr_resp
  assign fabric_xactors_to_slaves_6_f_wr_resp_D_IN =
	     { to_debug_slave_BRESP, to_debug_slave_BID } ;
  assign fabric_xactors_to_slaves_6_f_wr_resp_ENQ =
	     to_debug_slave_BVALID &&
	     fabric_xactors_to_slaves_6_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_6_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;
  assign fabric_xactors_to_slaves_6_f_wr_resp_CLR = 1'b0 ;

  // submodule main_memory_dut_dmemMSB
  assign main_memory_dut_dmemMSB_ADDRA =
	     MUX_main_memory_dut_dmemMSB_a_put_1__SEL_1 ?
	       address35486_MINUS_0x80000000__q6[25:3] :
	       main_memory_s_xactor_f_rd_addrD_OUT_BITS_51_T_ETC__q7[25:3] ;
  assign main_memory_dut_dmemMSB_ADDRB =
	     WILL_FIRE_RL_main_memory_write_request_address_channel ?
	       main_memory_s_xactor_f_wr_addrD_OUT_BITS_51_T_ETC__q8[25:3] :
	       addr34839_MINUS_0x80000000__q9[25:3] ;
  assign main_memory_dut_dmemMSB_DIA =
	     MUX_main_memory_dut_dmemMSB_a_put_1__SEL_1 ?
	       64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  :
	       64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  ;
  assign main_memory_dut_dmemMSB_DIB =
	     main_memory_s_xactor_f_wr_data_D_OUT[76:13] ;
  assign main_memory_dut_dmemMSB_WEA = 8'd0 ;
  assign main_memory_dut_dmemMSB_WEB =
	     main_memory_s_xactor_f_wr_data_D_OUT[12:5] ;
  assign main_memory_dut_dmemMSB_ENA =
	     WILL_FIRE_RL_main_memory_read_request_burst &&
	     !main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 ||
	     WILL_FIRE_RL_main_memory_read_request_first ;
  assign main_memory_dut_dmemMSB_ENB =
	     WILL_FIRE_RL_main_memory_write_request_address_channel ||
	     WILL_FIRE_RL_main_memory_write_request_data_channel ;

  // submodule main_memory_s_xactor_f_rd_addr
  assign main_memory_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_0_f_rd_addr_D_OUT ;
  assign main_memory_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N &&
	     main_memory_s_xactor_f_rd_addr_FULL_N ;
  assign main_memory_s_xactor_f_rd_addr_DEQ =
	     CAN_FIRE_RL_main_memory_read_request_first ;
  assign main_memory_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_rd_data
  assign main_memory_s_xactor_f_rd_data_D_IN =
	     { 2'd0,
	       main_memory_dut_dmemMSB_DOA,
	       main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355,
	       main_memory_rg_read_packet[3:0] } ;
  assign main_memory_s_xactor_f_rd_data_ENQ =
	     CAN_FIRE_RL_main_memory_read_response ;
  assign main_memory_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_0_f_rd_data_FULL_N &&
	     main_memory_s_xactor_f_rd_data_EMPTY_N ;
  assign main_memory_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_addr
  assign main_memory_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_0_f_wr_addr_D_OUT ;
  assign main_memory_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N &&
	     main_memory_s_xactor_f_wr_addr_FULL_N ;
  assign main_memory_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_main_memory_write_request_address_channel ;
  assign main_memory_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_data
  assign main_memory_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_0_f_wr_data_D_OUT ;
  assign main_memory_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N &&
	     main_memory_s_xactor_f_wr_data_FULL_N ;
  assign main_memory_s_xactor_f_wr_data_DEQ =
	     WILL_FIRE_RL_main_memory_write_request_data_channel ||
	     WILL_FIRE_RL_main_memory_write_request_address_channel ;
  assign main_memory_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_resp
  assign main_memory_s_xactor_f_wr_resp_D_IN =
	     MUX_main_memory_s_xactor_f_wr_resp_enq_1__SEL_1 ?
	       MUX_main_memory_s_xactor_f_wr_resp_enq_1__VAL_1 :
	       MUX_main_memory_s_xactor_f_wr_resp_enq_1__VAL_2 ;
  assign main_memory_s_xactor_f_wr_resp_ENQ =
	     WILL_FIRE_RL_main_memory_write_request_address_channel &&
	     main_memory_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_main_memory_write_request_data_channel &&
	     main_memory_s_xactor_f_wr_data_D_OUT[0] ;
  assign main_memory_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_0_f_wr_resp_FULL_N &&
	     main_memory_s_xactor_f_wr_resp_EMPTY_N ;
  assign main_memory_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule signature
  assign signature_master_ARREADY =
	     fabric_xactors_from_masters_0_f_rd_addr_FULL_N ;
  assign signature_master_AWREADY =
	     fabric_xactors_from_masters_0_f_wr_addr_FULL_N ;
  assign signature_master_BID =
	     fabric_xactors_from_masters_0_f_wr_resp_D_OUT[3:0] ;
  assign signature_master_BRESP =
	     fabric_xactors_from_masters_0_f_wr_resp_D_OUT[5:4] ;
  assign signature_master_BVALID =
	     fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N ;
  assign signature_master_RDATA =
	     fabric_xactors_from_masters_0_f_rd_data_D_OUT[68:5] ;
  assign signature_master_RID =
	     fabric_xactors_from_masters_0_f_rd_data_D_OUT[3:0] ;
  assign signature_master_RLAST =
	     fabric_xactors_from_masters_0_f_rd_data_D_OUT[4] ;
  assign signature_master_RRESP =
	     fabric_xactors_from_masters_0_f_rd_data_D_OUT[70:69] ;
  assign signature_master_RVALID =
	     fabric_xactors_from_masters_0_f_rd_data_EMPTY_N ;
  assign signature_master_WREADY =
	     fabric_xactors_from_masters_0_f_wr_data_FULL_N ;
  assign signature_slave_ARADDR =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[51:20] ;
  assign signature_slave_ARBURST =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[5:4] ;
  assign signature_slave_ARID =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[3:0] ;
  assign signature_slave_ARLEN =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[13:6] ;
  assign signature_slave_ARPROT =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[19:17] ;
  assign signature_slave_ARSIZE =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[16:14] ;
  assign signature_slave_ARVALID =
	     fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N ;
  assign signature_slave_AWADDR =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[51:20] ;
  assign signature_slave_AWBURST =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[5:4] ;
  assign signature_slave_AWID =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[3:0] ;
  assign signature_slave_AWLEN =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[16:9] ;
  assign signature_slave_AWPROT =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[19:17] ;
  assign signature_slave_AWSIZE =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[8:6] ;
  assign signature_slave_AWVALID =
	     fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N ;
  assign signature_slave_BREADY =
	     fabric_xactors_to_slaves_4_f_wr_resp_FULL_N ;
  assign signature_slave_RREADY =
	     fabric_xactors_to_slaves_4_f_rd_data_FULL_N ;
  assign signature_slave_WDATA =
	     fabric_xactors_to_slaves_4_f_wr_data_D_OUT[76:13] ;
  assign signature_slave_WID =
	     fabric_xactors_to_slaves_4_f_wr_data_D_OUT[4:1] ;
  assign signature_slave_WLAST =
	     fabric_xactors_to_slaves_4_f_wr_data_D_OUT[0] ;
  assign signature_slave_WSTRB =
	     fabric_xactors_to_slaves_4_f_wr_data_D_OUT[12:5] ;
  assign signature_slave_WVALID =
	     fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N ;

  // submodule uart_s_xactor_f_rd_addr
  assign uart_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_2_f_rd_addr_D_OUT ;
  assign uart_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N &&
	     uart_s_xactor_f_rd_addr_FULL_N ;
  assign uart_s_xactor_f_rd_addr_DEQ = CAN_FIRE_RL_uart_capture_read_request ;
  assign uart_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule uart_s_xactor_f_rd_data
  assign uart_s_xactor_f_rd_data_D_IN =
	     WILL_FIRE_RL_uart_capture_read_request ?
	       MUX_uart_s_xactor_f_rd_data_enq_1__VAL_1 :
	       MUX_uart_s_xactor_f_rd_data_enq_1__VAL_2 ;
  assign uart_s_xactor_f_rd_data_ENQ =
	     WILL_FIRE_RL_uart_capture_read_request ||
	     WILL_FIRE_RL_uart_burst_reads ;
  assign uart_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_2_f_rd_data_FULL_N &&
	     uart_s_xactor_f_rd_data_EMPTY_N ;
  assign uart_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule uart_s_xactor_f_wr_addr
  assign uart_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_2_f_wr_addr_D_OUT ;
  assign uart_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N &&
	     uart_s_xactor_f_wr_addr_FULL_N ;
  assign uart_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_uart_capture_write_request ;
  assign uart_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule uart_s_xactor_f_wr_data
  assign uart_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_2_f_wr_data_D_OUT ;
  assign uart_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N &&
	     uart_s_xactor_f_wr_data_FULL_N ;
  assign uart_s_xactor_f_wr_data_DEQ =
	     WILL_FIRE_RL_uart_burst_writes ||
	     WILL_FIRE_RL_uart_capture_write_request ;
  assign uart_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule uart_s_xactor_f_wr_resp
  assign uart_s_xactor_f_wr_resp_D_IN =
	     MUX_uart_s_xactor_f_wr_resp_enq_1__SEL_1 ?
	       MUX_uart_s_xactor_f_wr_resp_enq_1__VAL_1 :
	       MUX_uart_s_xactor_f_wr_resp_enq_1__VAL_2 ;
  assign uart_s_xactor_f_wr_resp_ENQ =
	     WILL_FIRE_RL_uart_capture_write_request &&
	     uart_s_xactor_f_wr_data_D_OUT[0] ||
	     WILL_FIRE_RL_uart_burst_writes &&
	     uart_s_xactor_f_wr_data_D_OUT[0] ;
  assign uart_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_2_f_wr_resp_FULL_N &&
	     uart_s_xactor_f_wr_resp_EMPTY_N ;
  assign uart_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule uart_user_ifc_uart_baudGen_rBaudCounter
  assign uart_user_ifc_uart_baudGen_rBaudCounter_DATA_A = 16'd1 ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_DATA_B = 16'h0 ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_DATA_C = 16'h0 ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_DATA_F = 16'd0 ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_ADDA =
	     uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_ADDB = 1'b0 ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_SETC = 1'b0 ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_SETF =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;

  // submodule uart_user_ifc_uart_baudGen_rBaudTickCounter
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_A = 3'd1 ;
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_B = 3'h0 ;
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_C = 3'h0 ;
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_DATA_F = 3'h0 ;
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_ADDA =
	     CAN_FIRE_RL_uart_user_ifc_uart_baudGen_count_baudtick_16x ;
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_ADDB = 1'b0 ;
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_SETC = 1'b0 ;
  assign uart_user_ifc_uart_baudGen_rBaudTickCounter_SETF = 1'b0 ;

  // submodule uart_user_ifc_uart_fifoRecv
  assign uart_user_ifc_uart_fifoRecv_D_IN = bitdata__h75741 ;
  assign uart_user_ifc_uart_fifoRecv_ENQ =
	     WILL_FIRE_RL_uart_user_ifc_uart_receive_stop_last_bit ;
  assign uart_user_ifc_uart_fifoRecv_DEQ =
	     uart_user_ifc_uart_fifoRecv_r_deq_whas ;
  assign uart_user_ifc_uart_fifoRecv_CLR = 1'b0 ;

  // submodule uart_user_ifc_uart_fifoXmit
  assign uart_user_ifc_uart_fifoXmit_D_IN =
	     uart_s_xactor_f_wr_data_D_OUT[44:13] ;
  assign uart_user_ifc_uart_fifoXmit_ENQ =
	     uart_user_ifc_uart_fifoXmit_r_enq_whas ;
  assign uart_user_ifc_uart_fifoXmit_DEQ =
	     CAN_FIRE_RL_uart_user_ifc_uart_transmit_buffer_load ;
  assign uart_user_ifc_uart_fifoXmit_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_clint_rg_rdpacket_154_BITS_15_TO_14_159_EQ__ETC___d2183 =
	     (clint_rg_rdpacket[15:14] == 2'd0) ?
	       temp___1__h119393 :
	       temp__h118824 ;
  assign IF_clint_s_xactor_f_rd_addr_first__076_BITS_15_ETC___d2140 =
	     (clint_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd0) ?
	       temp___1__h109413 :
	       temp__h108656 ;
  assign IF_uart_rg_rdpacket_931_BITS_25_TO_20_932_EQ_0_ETC___d1960 =
	     (uart_rg_rdpacket[25:20] == 6'h10 &&
	      uart_rg_rdpacket[15:14] == 2'd1) ?
	       a__h100891 :
	       ((uart_rg_rdpacket[25:20] == 6'h18 &&
		 uart_rg_rdpacket[15:14] == 2'd1) ?
		  a__h100894 :
		  a__h100897) ;
  assign IF_uart_rg_rdpacket_931_BITS_25_TO_20_932_EQ_0_ETC___d1962 =
	     (uart_rg_rdpacket[25:20] == 6'h14 &&
	      uart_rg_rdpacket[15:14] == 2'd1) ?
	       a__h96319 :
	       ((uart_rg_rdpacket[25:20] == 6'h0) ?
		  a__h100888 :
		  IF_uart_rg_rdpacket_931_BITS_25_TO_20_932_EQ_0_ETC___d1960) ;
  assign IF_uart_s_xactor_f_rd_addr_first__858_BITS_25__ETC___d1921 =
	     (uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h10 &&
	      uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1) ?
	       a__h100891 :
	       ((uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h18 &&
		 uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1) ?
		  a__h100894 :
		  a__h100897) ;
  assign IF_uart_s_xactor_f_rd_addr_first__858_BITS_25__ETC___d1923 =
	     (uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h14 &&
	      uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1) ?
	       a__h96319 :
	       ((uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h0) ?
		  a__h100888 :
		  IF_uart_s_xactor_f_rd_addr_first__858_BITS_25__ETC___d1921) ;
  assign IF_uart_user_ifc_uart_fifoRecv_notEmpty__861_T_ETC___d1901 =
	     v__h100765 >> x__h97297 ;
  assign IF_uart_user_ifc_uart_rRecvBitCount_561_EQ_uar_ETC___d1593 =
	     (uart_user_ifc_uart_rRecvBitCount == y__h75506) ?
	       ((uart_user_ifc_rg_parity == 2'd0 ||
		 uart_user_ifc_rg_stopbits == 2'd0) ?
		  3'd6 :
		  3'd5) :
	       ((uart_user_ifc_uart_rRecvBitCount == y__h75528) ?
		  3'd6 :
		  3'd3) ;
  assign NOT_uart_user_ifc_uart_fifoRecv_countReg_501_U_ETC___d1669 =
	     uart_user_ifc_uart_fifoRecv_countReg >=
	     uart_user_ifc_rg_rx_threshold ;
  assign _dand2uart_user_ifc_uart_pwXmitCellCountReset_EN_wset =
	     (WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_stop_bit2 ||
	      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_parity_bit ||
	      WILL_FIRE_RL_uart_user_ifc_uart_transmit_wait_1_bit_cell_time ||
	      WILL_FIRE_RL_uart_user_ifc_uart_transmit_send_start_bit) &&
	     uart_user_ifc_uart_rXmitCellCount == 4'hF ;
  assign _dor1fabric_v_f_rd_mis_0_EN_deq =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign _dor1fabric_v_f_rd_mis_1_EN_deq =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign _dor1fabric_v_f_rd_mis_2_EN_deq =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign _dor1fabric_v_f_rd_mis_3_EN_deq =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign _dor1fabric_v_f_rd_mis_4_EN_deq =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign _dor1fabric_v_f_rd_mis_5_EN_deq =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;
  assign _dor1fabric_v_f_rd_mis_6_EN_deq =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;
  assign _dor1fabric_v_f_wrd_sjs_0_EN_deq =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data ;
  assign _dor1fabric_v_f_wrd_sjs_1_EN_deq =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 ;
  assign _dor1fabric_v_f_wrd_sjs_2_EN_deq =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 ;
  assign _dor1fabric_v_f_wrd_sjs_3_EN_deq =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 ;
  assign _theResult___snd__h108828 =
	     (clint_s_xactor_f_rd_addr_D_OUT[35:20] == 16'h0) ?
	       temp___1__h120145 :
	       _theResult___snd__h108895 ;
  assign _theResult___snd__h108895 =
	     (clint_s_xactor_f_rd_addr_D_OUT[35:20] >= 16'h4000 &&
	      clint_s_xactor_f_rd_addr_D_OUT[35:20] <= 16'd16391) ?
	       clint_clint_rgmtimecmp :
	       _theResult___snd__h108962 ;
  assign _theResult___snd__h108962 =
	     (clint_s_xactor_f_rd_addr_D_OUT[35:20] >= 16'hBFF8 &&
	      clint_s_xactor_f_rd_addr_D_OUT[35:20] <= 16'd49151) ?
	       clint_clint_rgmtime :
	       64'd0 ;
  assign _theResult___snd__h120150 =
	     (clint_rg_rdpacket[35:20] == 16'h0) ?
	       temp___1__h120145 :
	       _theResult___snd__h127886 ;
  assign _theResult___snd__h127886 =
	     (clint_rg_rdpacket[35:20] >= 16'h4000 &&
	      clint_rg_rdpacket[35:20] <= 16'd16391) ?
	       clint_clint_rgmtimecmp :
	       _theResult___snd__h127956 ;
  assign _theResult___snd__h127956 =
	     (clint_rg_rdpacket[35:20] >= 16'hBFF8 &&
	      clint_rg_rdpacket[35:20] <= 16'd49151) ?
	       clint_clint_rgmtime :
	       64'd0 ;
  assign a__h100888 = {4{uart_user_ifc_baud_value}} ;
  assign a__h100891 = {4{uart_user_ifc_rg_delay_control}} ;
  assign a__h100894 = {4{uart_user_ifc_rg_interrupt_en}} ;
  assign a__h100897 =
	     { 3'd0,
	       uart_user_ifc_rg_rx_threshold,
	       3'd0,
	       uart_user_ifc_rg_rx_threshold,
	       3'd0,
	       uart_user_ifc_rg_rx_threshold,
	       3'd0,
	       uart_user_ifc_rg_rx_threshold,
	       3'd0,
	       uart_user_ifc_rg_rx_threshold,
	       3'd0,
	       uart_user_ifc_rg_rx_threshold,
	       3'd0,
	       uart_user_ifc_rg_rx_threshold,
	       3'd0,
	       uart_user_ifc_rg_rx_threshold } ;
  assign a__h96284 =
	     { 7'd0,
	       x_error_status__h95723,
	       !uart_user_ifc_uart_fifoRecv_FULL_N,
	       uart_user_ifc_uart_fifoRecv_EMPTY_N,
	       !uart_user_ifc_uart_fifoXmit_FULL_N,
	       !uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	       uart_user_ifc_uart_rXmitState == 4'd0,
	       7'd0,
	       x_error_status__h95723,
	       !uart_user_ifc_uart_fifoRecv_FULL_N,
	       uart_user_ifc_uart_fifoRecv_EMPTY_N,
	       !uart_user_ifc_uart_fifoXmit_FULL_N,
	       !uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	       uart_user_ifc_uart_rXmitState == 4'd0,
	       7'd0,
	       x_error_status__h95723,
	       !uart_user_ifc_uart_fifoRecv_FULL_N,
	       uart_user_ifc_uart_fifoRecv_EMPTY_N,
	       !uart_user_ifc_uart_fifoXmit_FULL_N,
	       !uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	       uart_user_ifc_uart_rXmitState == 4'd0,
	       7'd0,
	       x_error_status__h95723,
	       !uart_user_ifc_uart_fifoRecv_FULL_N,
	       uart_user_ifc_uart_fifoRecv_EMPTY_N,
	       !uart_user_ifc_uart_fifoXmit_FULL_N,
	       !uart_user_ifc_uart_fifoXmit_EMPTY_N &&
	       uart_user_ifc_uart_rXmitState == 4'd0 } ;
  assign a__h96317 =
	     {2{IF_uart_user_ifc_uart_fifoRecv_notEmpty__861_T_ETC___d1901}} ;
  assign a__h96319 =
	     { 5'd0,
	       uart_user_ifc_rg_charsize,
	       uart_user_ifc_rg_parity,
	       uart_user_ifc_rg_stopbits,
	       6'b0,
	       uart_user_ifc_rg_charsize,
	       uart_user_ifc_rg_parity,
	       uart_user_ifc_rg_stopbits,
	       6'b0,
	       uart_user_ifc_rg_charsize,
	       uart_user_ifc_rg_parity,
	       uart_user_ifc_rg_stopbits,
	       6'b0,
	       uart_user_ifc_rg_charsize,
	       uart_user_ifc_rg_parity,
	       uart_user_ifc_rg_stopbits,
	       1'b0 } ;
  assign addr34839_MINUS_0x80000000__q9 = addr__h134839 - 32'h80000000 ;
  assign address35486_MINUS_0x80000000__q6 = address__h135486 - 32'h80000000 ;
  assign address37972_MINUS_0x1000__q4 = address__h137972 - 32'h00001000 ;
  assign bitdata__h75741 =
	     { uart_user_ifc_uart_vrRecvBuffer_31,
	       uart_user_ifc_uart_vrRecvBuffer_30,
	       uart_user_ifc_uart_vrRecvBuffer_29,
	       uart_user_ifc_uart_vrRecvBuffer_28,
	       uart_user_ifc_uart_vrRecvBuffer_27,
	       uart_user_ifc_uart_vrRecvBuffer_26,
	       uart_user_ifc_uart_vrRecvBuffer_25,
	       uart_user_ifc_uart_vrRecvBuffer_24,
	       uart_user_ifc_uart_vrRecvBuffer_23,
	       uart_user_ifc_uart_vrRecvBuffer_22,
	       uart_user_ifc_uart_vrRecvBuffer_21,
	       uart_user_ifc_uart_vrRecvBuffer_20,
	       uart_user_ifc_uart_vrRecvBuffer_19,
	       uart_user_ifc_uart_vrRecvBuffer_18,
	       uart_user_ifc_uart_vrRecvBuffer_17,
	       uart_user_ifc_uart_vrRecvBuffer_16,
	       uart_user_ifc_uart_vrRecvBuffer_15,
	       uart_user_ifc_uart_vrRecvBuffer_14,
	       uart_user_ifc_uart_vrRecvBuffer_13,
	       uart_user_ifc_uart_vrRecvBuffer_12,
	       uart_user_ifc_uart_vrRecvBuffer_11,
	       uart_user_ifc_uart_vrRecvBuffer_10,
	       uart_user_ifc_uart_vrRecvBuffer_9,
	       uart_user_ifc_uart_vrRecvBuffer_8,
	       uart_user_ifc_uart_vrRecvBuffer_7,
	       uart_user_ifc_uart_vrRecvBuffer_6,
	       uart_user_ifc_uart_vrRecvBuffer_5,
	       uart_user_ifc_uart_vrRecvBuffer_4,
	       uart_user_ifc_uart_vrRecvBuffer_3,
	       uart_user_ifc_uart_vrRecvBuffer_2,
	       uart_user_ifc_uart_vrRecvBuffer_1,
	       uart_user_ifc_uart_vrRecvBuffer_0 } ;
  assign bootrom_rg_readburst_counter_424_EQ_bootrom_rg_ETC___d2427 =
	     bootrom_rg_readburst_counter == bootrom_rg_read_packet[13:6] ;
  assign bootrom_s_xactor_f_rd_addrD_OUT_BITS_51_TO_20_ETC__q5 =
	     bootrom_s_xactor_f_rd_addr_D_OUT[51:20] - 32'h00001000 ;
  assign data0__h138349 = { bootrom_dut_dmemMSB_DO, bootrom_dut_dmemLSB_DO } ;
  assign datamask__h129132 = data__h129129 & mask__h129131 ;
  assign err_slave_rg_readburst_counter_265_EQ_err_slav_ETC___d2267 =
	     err_slave_rg_readburst_counter == err_slave_rg_read_length ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d749 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d751 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d754 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d749 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d751 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d763 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d765 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d768 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d749 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d751) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d763 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d765 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d778 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d780 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d783 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d749 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d751) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d763 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d765) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d778 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d780 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d785 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d724 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d726) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d783 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d794 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d797 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d763 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d765) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d778 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d780) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d794 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d799 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d749 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d751) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d797 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d808 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d763 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d765) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d778 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d780) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d794 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d810 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d736 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d738) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d749 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d751) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d808 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d101 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d104 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d58 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d60) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d78 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d80) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d99 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d101 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d106 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d104 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d121 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d124 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d78 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d80) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d99 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d101) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d121 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d126 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d58 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d60) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d124 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d141 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d78 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d80) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d99 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d101) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d121 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d143 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d58 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d60) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d141 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d58 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d60 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d63 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d58 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d60 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d78 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d80 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d83 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d39 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d41) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d58 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d60) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d78 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d80 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d99 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d117 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_5_FULL_N &&
	     fabric_v_f_wrd_sjs_0_FULL_N &&
	     fabric_v_f_wrd_mis_5_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d138 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_6_FULL_N &&
	     fabric_v_f_wrd_sjs_0_FULL_N &&
	     fabric_v_f_wrd_mis_6_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d14 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_0_FULL_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_v_f_wrd_mis_0_FULL_N &&
	     fabric_v_f_wrd_sjs_0_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d35 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_1_FULL_N &&
	     fabric_v_f_wrd_sjs_0_FULL_N &&
	     fabric_v_f_wrd_mis_1_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d54 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_2_FULL_N &&
	     fabric_v_f_wrd_sjs_0_FULL_N &&
	     fabric_v_f_wrd_mis_2_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d74 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_3_FULL_N &&
	     fabric_v_f_wrd_sjs_0_FULL_N &&
	     fabric_v_f_wrd_mis_3_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_i_notE_ETC___d95 =
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_4_FULL_N &&
	     fabric_v_f_wrd_sjs_0_FULL_N &&
	     fabric_v_f_wrd_mis_4_FULL_N ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d839 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d841 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d844 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d839 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d841 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d850 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d852 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d855 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d839 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d841) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d850 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d852 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d862 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d864 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d867 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d839 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d841) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d850 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d852) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d862 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d864 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d869 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d820 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d822) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d867 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d875 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d878 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d850 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d852) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d862 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d864) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d875 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d880 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d839 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d841) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d878 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d886 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d850 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d852) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d862 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d864) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d875 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d888 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d829 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d831) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d839 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d841) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d886 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d191 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d196 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d191 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d209 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d212 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d191 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d209 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d224 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d226 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d229 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d191 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d209) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d224 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d226 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d231 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d159 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d161) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d229 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d242 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d245 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d209) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d224 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d226) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d242 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d247 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d191 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d245 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d258 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d209) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d224 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d226) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d242 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d260 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d176 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d178) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d191 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d258 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d917 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d919 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d922 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d917 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d919 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d928 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d930 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d933 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d917 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d919) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d928 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d930 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d940 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d942 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d945 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d917 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d919) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d928 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d930) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d940 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d942 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d947 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d898 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d900) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d945 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d953 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d956 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d928 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d930) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d940 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d942) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d953 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d958 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d917 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d919) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d956 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d964 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d928 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d930) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d940 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d942) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d953 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d966 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d907 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d909) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d917 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d919) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d964 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d310 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d310 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d326 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d310) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d326 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d343 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d346 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d310) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d326) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d343 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d348 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d276 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d278) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d346 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d359 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d362 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d326) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d343) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d359 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d364 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d310) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d362 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d375 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d326) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d343) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d359 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d377 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d293 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d295) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d310) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d375 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1000 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987) &&
	     !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d995 &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d997 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1006 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1008 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1011 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d995 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d997) &&
	     !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1006 &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1008 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1018 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1020 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1023 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d995 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d997) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1006 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1008) &&
	     !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1018 &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1020 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1025 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987) &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1023 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1031 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1034 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1006 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1008) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1018 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1020) &&
	     !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1031 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1036 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d995 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d997) &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1034 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1042 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1006 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1008) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1018 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1020) &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1031 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1044 =
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987) &&
	     (fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d995 ||
	      !fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d997) &&
	     fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d1042 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d976 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d978 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d985 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d987 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d995 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_3_f_rd_addr_first__ETC___d997 =
	     fabric_xactors_from_masters_3_f_rd_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d425 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d427 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <=
	     32'h00011340 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d430 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412) &&
	     !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d425 &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d427 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d441 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d443 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d446 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d425 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d427) &&
	     !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d441 &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d443 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d458 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d460 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <=
	     32'h0002000C ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d463 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d425 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d427) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d441 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d443) &&
	     !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d458 &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d460 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d465 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d393 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d395) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412) &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d463 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d476 =
	     fabric_xactors_from_masters_3_f_wr_addr_D_OUT[51:20] <=
	     32'h00000FFF ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d479 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d441 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d443) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d458 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d460) &&
	     !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d476 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d481 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d425 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d427) &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d479 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d492 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d441 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d443) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d458 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d460) &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d476 ;
  assign fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d494 =
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d410 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d412) &&
	     (fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d425 ||
	      !fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d427) &&
	     fabric_xactors_from_masters_3_f_wr_addr_first__ETC___d492 ;
  assign fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d155 =
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_0_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_v_f_wrd_mis_0_FULL_N &&
	     fabric_v_f_wrd_sjs_1_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d272 =
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_0_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_v_f_wrd_mis_0_FULL_N &&
	     fabric_v_f_wrd_sjs_2_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_wr_data_i_notFull_ETC___d389 =
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_0_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_FULL_N &&
	     fabric_v_f_wrd_mis_0_FULL_N &&
	     fabric_v_f_wrd_sjs_3_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d172 =
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_v_f_wrd_mis_1_FULL_N &&
	     fabric_v_f_wrd_sjs_1_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d289 =
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_1_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_v_f_wrd_mis_1_FULL_N &&
	     fabric_v_f_wrd_sjs_2_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_data_i_notFull_ETC___d406 =
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_1_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_FULL_N &&
	     fabric_v_f_wrd_mis_1_FULL_N &&
	     fabric_v_f_wrd_sjs_3_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d187 =
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_2_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_v_f_wrd_mis_2_FULL_N &&
	     fabric_v_f_wrd_sjs_1_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d304 =
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_v_f_wrd_mis_2_FULL_N &&
	     fabric_v_f_wrd_sjs_2_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_data_i_notFull_ETC___d421 =
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_2_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_FULL_N &&
	     fabric_v_f_wrd_mis_2_FULL_N &&
	     fabric_v_f_wrd_sjs_3_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d203 =
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_3_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_v_f_wrd_mis_3_FULL_N &&
	     fabric_v_f_wrd_sjs_1_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d320 =
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_3_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_v_f_wrd_mis_3_FULL_N &&
	     fabric_v_f_wrd_sjs_2_FULL_N ;
  assign fabric_xactors_to_slaves_3_f_wr_data_i_notFull_ETC___d437 =
	     fabric_xactors_to_slaves_3_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_3_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_FULL_N &&
	     fabric_v_f_wrd_mis_3_FULL_N &&
	     fabric_v_f_wrd_sjs_3_FULL_N ;
  assign fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d220 =
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_4_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_v_f_wrd_mis_4_FULL_N &&
	     fabric_v_f_wrd_sjs_1_FULL_N ;
  assign fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d337 =
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_4_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_v_f_wrd_mis_4_FULL_N &&
	     fabric_v_f_wrd_sjs_2_FULL_N ;
  assign fabric_xactors_to_slaves_4_f_wr_data_i_notFull_ETC___d454 =
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_4_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_FULL_N &&
	     fabric_v_f_wrd_mis_4_FULL_N &&
	     fabric_v_f_wrd_sjs_3_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d238 =
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_5_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_v_f_wrd_mis_5_FULL_N &&
	     fabric_v_f_wrd_sjs_1_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d355 =
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_5_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_v_f_wrd_mis_5_FULL_N &&
	     fabric_v_f_wrd_sjs_2_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_wr_data_i_notFull_ETC___d472 =
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_5_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_FULL_N &&
	     fabric_v_f_wrd_mis_5_FULL_N &&
	     fabric_v_f_wrd_sjs_3_FULL_N ;
  assign fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d255 =
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_6_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_v_f_wrd_mis_6_FULL_N &&
	     fabric_v_f_wrd_sjs_1_FULL_N ;
  assign fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d372 =
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_6_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_v_f_wrd_mis_6_FULL_N &&
	     fabric_v_f_wrd_sjs_2_FULL_N ;
  assign fabric_xactors_to_slaves_6_f_wr_data_i_notFull_ETC___d489 =
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_6_FULL_N &&
	     fabric_xactors_from_masters_3_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_3_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_3_FULL_N &&
	     fabric_v_f_wrd_mis_6_FULL_N &&
	     fabric_v_f_wrd_sjs_3_FULL_N ;
  assign main_memory_rg_readburst_counter_352_EQ_main_m_ETC___d2355 =
	     main_memory_rg_readburst_counter ==
	     main_memory_rg_read_packet[13:6] ;
  assign main_memory_s_xactor_f_rd_addrD_OUT_BITS_51_T_ETC__q7 =
	     main_memory_s_xactor_f_rd_addr_D_OUT[51:20] - 32'h80000000 ;
  assign main_memory_s_xactor_f_wr_addrD_OUT_BITS_51_T_ETC__q8 =
	     main_memory_s_xactor_f_wr_addr_D_OUT[51:20] - 32'h80000000 ;
  assign mask__h129131 = mask__h129128 << shift_amt__h129130 ;
  assign mask__h134892 = 32'hFFFFFFFF << x__h134957 ;
  assign mask__h135536 = 32'hFFFFFFFF << x__h135577 ;
  assign mask__h138022 = 32'hFFFFFFFF << x__h138063 ;
  assign new_address__h134890 =
	     main_memory_rg_write_packet[51:20] +
	     (32'b00000000000000000000000000000001 <<
	      main_memory_rg_write_packet[8:6]) ;
  assign new_address__h135534 =
	     main_memory_rg_read_packet[51:20] +
	     (32'b00000000000000000000000000000001 <<
	      main_memory_rg_read_packet[16:14]) ;
  assign new_address__h138020 =
	     bootrom_rg_read_packet[51:20] +
	     (32'b00000000000000000000000000000001 <<
	      bootrom_rg_read_packet[16:14]) ;
  assign notmask__h129133 = ~mask__h129131 ;
  assign rdata__h100915 =
	     (uart_rg_rdpacket[25:20] == 6'h0C &&
	      uart_rg_rdpacket[15:14] == 2'd1) ?
	       a__h96284 :
	       ((uart_rg_rdpacket[25:20] == 6'h08) ?
		  a__h96317 :
		  IF_uart_rg_rdpacket_931_BITS_25_TO_20_932_EQ_0_ETC___d1962) ;
  assign rdata__h96351 =
	     (uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h0C &&
	      uart_s_xactor_f_rd_addr_D_OUT[15:14] == 2'd1) ?
	       a__h96284 :
	       ((uart_s_xactor_f_rd_addr_D_OUT[25:20] == 6'h08) ?
		  a__h96317 :
		  IF_uart_s_xactor_f_rd_addr_first__858_BITS_25__ETC___d1923) ;
  assign shift_amt__h108653 =
	     { clint_s_xactor_f_rd_addr_D_OUT[22:20], 3'd0 } ;
  assign shift_amt__h118821 = { clint_rg_rdpacket[22:20], 3'd0 } ;
  assign shift_amt__h129130 =
	     { clint_s_xactor_f_wr_addr_D_OUT[22:20], 3'd0 } ;
  assign temp1__h134893 = main_memory_rg_write_packet[51:20] & mask__h134892 ;
  assign temp1__h135537 = main_memory_rg_read_packet[51:20] & mask__h135536 ;
  assign temp1__h138023 = bootrom_rg_read_packet[51:20] & mask__h138022 ;
  assign temp2__h134894 = new_address__h134890 & y__h135016 ;
  assign temp2__h135538 = new_address__h135534 & y__h135636 ;
  assign temp2__h138024 = new_address__h138020 & y__h138122 ;
  assign temp___1__h109413 = {8{temp__h108656[7:0]}} ;
  assign temp___1__h119393 = {8{temp__h118824[7:0]}} ;
  assign temp___1__h120145 = {64{clint_clint_msip}} ;
  assign temp__h108656 = _theResult___snd__h108828 >> shift_amt__h108653 ;
  assign temp__h108984 =
	     {4{IF_clint_s_xactor_f_rd_addr_first__076_BITS_15_ETC___d2140[15:0]}} ;
  assign temp__h118299 =
	     {2{IF_clint_s_xactor_f_rd_addr_first__076_BITS_15_ETC___d2140[31:0]}} ;
  assign temp__h118824 = _theResult___snd__h120150 >> shift_amt__h118821 ;
  assign temp__h118965 =
	     {4{IF_clint_rg_rdpacket_154_BITS_15_TO_14_159_EQ__ETC___d2183[15:0]}} ;
  assign temp__h128435 =
	     {2{IF_clint_rg_rdpacket_154_BITS_15_TO_14_159_EQ__ETC___d2183[31:0]}} ;
  assign uart_user_ifc_uart_baudGen_rBaudCounter_value__ETC___d1519 =
	     uart_user_ifc_uart_baudGen_rBaudCounter_Q_OUT + 16'd1 <
	     uart_user_ifc_baud_value ;
  assign uart_user_ifc_uart_rXmitBitCount_677_EQ_uart_u_ETC___d1810 =
	     uart_user_ifc_uart_rXmitBitCount == y__h94340 ;
  assign uart_user_ifc_uart_rg_delay_count_788_EQ_uart__ETC___d1790 =
	     uart_user_ifc_uart_rg_delay_count ==
	     uart_user_ifc_rg_delay_control ;
  assign uart_user_ifc_uart_vrRecvBuffer_0_619_XOR_uart_ETC___d1658 =
	     z__h80477 ^ uart_user_ifc_uart_rRecvParity ;
  assign v__h100765 =
	     uart_user_ifc_uart_fifoRecv_EMPTY_N ?
	       uart_user_ifc_uart_fifoRecv_D_OUT :
	       32'd0 ;
  assign x__h100974 = uart_rg_rdburst_count + 8'd1 ;
  assign x__h107059 = uart_rg_wrburst_count + 8'd1 ;
  assign x__h118914 = clint_rg_rdburst_count + 8'd1 ;
  assign x__h131221 = clint_clint_rgmtimecmp & notmask__h129133 ;
  assign x__h134957 =
	     main_memory_rg_write_packet[8:6] +
	     CASE_main_memory_rg_write_packet_BITS_16_TO_9__ETC__q1 ;
  assign x__h135577 =
	     main_memory_rg_read_packet[16:14] +
	     CASE_main_memory_rg_read_packet_BITS_13_TO_6_3_ETC__q2 ;
  assign x__h138063 =
	     bootrom_rg_read_packet[16:14] +
	     CASE_bootrom_rg_read_packet_BITS_13_TO_6_3_2_7_ETC__q3 ;
  assign x__h65195 = uart_user_ifc_uart_rRecvCellCount + 4'd1 ;
  assign x__h71747 = uart_user_ifc_uart_rRecvBitCount + 6'd1 ;
  assign x__h81233 = uart_user_ifc_uart_rXmitCellCount + 4'd1 ;
  assign x__h81259 = uart_user_ifc_uart_rXmitBitCount + 6'd1 ;
  assign x__h93426 = uart_user_ifc_uart_rg_delay_count + 16'd1 ;
  assign x__h95210 = ~uart_user_ifc_uart_rXmitParity ;
  assign x__h97297 = 6'd32 - uart_user_ifc_rg_charsize ;
  assign x_error_status__h95723 =
	     { uart_user_ifc_uart_fifo_almost_full,
	       uart_user_ifc_uart_error_status_register } ;
  assign y__h135016 = ~mask__h134892 ;
  assign y__h135636 = ~mask__h135536 ;
  assign y__h138122 = ~mask__h138022 ;
  assign y__h75506 = uart_user_ifc_rg_charsize + 6'd1 ;
  assign y__h75528 = uart_user_ifc_rg_charsize + 6'd2 ;
  assign y__h94340 = uart_user_ifc_rg_charsize - 6'd1 ;
  assign z__h80267 =
	     uart_user_ifc_uart_vrRecvBuffer_0 ^
	     uart_user_ifc_uart_vrRecvBuffer_1 ;
  assign z__h80274 = z__h80267 ^ uart_user_ifc_uart_vrRecvBuffer_2 ;
  assign z__h80281 = z__h80274 ^ uart_user_ifc_uart_vrRecvBuffer_3 ;
  assign z__h80288 = z__h80281 ^ uart_user_ifc_uart_vrRecvBuffer_4 ;
  assign z__h80295 = z__h80288 ^ uart_user_ifc_uart_vrRecvBuffer_5 ;
  assign z__h80302 = z__h80295 ^ uart_user_ifc_uart_vrRecvBuffer_6 ;
  assign z__h80309 = z__h80302 ^ uart_user_ifc_uart_vrRecvBuffer_7 ;
  assign z__h80316 = z__h80309 ^ uart_user_ifc_uart_vrRecvBuffer_8 ;
  assign z__h80323 = z__h80316 ^ uart_user_ifc_uart_vrRecvBuffer_9 ;
  assign z__h80330 = z__h80323 ^ uart_user_ifc_uart_vrRecvBuffer_10 ;
  assign z__h80337 = z__h80330 ^ uart_user_ifc_uart_vrRecvBuffer_11 ;
  assign z__h80344 = z__h80337 ^ uart_user_ifc_uart_vrRecvBuffer_12 ;
  assign z__h80351 = z__h80344 ^ uart_user_ifc_uart_vrRecvBuffer_13 ;
  assign z__h80358 = z__h80351 ^ uart_user_ifc_uart_vrRecvBuffer_14 ;
  assign z__h80365 = z__h80358 ^ uart_user_ifc_uart_vrRecvBuffer_15 ;
  assign z__h80372 = z__h80365 ^ uart_user_ifc_uart_vrRecvBuffer_16 ;
  assign z__h80379 = z__h80372 ^ uart_user_ifc_uart_vrRecvBuffer_17 ;
  assign z__h80386 = z__h80379 ^ uart_user_ifc_uart_vrRecvBuffer_18 ;
  assign z__h80393 = z__h80386 ^ uart_user_ifc_uart_vrRecvBuffer_19 ;
  assign z__h80400 = z__h80393 ^ uart_user_ifc_uart_vrRecvBuffer_20 ;
  assign z__h80407 = z__h80400 ^ uart_user_ifc_uart_vrRecvBuffer_21 ;
  assign z__h80414 = z__h80407 ^ uart_user_ifc_uart_vrRecvBuffer_22 ;
  assign z__h80421 = z__h80414 ^ uart_user_ifc_uart_vrRecvBuffer_23 ;
  assign z__h80428 = z__h80421 ^ uart_user_ifc_uart_vrRecvBuffer_24 ;
  assign z__h80435 = z__h80428 ^ uart_user_ifc_uart_vrRecvBuffer_25 ;
  assign z__h80442 = z__h80435 ^ uart_user_ifc_uart_vrRecvBuffer_26 ;
  assign z__h80449 = z__h80442 ^ uart_user_ifc_uart_vrRecvBuffer_27 ;
  assign z__h80456 = z__h80449 ^ uart_user_ifc_uart_vrRecvBuffer_28 ;
  assign z__h80463 = z__h80456 ^ uart_user_ifc_uart_vrRecvBuffer_29 ;
  assign z__h80470 = z__h80463 ^ uart_user_ifc_uart_vrRecvBuffer_30 ;
  assign z__h80477 = z__h80470 ^ uart_user_ifc_uart_vrRecvBuffer_31 ;
  assign z__h86532 =
	     uart_user_ifc_uart_fifoXmit_D_OUT[0] ^
	     uart_user_ifc_uart_fifoXmit_D_OUT[1] ;
  assign z__h86539 = z__h86532 ^ uart_user_ifc_uart_fifoXmit_D_OUT[2] ;
  assign z__h86546 = z__h86539 ^ uart_user_ifc_uart_fifoXmit_D_OUT[3] ;
  assign z__h86553 = z__h86546 ^ uart_user_ifc_uart_fifoXmit_D_OUT[4] ;
  assign z__h86560 = z__h86553 ^ uart_user_ifc_uart_fifoXmit_D_OUT[5] ;
  assign z__h86567 = z__h86560 ^ uart_user_ifc_uart_fifoXmit_D_OUT[6] ;
  assign z__h86574 = z__h86567 ^ uart_user_ifc_uart_fifoXmit_D_OUT[7] ;
  assign z__h86581 = z__h86574 ^ uart_user_ifc_uart_fifoXmit_D_OUT[8] ;
  assign z__h86588 = z__h86581 ^ uart_user_ifc_uart_fifoXmit_D_OUT[9] ;
  assign z__h86595 = z__h86588 ^ uart_user_ifc_uart_fifoXmit_D_OUT[10] ;
  assign z__h86602 = z__h86595 ^ uart_user_ifc_uart_fifoXmit_D_OUT[11] ;
  assign z__h86609 = z__h86602 ^ uart_user_ifc_uart_fifoXmit_D_OUT[12] ;
  assign z__h86616 = z__h86609 ^ uart_user_ifc_uart_fifoXmit_D_OUT[13] ;
  assign z__h86623 = z__h86616 ^ uart_user_ifc_uart_fifoXmit_D_OUT[14] ;
  assign z__h86630 = z__h86623 ^ uart_user_ifc_uart_fifoXmit_D_OUT[15] ;
  assign z__h86637 = z__h86630 ^ uart_user_ifc_uart_fifoXmit_D_OUT[16] ;
  assign z__h86644 = z__h86637 ^ uart_user_ifc_uart_fifoXmit_D_OUT[17] ;
  assign z__h86651 = z__h86644 ^ uart_user_ifc_uart_fifoXmit_D_OUT[18] ;
  assign z__h86658 = z__h86651 ^ uart_user_ifc_uart_fifoXmit_D_OUT[19] ;
  assign z__h86665 = z__h86658 ^ uart_user_ifc_uart_fifoXmit_D_OUT[20] ;
  assign z__h86672 = z__h86665 ^ uart_user_ifc_uart_fifoXmit_D_OUT[21] ;
  assign z__h86679 = z__h86672 ^ uart_user_ifc_uart_fifoXmit_D_OUT[22] ;
  assign z__h86686 = z__h86679 ^ uart_user_ifc_uart_fifoXmit_D_OUT[23] ;
  assign z__h86693 = z__h86686 ^ uart_user_ifc_uart_fifoXmit_D_OUT[24] ;
  assign z__h86700 = z__h86693 ^ uart_user_ifc_uart_fifoXmit_D_OUT[25] ;
  assign z__h86707 = z__h86700 ^ uart_user_ifc_uart_fifoXmit_D_OUT[26] ;
  assign z__h86714 = z__h86707 ^ uart_user_ifc_uart_fifoXmit_D_OUT[27] ;
  assign z__h86721 = z__h86714 ^ uart_user_ifc_uart_fifoXmit_D_OUT[28] ;
  assign z__h86728 = z__h86721 ^ uart_user_ifc_uart_fifoXmit_D_OUT[29] ;
  assign z__h86735 = z__h86728 ^ uart_user_ifc_uart_fifoXmit_D_OUT[30] ;
  always@(clint_s_xactor_f_wr_addr_D_OUT or clint_s_xactor_f_wr_data_D_OUT)
  begin
    case (clint_s_xactor_f_wr_addr_D_OUT[7:6])
      2'd0: data__h129129 = {8{clint_s_xactor_f_wr_data_D_OUT[20:13]}};
      2'd1: data__h129129 = {4{clint_s_xactor_f_wr_data_D_OUT[28:13]}};
      2'd2: data__h129129 = {2{clint_s_xactor_f_wr_data_D_OUT[44:13]}};
      2'd3: data__h129129 = clint_s_xactor_f_wr_data_D_OUT[76:13];
    endcase
  end
  always@(main_memory_rg_write_packet)
  begin
    case (main_memory_rg_write_packet[16:9])
      8'd3: CASE_main_memory_rg_write_packet_BITS_16_TO_9__ETC__q1 = 3'd2;
      8'd7: CASE_main_memory_rg_write_packet_BITS_16_TO_9__ETC__q1 = 3'd3;
      8'd15: CASE_main_memory_rg_write_packet_BITS_16_TO_9__ETC__q1 = 3'd4;
      default: CASE_main_memory_rg_write_packet_BITS_16_TO_9__ETC__q1 = 3'd1;
    endcase
  end
  always@(main_memory_rg_write_packet or
	  temp1__h134893 or temp2__h134894 or new_address__h134890)
  begin
    case (main_memory_rg_write_packet[5:4])
      2'd0: addr__h134839 = main_memory_rg_write_packet[51:20];
      2'd1: addr__h134839 = new_address__h134890;
      default: addr__h134839 = temp1__h134893 | temp2__h134894;
    endcase
  end
  always@(main_memory_rg_read_packet)
  begin
    case (main_memory_rg_read_packet[13:6])
      8'd3: CASE_main_memory_rg_read_packet_BITS_13_TO_6_3_ETC__q2 = 3'd2;
      8'd7: CASE_main_memory_rg_read_packet_BITS_13_TO_6_3_ETC__q2 = 3'd3;
      8'd15: CASE_main_memory_rg_read_packet_BITS_13_TO_6_3_ETC__q2 = 3'd4;
      default: CASE_main_memory_rg_read_packet_BITS_13_TO_6_3_ETC__q2 = 3'd1;
    endcase
  end
  always@(main_memory_rg_read_packet or
	  temp1__h135537 or temp2__h135538 or new_address__h135534)
  begin
    case (main_memory_rg_read_packet[5:4])
      2'd0: address__h135486 = main_memory_rg_read_packet[51:20];
      2'd1: address__h135486 = new_address__h135534;
      default: address__h135486 = temp1__h135537 | temp2__h135538;
    endcase
  end
  always@(bootrom_rg_read_packet)
  begin
    case (bootrom_rg_read_packet[13:6])
      8'd3: CASE_bootrom_rg_read_packet_BITS_13_TO_6_3_2_7_ETC__q3 = 3'd2;
      8'd7: CASE_bootrom_rg_read_packet_BITS_13_TO_6_3_2_7_ETC__q3 = 3'd3;
      8'd15: CASE_bootrom_rg_read_packet_BITS_13_TO_6_3_2_7_ETC__q3 = 3'd4;
      default: CASE_bootrom_rg_read_packet_BITS_13_TO_6_3_2_7_ETC__q3 = 3'd1;
    endcase
  end
  always@(bootrom_rg_read_packet or
	  temp1__h138023 or temp2__h138024 or new_address__h138020)
  begin
    case (bootrom_rg_read_packet[5:4])
      2'd0: address__h137972 = bootrom_rg_read_packet[51:20];
      2'd1: address__h137972 = new_address__h138020;
      default: address__h137972 = temp1__h138023 | temp2__h138024;
    endcase
  end
  always@(clint_s_xactor_f_wr_addr_D_OUT)
  begin
    case (clint_s_xactor_f_wr_addr_D_OUT[7:6])
      2'd0: mask__h129128 = 64'h00000000000000FF;
      2'd1: mask__h129128 = 64'h000000000000FFFF;
      2'd2: mask__h129128 = 64'h00000000FFFFFFFF;
      2'd3: mask__h129128 = 64'hFFFFFFFFFFFFFFFF;
    endcase
  end
  always@(clint_rg_rdpacket or
	  temp__h118824 or
	  temp___1__h119393 or temp__h118965 or temp__h128435)
  begin
    case (clint_rg_rdpacket[15:14])
      2'd0: data__h118832 = temp___1__h119393;
      2'd1: data__h118832 = temp__h118965;
      2'd2: data__h118832 = temp__h128435;
      2'd3: data__h118832 = temp__h118824;
    endcase
  end
  always@(clint_s_xactor_f_rd_addr_D_OUT or
	  temp__h108656 or
	  temp___1__h109413 or temp__h108984 or temp__h118299)
  begin
    case (clint_s_xactor_f_rd_addr_D_OUT[15:14])
      2'd0: data__h108666 = temp___1__h109413;
      2'd1: data__h108666 = temp__h108984;
      2'd2: data__h108666 = temp__h118299;
      2'd3: data__h108666 = temp__h108656;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        err_slave_read_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	err_slave_rg_rd_id <= `BSV_ASSIGNMENT_DELAY 4'd0;
	err_slave_rg_read_length <= `BSV_ASSIGNMENT_DELAY 8'd0;
	err_slave_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
	err_slave_rg_write_response <= `BSV_ASSIGNMENT_DELAY
	    6'bxxxxxx /* unspecified value */ ;
	err_slave_write_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	uart_user_ifc_uart_fifoRecv_countReg <= `BSV_ASSIGNMENT_DELAY 5'd0;
	uart_user_ifc_uart_fifoXmit_countReg <= `BSV_ASSIGNMENT_DELAY 5'd0;
      end
    else
      begin
        if (err_slave_read_state_EN)
	  err_slave_read_state <= `BSV_ASSIGNMENT_DELAY
	      err_slave_read_state_D_IN;
	if (err_slave_rg_rd_id_EN)
	  err_slave_rg_rd_id <= `BSV_ASSIGNMENT_DELAY err_slave_rg_rd_id_D_IN;
	if (err_slave_rg_read_length_EN)
	  err_slave_rg_read_length <= `BSV_ASSIGNMENT_DELAY
	      err_slave_rg_read_length_D_IN;
	if (err_slave_rg_readburst_counter_EN)
	  err_slave_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY
	      err_slave_rg_readburst_counter_D_IN;
	if (err_slave_rg_write_response_EN)
	  err_slave_rg_write_response <= `BSV_ASSIGNMENT_DELAY
	      err_slave_rg_write_response_D_IN;
	if (err_slave_write_state_EN)
	  err_slave_write_state <= `BSV_ASSIGNMENT_DELAY
	      err_slave_write_state_D_IN;
	if (uart_user_ifc_uart_fifoRecv_countReg_EN)
	  uart_user_ifc_uart_fifoRecv_countReg <= `BSV_ASSIGNMENT_DELAY
	      uart_user_ifc_uart_fifoRecv_countReg_D_IN;
	if (uart_user_ifc_uart_fifoXmit_countReg_EN)
	  uart_user_ifc_uart_fifoXmit_countReg <= `BSV_ASSIGNMENT_DELAY
	      uart_user_ifc_uart_fifoXmit_countReg_D_IN;
      end
    if (uart_rg_rdpacket_EN)
      uart_rg_rdpacket <= `BSV_ASSIGNMENT_DELAY uart_rg_rdpacket_D_IN;
    if (uart_rg_wrpacket_EN)
      uart_rg_wrpacket <= `BSV_ASSIGNMENT_DELAY uart_rg_wrpacket_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_0_EN)
      uart_user_ifc_uart_vrXmitBuffer_0 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_0_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_1_EN)
      uart_user_ifc_uart_vrXmitBuffer_1 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_1_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_10_EN)
      uart_user_ifc_uart_vrXmitBuffer_10 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_10_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_11_EN)
      uart_user_ifc_uart_vrXmitBuffer_11 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_11_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_12_EN)
      uart_user_ifc_uart_vrXmitBuffer_12 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_12_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_13_EN)
      uart_user_ifc_uart_vrXmitBuffer_13 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_13_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_14_EN)
      uart_user_ifc_uart_vrXmitBuffer_14 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_14_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_15_EN)
      uart_user_ifc_uart_vrXmitBuffer_15 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_15_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_16_EN)
      uart_user_ifc_uart_vrXmitBuffer_16 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_16_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_17_EN)
      uart_user_ifc_uart_vrXmitBuffer_17 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_17_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_18_EN)
      uart_user_ifc_uart_vrXmitBuffer_18 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_18_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_19_EN)
      uart_user_ifc_uart_vrXmitBuffer_19 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_19_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_2_EN)
      uart_user_ifc_uart_vrXmitBuffer_2 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_2_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_20_EN)
      uart_user_ifc_uart_vrXmitBuffer_20 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_20_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_21_EN)
      uart_user_ifc_uart_vrXmitBuffer_21 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_21_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_22_EN)
      uart_user_ifc_uart_vrXmitBuffer_22 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_22_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_23_EN)
      uart_user_ifc_uart_vrXmitBuffer_23 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_23_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_24_EN)
      uart_user_ifc_uart_vrXmitBuffer_24 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_24_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_25_EN)
      uart_user_ifc_uart_vrXmitBuffer_25 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_25_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_26_EN)
      uart_user_ifc_uart_vrXmitBuffer_26 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_26_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_27_EN)
      uart_user_ifc_uart_vrXmitBuffer_27 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_27_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_28_EN)
      uart_user_ifc_uart_vrXmitBuffer_28 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_28_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_29_EN)
      uart_user_ifc_uart_vrXmitBuffer_29 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_29_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_3_EN)
      uart_user_ifc_uart_vrXmitBuffer_3 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_3_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_30_EN)
      uart_user_ifc_uart_vrXmitBuffer_30 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_30_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_31_EN)
      uart_user_ifc_uart_vrXmitBuffer_31 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_31_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_4_EN)
      uart_user_ifc_uart_vrXmitBuffer_4 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_4_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_5_EN)
      uart_user_ifc_uart_vrXmitBuffer_5 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_5_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_6_EN)
      uart_user_ifc_uart_vrXmitBuffer_6 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_6_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_7_EN)
      uart_user_ifc_uart_vrXmitBuffer_7 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_7_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_8_EN)
      uart_user_ifc_uart_vrXmitBuffer_8 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_8_D_IN;
    if (uart_user_ifc_uart_vrXmitBuffer_9_EN)
      uart_user_ifc_uart_vrXmitBuffer_9 <= `BSV_ASSIGNMENT_DELAY
	  uart_user_ifc_uart_vrXmitBuffer_9_D_IN;
  end

  always@(posedge CLK or `BSV_RESET_EDGE RST_N)
  if (RST_N == `BSV_RESET_VALUE)
    begin
      bootrom_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY 1'd0;
      bootrom_dut_rg_req <= `BSV_ASSIGNMENT_DELAY 5'd0;
      bootrom_read_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
      bootrom_rg_rd_id <= `BSV_ASSIGNMENT_DELAY 4'd0;
      bootrom_rg_read_packet <= `BSV_ASSIGNMENT_DELAY
	  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
      bootrom_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
      bootrom_rg_write_response <= `BSV_ASSIGNMENT_DELAY
	  6'bxxxxxx /* unspecified value */ ;
      bootrom_write_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
      clint_clint_msip <= `BSV_ASSIGNMENT_DELAY 1'd0;
      clint_clint_mtip <= `BSV_ASSIGNMENT_DELAY 1'd0;
      clint_clint_rg_tick <= `BSV_ASSIGNMENT_DELAY 1'd0;
      clint_clint_rgmtime <= `BSV_ASSIGNMENT_DELAY 64'd0;
      clint_clint_rgmtimecmp <= `BSV_ASSIGNMENT_DELAY 64'hFFFFFFFFFFFFFFFF;
      clint_rg_rdburst_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
      clint_rg_rdpacket <= `BSV_ASSIGNMENT_DELAY
	  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
      clint_rg_wrburst_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
      clint_rg_wrpacket <= `BSV_ASSIGNMENT_DELAY
	  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
      main_memory_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY 1'd0;
      main_memory_read_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
      main_memory_rg_rd_id <= `BSV_ASSIGNMENT_DELAY 4'd0;
      main_memory_rg_read_packet <= `BSV_ASSIGNMENT_DELAY
	  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
      main_memory_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
      main_memory_rg_write_packet <= `BSV_ASSIGNMENT_DELAY
	  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
      main_memory_write_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_rg_rdburst_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
      uart_rg_wrburst_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
      uart_user_ifc_baud_value <= `BSV_ASSIGNMENT_DELAY 16'd5;
      uart_user_ifc_rg_charsize <= `BSV_ASSIGNMENT_DELAY 6'd8;
      uart_user_ifc_rg_delay_control <= `BSV_ASSIGNMENT_DELAY 16'd0;
      uart_user_ifc_rg_interrupt_en <= `BSV_ASSIGNMENT_DELAY 16'd0;
      uart_user_ifc_rg_parity <= `BSV_ASSIGNMENT_DELAY 2'd0;
      uart_user_ifc_rg_rx_threshold <= `BSV_ASSIGNMENT_DELAY 5'd5;
      uart_user_ifc_rg_stopbits <= `BSV_ASSIGNMENT_DELAY 2'd0;
      uart_user_ifc_uart_error_status_register <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_user_ifc_uart_fifo_almost_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_out_enable <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_rRecvBitCount <= `BSV_ASSIGNMENT_DELAY 6'd0;
      uart_user_ifc_uart_rRecvCellCount <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_user_ifc_uart_rRecvData <= `BSV_ASSIGNMENT_DELAY 1'd1;
      uart_user_ifc_uart_rRecvParity <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_rRecvState <= `BSV_ASSIGNMENT_DELAY 3'd0;
      uart_user_ifc_uart_rXmitBitCount <= `BSV_ASSIGNMENT_DELAY 6'd0;
      uart_user_ifc_uart_rXmitCellCount <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_user_ifc_uart_rXmitDataOut <= `BSV_ASSIGNMENT_DELAY 1'd1;
      uart_user_ifc_uart_rXmitParity <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_rXmitState <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_user_ifc_uart_rg_delay_count <= `BSV_ASSIGNMENT_DELAY 16'd0;
      uart_user_ifc_uart_vrRecvBuffer_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_10 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_11 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_12 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_13 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_14 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_15 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_16 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_17 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_18 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_19 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_20 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_21 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_22 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_23 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_24 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_25 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_26 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_27 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_28 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_29 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_30 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_31 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_user_ifc_uart_vrRecvBuffer_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
    end
  else
    begin
      if (bootrom_dut_read_request_sent_EN)
	bootrom_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY
	    bootrom_dut_read_request_sent_D_IN;
      if (bootrom_dut_rg_req_EN)
	bootrom_dut_rg_req <= `BSV_ASSIGNMENT_DELAY bootrom_dut_rg_req_D_IN;
      if (bootrom_read_state_EN)
	bootrom_read_state <= `BSV_ASSIGNMENT_DELAY bootrom_read_state_D_IN;
      if (bootrom_rg_rd_id_EN)
	bootrom_rg_rd_id <= `BSV_ASSIGNMENT_DELAY bootrom_rg_rd_id_D_IN;
      if (bootrom_rg_read_packet_EN)
	bootrom_rg_read_packet <= `BSV_ASSIGNMENT_DELAY
	    bootrom_rg_read_packet_D_IN;
      if (bootrom_rg_readburst_counter_EN)
	bootrom_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY
	    bootrom_rg_readburst_counter_D_IN;
      if (bootrom_rg_write_response_EN)
	bootrom_rg_write_response <= `BSV_ASSIGNMENT_DELAY
	    bootrom_rg_write_response_D_IN;
      if (bootrom_write_state_EN)
	bootrom_write_state <= `BSV_ASSIGNMENT_DELAY bootrom_write_state_D_IN;
      if (clint_clint_msip_EN)
	clint_clint_msip <= `BSV_ASSIGNMENT_DELAY clint_clint_msip_D_IN;
      if (clint_clint_mtip_EN)
	clint_clint_mtip <= `BSV_ASSIGNMENT_DELAY clint_clint_mtip_D_IN;
      if (clint_clint_rg_tick_EN)
	clint_clint_rg_tick <= `BSV_ASSIGNMENT_DELAY clint_clint_rg_tick_D_IN;
      if (clint_clint_rgmtime_EN)
	clint_clint_rgmtime <= `BSV_ASSIGNMENT_DELAY clint_clint_rgmtime_D_IN;
      if (clint_clint_rgmtimecmp_EN)
	clint_clint_rgmtimecmp <= `BSV_ASSIGNMENT_DELAY
	    clint_clint_rgmtimecmp_D_IN;
      if (clint_rg_rdburst_count_EN)
	clint_rg_rdburst_count <= `BSV_ASSIGNMENT_DELAY
	    clint_rg_rdburst_count_D_IN;
      if (clint_rg_rdpacket_EN)
	clint_rg_rdpacket <= `BSV_ASSIGNMENT_DELAY clint_rg_rdpacket_D_IN;
      if (clint_rg_wrburst_count_EN)
	clint_rg_wrburst_count <= `BSV_ASSIGNMENT_DELAY
	    clint_rg_wrburst_count_D_IN;
      if (clint_rg_wrpacket_EN)
	clint_rg_wrpacket <= `BSV_ASSIGNMENT_DELAY clint_rg_wrpacket_D_IN;
      if (main_memory_dut_read_request_sent_EN)
	main_memory_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY
	    main_memory_dut_read_request_sent_D_IN;
      if (main_memory_read_state_EN)
	main_memory_read_state <= `BSV_ASSIGNMENT_DELAY
	    main_memory_read_state_D_IN;
      if (main_memory_rg_rd_id_EN)
	main_memory_rg_rd_id <= `BSV_ASSIGNMENT_DELAY
	    main_memory_rg_rd_id_D_IN;
      if (main_memory_rg_read_packet_EN)
	main_memory_rg_read_packet <= `BSV_ASSIGNMENT_DELAY
	    main_memory_rg_read_packet_D_IN;
      if (main_memory_rg_readburst_counter_EN)
	main_memory_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY
	    main_memory_rg_readburst_counter_D_IN;
      if (main_memory_rg_write_packet_EN)
	main_memory_rg_write_packet <= `BSV_ASSIGNMENT_DELAY
	    main_memory_rg_write_packet_D_IN;
      if (main_memory_write_state_EN)
	main_memory_write_state <= `BSV_ASSIGNMENT_DELAY
	    main_memory_write_state_D_IN;
      if (uart_rg_rdburst_count_EN)
	uart_rg_rdburst_count <= `BSV_ASSIGNMENT_DELAY
	    uart_rg_rdburst_count_D_IN;
      if (uart_rg_wrburst_count_EN)
	uart_rg_wrburst_count <= `BSV_ASSIGNMENT_DELAY
	    uart_rg_wrburst_count_D_IN;
      if (uart_user_ifc_baud_value_EN)
	uart_user_ifc_baud_value <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_baud_value_D_IN;
      if (uart_user_ifc_rg_charsize_EN)
	uart_user_ifc_rg_charsize <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_rg_charsize_D_IN;
      if (uart_user_ifc_rg_delay_control_EN)
	uart_user_ifc_rg_delay_control <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_rg_delay_control_D_IN;
      if (uart_user_ifc_rg_interrupt_en_EN)
	uart_user_ifc_rg_interrupt_en <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_rg_interrupt_en_D_IN;
      if (uart_user_ifc_rg_parity_EN)
	uart_user_ifc_rg_parity <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_rg_parity_D_IN;
      if (uart_user_ifc_rg_rx_threshold_EN)
	uart_user_ifc_rg_rx_threshold <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_rg_rx_threshold_D_IN;
      if (uart_user_ifc_rg_stopbits_EN)
	uart_user_ifc_rg_stopbits <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_rg_stopbits_D_IN;
      if (uart_user_ifc_uart_error_status_register_EN)
	uart_user_ifc_uart_error_status_register <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_error_status_register_D_IN;
      if (uart_user_ifc_uart_fifo_almost_full_EN)
	uart_user_ifc_uart_fifo_almost_full <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_fifo_almost_full_D_IN;
      if (uart_user_ifc_uart_out_enable_EN)
	uart_user_ifc_uart_out_enable <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_out_enable_D_IN;
      if (uart_user_ifc_uart_rRecvBitCount_EN)
	uart_user_ifc_uart_rRecvBitCount <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rRecvBitCount_D_IN;
      if (uart_user_ifc_uart_rRecvCellCount_EN)
	uart_user_ifc_uart_rRecvCellCount <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rRecvCellCount_D_IN;
      if (uart_user_ifc_uart_rRecvData_EN)
	uart_user_ifc_uart_rRecvData <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rRecvData_D_IN;
      if (uart_user_ifc_uart_rRecvParity_EN)
	uart_user_ifc_uart_rRecvParity <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rRecvParity_D_IN;
      if (uart_user_ifc_uart_rRecvState_EN)
	uart_user_ifc_uart_rRecvState <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rRecvState_D_IN;
      if (uart_user_ifc_uart_rXmitBitCount_EN)
	uart_user_ifc_uart_rXmitBitCount <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rXmitBitCount_D_IN;
      if (uart_user_ifc_uart_rXmitCellCount_EN)
	uart_user_ifc_uart_rXmitCellCount <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rXmitCellCount_D_IN;
      if (uart_user_ifc_uart_rXmitDataOut_EN)
	uart_user_ifc_uart_rXmitDataOut <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rXmitDataOut_D_IN;
      if (uart_user_ifc_uart_rXmitParity_EN)
	uart_user_ifc_uart_rXmitParity <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rXmitParity_D_IN;
      if (uart_user_ifc_uart_rXmitState_EN)
	uart_user_ifc_uart_rXmitState <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rXmitState_D_IN;
      if (uart_user_ifc_uart_rg_delay_count_EN)
	uart_user_ifc_uart_rg_delay_count <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_rg_delay_count_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_0_EN)
	uart_user_ifc_uart_vrRecvBuffer_0 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_0_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_1_EN)
	uart_user_ifc_uart_vrRecvBuffer_1 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_1_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_10_EN)
	uart_user_ifc_uart_vrRecvBuffer_10 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_10_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_11_EN)
	uart_user_ifc_uart_vrRecvBuffer_11 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_11_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_12_EN)
	uart_user_ifc_uart_vrRecvBuffer_12 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_12_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_13_EN)
	uart_user_ifc_uart_vrRecvBuffer_13 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_13_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_14_EN)
	uart_user_ifc_uart_vrRecvBuffer_14 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_14_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_15_EN)
	uart_user_ifc_uart_vrRecvBuffer_15 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_15_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_16_EN)
	uart_user_ifc_uart_vrRecvBuffer_16 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_16_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_17_EN)
	uart_user_ifc_uart_vrRecvBuffer_17 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_17_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_18_EN)
	uart_user_ifc_uart_vrRecvBuffer_18 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_18_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_19_EN)
	uart_user_ifc_uart_vrRecvBuffer_19 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_19_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_2_EN)
	uart_user_ifc_uart_vrRecvBuffer_2 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_2_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_20_EN)
	uart_user_ifc_uart_vrRecvBuffer_20 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_20_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_21_EN)
	uart_user_ifc_uart_vrRecvBuffer_21 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_21_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_22_EN)
	uart_user_ifc_uart_vrRecvBuffer_22 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_22_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_23_EN)
	uart_user_ifc_uart_vrRecvBuffer_23 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_23_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_24_EN)
	uart_user_ifc_uart_vrRecvBuffer_24 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_24_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_25_EN)
	uart_user_ifc_uart_vrRecvBuffer_25 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_25_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_26_EN)
	uart_user_ifc_uart_vrRecvBuffer_26 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_26_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_27_EN)
	uart_user_ifc_uart_vrRecvBuffer_27 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_27_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_28_EN)
	uart_user_ifc_uart_vrRecvBuffer_28 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_28_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_29_EN)
	uart_user_ifc_uart_vrRecvBuffer_29 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_29_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_3_EN)
	uart_user_ifc_uart_vrRecvBuffer_3 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_3_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_30_EN)
	uart_user_ifc_uart_vrRecvBuffer_30 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_30_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_31_EN)
	uart_user_ifc_uart_vrRecvBuffer_31 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_31_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_4_EN)
	uart_user_ifc_uart_vrRecvBuffer_4 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_4_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_5_EN)
	uart_user_ifc_uart_vrRecvBuffer_5 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_5_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_6_EN)
	uart_user_ifc_uart_vrRecvBuffer_6 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_6_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_7_EN)
	uart_user_ifc_uart_vrRecvBuffer_7 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_7_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_8_EN)
	uart_user_ifc_uart_vrRecvBuffer_8 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_8_D_IN;
      if (uart_user_ifc_uart_vrRecvBuffer_9_EN)
	uart_user_ifc_uart_vrRecvBuffer_9 <= `BSV_ASSIGNMENT_DELAY
	    uart_user_ifc_uart_vrRecvBuffer_9_D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bootrom_dut_read_request_sent = 1'h0;
    bootrom_dut_rg_req = 5'h0A;
    bootrom_read_state = 1'h0;
    bootrom_rg_rd_id = 4'hA;
    bootrom_rg_read_packet = 52'hAAAAAAAAAAAAA;
    bootrom_rg_readburst_counter = 8'hAA;
    bootrom_rg_write_response = 6'h2A;
    bootrom_write_state = 1'h0;
    clint_clint_msip = 1'h0;
    clint_clint_mtip = 1'h0;
    clint_clint_rg_tick = 1'h0;
    clint_clint_rgmtime = 64'hAAAAAAAAAAAAAAAA;
    clint_clint_rgmtimecmp = 64'hAAAAAAAAAAAAAAAA;
    clint_rg_rdburst_count = 8'hAA;
    clint_rg_rdpacket = 52'hAAAAAAAAAAAAA;
    clint_rg_wrburst_count = 8'hAA;
    clint_rg_wrpacket = 52'hAAAAAAAAAAAAA;
    err_slave_read_state = 1'h0;
    err_slave_rg_rd_id = 4'hA;
    err_slave_rg_read_length = 8'hAA;
    err_slave_rg_readburst_counter = 8'hAA;
    err_slave_rg_write_response = 6'h2A;
    err_slave_write_state = 1'h0;
    main_memory_dut_read_request_sent = 1'h0;
    main_memory_read_state = 1'h0;
    main_memory_rg_rd_id = 4'hA;
    main_memory_rg_read_packet = 52'hAAAAAAAAAAAAA;
    main_memory_rg_readburst_counter = 8'hAA;
    main_memory_rg_write_packet = 52'hAAAAAAAAAAAAA;
    main_memory_write_state = 1'h0;
    uart_rg_rdburst_count = 8'hAA;
    uart_rg_rdpacket = 52'hAAAAAAAAAAAAA;
    uart_rg_wrburst_count = 8'hAA;
    uart_rg_wrpacket = 52'hAAAAAAAAAAAAA;
    uart_user_ifc_baud_value = 16'hAAAA;
    uart_user_ifc_rg_charsize = 6'h2A;
    uart_user_ifc_rg_delay_control = 16'hAAAA;
    uart_user_ifc_rg_interrupt_en = 16'hAAAA;
    uart_user_ifc_rg_parity = 2'h2;
    uart_user_ifc_rg_rx_threshold = 5'h0A;
    uart_user_ifc_rg_stopbits = 2'h2;
    uart_user_ifc_uart_error_status_register = 4'hA;
    uart_user_ifc_uart_fifoRecv_countReg = 5'h0A;
    uart_user_ifc_uart_fifoXmit_countReg = 5'h0A;
    uart_user_ifc_uart_fifo_almost_full = 1'h0;
    uart_user_ifc_uart_out_enable = 1'h0;
    uart_user_ifc_uart_rRecvBitCount = 6'h2A;
    uart_user_ifc_uart_rRecvCellCount = 4'hA;
    uart_user_ifc_uart_rRecvData = 1'h0;
    uart_user_ifc_uart_rRecvParity = 1'h0;
    uart_user_ifc_uart_rRecvState = 3'h2;
    uart_user_ifc_uart_rXmitBitCount = 6'h2A;
    uart_user_ifc_uart_rXmitCellCount = 4'hA;
    uart_user_ifc_uart_rXmitDataOut = 1'h0;
    uart_user_ifc_uart_rXmitParity = 1'h0;
    uart_user_ifc_uart_rXmitState = 4'hA;
    uart_user_ifc_uart_rg_delay_count = 16'hAAAA;
    uart_user_ifc_uart_vrRecvBuffer_0 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_1 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_10 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_11 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_12 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_13 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_14 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_15 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_16 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_17 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_18 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_19 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_2 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_20 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_21 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_22 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_23 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_24 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_25 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_26 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_27 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_28 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_29 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_3 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_30 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_31 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_4 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_5 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_6 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_7 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_8 = 1'h0;
    uart_user_ifc_uart_vrRecvBuffer_9 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_0 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_1 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_10 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_11 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_12 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_13 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_14 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_15 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_16 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_17 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_18 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_19 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_2 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_20 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_21 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_22 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_23 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_24 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_25 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_26 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_27 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_28 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_29 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_3 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_30 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_31 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_4 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_5 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_6 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_7 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_8 = 1'h0;
    uart_user_ifc_uart_vrXmitBuffer_9 = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_1.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_2.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_3.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_4.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_5.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_6.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_7.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_8.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_9.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_10.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_11.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_12.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_13.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_14.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_15.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_16.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_17.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_18.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_19.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_20.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_21.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_22.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_23.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_24.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_25.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_26.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_27.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_28.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_29.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_30.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift &&
	  WILL_FIRE_RL_uart_user_ifc_uart_receive_wait_for_start_bit &&
	  !uart_user_ifc_uart_rRecvData)
	$display("Error: \"devices/uart_v2/RS232_modified.bsv\", line 505, column 9: (R0002)\n  Conflict-free rules RL_uart_user_ifc_uart_receive_buffer_shift and\n  RL_uart_user_ifc_uart_receive_wait_for_start_bit called conflicting methods\n  read and write of module instance uart_user_ifc_uart_vrRecvBuffer_31.\n");
  end
  // synopsys translate_on
endmodule  // mkSoc

