
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.00000000000000000000;
2.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29  128766.1      1.13     295.8   20321.6                          
    0:00:29  128766.1      1.13     295.8   20321.6                          
    0:00:29  128810.8      1.13     295.8   20321.6                          
    0:00:29  128855.5      1.13     295.8   20321.6                          
    0:00:29  128900.1      1.13     295.8   20321.6                          
    0:00:29  128937.6      1.13     295.8   20279.0                          
    0:00:30  129397.6      1.13     295.7   10137.4                          
    0:00:44  126643.7      0.55     112.8     374.2                          
    0:00:44  126643.7      0.55     112.8     374.2                          
    0:00:44  126643.7      0.55     112.8     374.2                          
    0:00:44  126643.7      0.55     112.8     374.2                          
    0:00:45  126643.7      0.55     112.8     374.2                          
    0:00:56  108334.1      0.54      73.4       0.0                          
    0:00:57  108285.4      0.51      70.9       0.0                          
    0:01:00  108300.3      0.50      68.0       0.0                          
    0:01:01  108308.0      0.48      66.7       0.0                          
    0:01:03  108311.5      0.45      65.0       0.0                          
    0:01:04  108321.1      0.44      63.7       0.0                          
    0:01:04  108324.8      0.43      63.0       0.0                          
    0:01:05  108335.7      0.41      61.8       0.0                          
    0:01:05  108350.8      0.41      61.1       0.0                          
    0:01:05  108363.9      0.40      60.4       0.0                          
    0:01:06  108377.2      0.38      59.7       0.0                          
    0:01:06  108240.7      0.38      59.7       0.0                          
    0:01:06  108240.7      0.38      59.7       0.0                          
    0:01:07  108240.7      0.38      59.7       0.0                          
    0:01:07  108240.7      0.38      59.7       0.0                          
    0:01:07  108240.7      0.38      59.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07  108240.7      0.38      59.7       0.0                          
    0:01:07  108263.1      0.37      58.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:07  108301.9      0.37      57.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108333.6      0.37      55.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108360.7      0.37      53.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108389.4      0.37      52.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108411.5      0.36      50.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108432.8      0.36      49.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:07  108451.4      0.35      48.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108467.4      0.35      48.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108483.0      0.34      48.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108496.9      0.34      47.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108521.9      0.33      47.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108540.5      0.33      46.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108560.5      0.33      46.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108579.1      0.33      45.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108591.0      0.33      44.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108606.5      0.32      44.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108629.1      0.32      43.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:09  108641.8      0.32      43.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:09  108657.3      0.32      42.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108674.6      0.31      42.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:09  108677.0      0.31      42.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:09  108696.9      0.31      41.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108722.4      0.31      40.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108740.3      0.31      39.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108759.7      0.31      38.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108781.8      0.31      38.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108802.0      0.31      37.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108824.3      0.30      37.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108846.4      0.30      36.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108857.3      0.29      36.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108874.6      0.29      35.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108881.2      0.29      35.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108906.0      0.28      34.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108910.8      0.28      33.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108934.4      0.28      32.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108946.4      0.28      32.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108965.0      0.27      31.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108970.9      0.27      31.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:11  108974.3      0.27      31.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:11  108993.8      0.27      31.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109007.6      0.27      31.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109015.3      0.26      31.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109025.2      0.26      30.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109027.8      0.26      30.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109036.3      0.26      30.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109044.8      0.26      30.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109057.1      0.26      29.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109066.9      0.25      29.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109074.4      0.25      29.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109083.7      0.25      29.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109091.7      0.25      29.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109098.6      0.25      29.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:12  109109.2      0.25      29.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109128.4      0.25      28.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109143.0      0.25      28.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109147.0      0.25      27.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109162.7      0.25      27.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109170.4      0.24      26.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:12  109191.7      0.24      26.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109202.8      0.24      25.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109211.1      0.24      25.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109221.2      0.24      25.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109228.6      0.24      25.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109242.7      0.24      24.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109248.1      0.23      24.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109265.6      0.23      24.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109280.5      0.23      24.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109294.3      0.23      23.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109304.7      0.23      23.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109310.3      0.23      23.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109323.9      0.23      22.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109332.1      0.23      22.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109340.1      0.22      22.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109353.9      0.22      22.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109366.2      0.22      21.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109381.9      0.22      21.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109387.4      0.21      21.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109394.6      0.21      21.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:14  109400.7      0.21      20.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109407.1      0.21      20.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109409.8      0.21      20.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109409.8      0.21      20.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109413.5      0.20      20.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109419.9      0.20      20.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109427.3      0.20      20.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109431.1      0.20      20.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109433.5      0.20      20.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109447.8      0.20      19.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109453.4      0.20      19.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109463.0      0.19      19.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109464.9      0.19      19.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:16  109473.9      0.19      19.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109481.6      0.19      18.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109491.5      0.19      18.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109495.4      0.19      18.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109506.3      0.19      18.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109520.2      0.19      18.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:16  109531.4      0.19      17.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:16  109535.9      0.18      17.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109542.8      0.18      17.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109548.4      0.18      17.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109554.8      0.18      17.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109563.3      0.18      17.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109566.7      0.18      17.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109574.7      0.18      17.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109578.4      0.18      17.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109583.2      0.18      17.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109589.9      0.18      17.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:17  109595.7      0.18      17.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109605.6      0.18      17.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109617.5      0.18      16.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109625.5      0.17      16.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109625.2      0.17      16.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:17  109629.5      0.17      16.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109639.1      0.17      16.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109652.4      0.17      16.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  109662.2      0.17      15.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109669.1      0.17      15.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109673.9      0.17      15.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:18  109676.3      0.17      15.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109682.4      0.17      15.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109693.6      0.17      15.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  109702.1      0.17      15.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  109708.2      0.17      15.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109713.6      0.17      15.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109719.1      0.17      15.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109722.6      0.17      15.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109728.5      0.16      14.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109734.6      0.16      14.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109742.6      0.16      14.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109748.7      0.16      14.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109750.8      0.16      14.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109752.9      0.16      14.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109763.0      0.16      14.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109766.0      0.16      14.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109773.9      0.16      14.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109776.3      0.16      14.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109779.0      0.16      14.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109781.4      0.16      14.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109792.0      0.15      14.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109797.1      0.15      14.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109801.9      0.15      14.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109811.7      0.15      13.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109818.9      0.15      13.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109824.7      0.15      13.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109837.5      0.15      13.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:20  109843.1      0.15      13.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109845.2      0.15      13.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109850.8      0.15      13.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109853.7      0.15      13.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109854.3      0.14      13.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109858.0      0.14      13.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109867.8      0.14      13.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109871.8      0.14      12.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109876.9      0.14      12.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109884.3      0.14      12.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:21  109896.0      0.14      12.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109897.9      0.14      12.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109908.0      0.14      12.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:21  109924.5      0.14      12.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109926.4      0.14      12.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:22  109930.4      0.14      12.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109933.5      0.14      12.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  109937.8      0.14      12.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109943.9      0.14      12.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109950.8      0.14      12.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109953.5      0.14      12.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:22  109957.2      0.14      11.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109965.2      0.14      11.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109967.3      0.14      11.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109971.3      0.14      11.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109980.4      0.13      11.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109985.9      0.13      11.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:23  109992.3      0.13      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109994.7      0.13      11.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110001.1      0.13      11.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110006.2      0.13      11.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110010.9      0.13      10.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110015.2      0.13      10.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110020.3      0.13      10.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110029.8      0.12      10.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110033.0      0.12      10.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110042.3      0.12      10.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110049.8      0.12      10.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110056.4      0.12      10.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110061.0      0.12      10.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110065.2      0.12      10.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110071.9      0.12       9.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110076.9      0.12       9.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110084.6      0.12       9.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110092.3      0.12       9.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110098.2      0.12       9.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110102.7      0.11       9.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110109.1      0.11       9.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110110.4      0.11       9.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110118.4      0.11       9.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110122.9      0.11       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110129.3      0.11       9.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110130.9      0.11       9.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110135.4      0.11       9.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110138.9      0.11       9.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110143.7      0.11       9.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110145.8      0.11       9.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110152.5      0.11       9.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110154.3      0.11       8.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110156.7      0.11       8.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110159.1      0.11       8.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110163.9      0.11       8.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110165.2      0.11       8.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110166.8      0.11       8.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110171.9      0.10       8.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110175.6      0.10       8.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110179.3      0.10       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110182.3      0.10       8.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:26  110189.7      0.10       8.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110195.6      0.10       8.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110199.5      0.10       8.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110203.3      0.10       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110207.8      0.10       8.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110214.7      0.10       8.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110220.3      0.10       7.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110224.8      0.10       7.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110230.7      0.10       7.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110232.8      0.10       7.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110237.6      0.10       7.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110244.2      0.10       7.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110248.5      0.09       7.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110253.5      0.09       7.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:27  110257.8      0.09       7.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110262.6      0.09       7.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110267.6      0.09       7.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110273.5      0.09       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110278.8      0.09       7.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110283.3      0.09       7.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110286.8      0.09       7.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110295.0      0.09       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110301.4      0.09       6.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110304.9      0.09       6.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110308.1      0.09       6.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110311.3      0.09       6.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110316.6      0.08       6.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110320.8      0.08       6.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110328.8      0.08       6.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110334.9      0.08       6.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110340.8      0.08       6.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110346.4      0.08       6.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110352.0      0.08       6.3       0.0                          
    0:01:30  110354.6      0.08       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110363.7      0.08       6.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110366.1      0.08       6.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110374.3      0.08       6.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110381.0      0.08       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110390.0      0.08       5.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110393.5      0.08       5.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110404.6      0.08       5.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110408.9      0.08       5.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110414.7      0.08       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110416.1      0.08       5.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110419.3      0.08       5.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110426.7      0.08       5.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:31  110438.7      0.08       5.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110449.1      0.08       5.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110449.1      0.08       5.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110454.4      0.08       5.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:31  110466.6      0.08       5.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110469.5      0.08       5.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110478.3      0.08       5.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110484.7      0.08       4.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110488.4      0.08       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110491.1      0.07       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110493.5      0.07       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110500.4      0.07       4.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110503.0      0.07       4.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110511.0      0.07       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110513.2      0.07       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110517.7      0.07       4.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110523.3      0.07       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110523.8      0.07       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110525.1      0.07       4.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110531.0      0.07       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110541.1      0.07       4.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110543.5      0.07       4.4      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110547.7      0.07       4.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110552.0      0.07       4.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110554.7      0.07       4.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110557.6      0.07       4.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110563.2      0.07       4.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110568.0      0.07       4.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110570.3      0.07       4.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110570.3      0.07       4.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110573.5      0.07       4.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110574.6      0.07       4.3      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110574.6      0.07       4.3      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110575.4      0.07       4.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110578.3      0.07       4.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110583.9      0.06       4.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110590.8      0.06       4.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110590.8      0.06       4.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110593.8      0.06       4.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110595.4      0.06       4.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110601.2      0.06       4.0      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110604.7      0.06       4.0      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:35  110607.3      0.06       4.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110610.2      0.06       3.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110611.6      0.06       3.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110617.2      0.06       3.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110623.5      0.06       3.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:35  110632.9      0.06       3.8      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110636.3      0.06       3.8      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110639.0      0.06       3.7      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110642.2      0.06       3.7      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110644.6      0.06       3.7      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110651.2      0.06       3.7      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110658.1      0.06       3.6      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110660.3      0.06       3.6      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:36  110663.7      0.06       3.6      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:36  110666.4      0.05       3.6      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:36  110668.0      0.05       3.6      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:36  110669.3      0.05       3.6      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110672.8      0.05       3.5      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110675.4      0.05       3.5      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110681.5      0.05       3.5      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110686.1      0.05       3.5      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:36  110689.2      0.05       3.4      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110693.0      0.05       3.4      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110697.0      0.05       3.3      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110698.6      0.05       3.3      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110700.2      0.05       3.3      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110703.1      0.05       3.3      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110704.7      0.05       3.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110706.8      0.05       3.2      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:37  110711.1      0.05       3.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110715.8      0.05       3.2      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110720.6      0.05       3.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110725.2      0.05       3.2      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110729.7      0.05       3.1      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110733.1      0.05       3.1      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110735.5      0.05       3.1      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110738.5      0.05       3.1      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110741.9      0.05       3.1      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110750.4      0.05       3.0      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:38  110753.9      0.05       3.0      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110758.1      0.05       3.0      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110761.6      0.05       2.9      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110766.1      0.05       2.9      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110772.2      0.05       2.8      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110772.8      0.05       2.8      48.4                          
    0:01:40  110522.2      0.05       2.8      48.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:40  110522.2      0.05       2.8      48.4                          
    0:01:40  110507.3      0.05       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110510.2      0.05       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110511.0      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110514.8      0.05       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110515.3      0.05       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110515.3      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110520.6      0.04       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110524.3      0.04       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110525.1      0.04       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110526.5      0.04       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110531.5      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:41  110535.5      0.04       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110542.2      0.04       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110550.4      0.04       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110552.8      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110553.9      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110555.2      0.04       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110558.4      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110558.6      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:41  110567.4      0.04       2.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110568.8      0.04       2.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:42  110569.5      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110578.6      0.04       2.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110581.5      0.04       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:42  110583.9      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110594.3      0.04       2.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110601.2      0.04       2.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110607.1      0.04       2.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110610.8      0.04       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110612.9      0.04       2.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110616.1      0.04       2.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110619.0      0.04       2.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  110621.2      0.04       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110623.0      0.04       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110624.3      0.04       2.1       0.0                          
    0:01:43  110624.3      0.04       2.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:43  110624.3      0.04       2.1       0.0                          
    0:01:43  110624.3      0.04       2.1       0.0                          
    0:01:46  110390.0      0.04       2.0       0.0                          
    0:01:47  110349.6      0.04       2.1       0.0                          
    0:01:47  110322.4      0.04       2.1       0.0                          
    0:01:48  110296.4      0.04       2.1       0.0                          
    0:01:48  110272.4      0.04       2.1       0.0                          
    0:01:49  110253.3      0.04       2.1       0.0                          
    0:01:49  110235.2      0.04       2.1       0.0                          
    0:01:49  110217.6      0.04       2.1       0.0                          
    0:01:50  110208.6      0.04       2.1       0.0                          
    0:01:50  110192.1      0.04       2.1       0.0                          
    0:01:50  110183.6      0.04       2.1       0.0                          
    0:01:50  110175.1      0.04       2.1       0.0                          
    0:01:50  110166.6      0.04       2.1       0.0                          
    0:01:51  110158.0      0.04       2.1       0.0                          
    0:01:51  110149.5      0.04       2.1       0.0                          
    0:01:51  110141.0      0.04       2.1       0.0                          
    0:01:51  110141.0      0.04       2.1       0.0                          
    0:01:51  110145.8      0.04       2.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110169.2      0.04       1.9       0.0                          
    0:01:53  110097.7      0.05       2.0       0.0                          
    0:01:53  110089.4      0.05       2.0       0.0                          
    0:01:53  110089.4      0.05       2.0       0.0                          
    0:01:53  110089.4      0.05       2.0       0.0                          
    0:01:53  110089.4      0.05       2.0       0.0                          
    0:01:53  110089.4      0.05       2.0       0.0                          
    0:01:53  110089.4      0.05       2.0       0.0                          
    0:01:53  110094.7      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110095.8      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110097.7      0.04       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110098.2      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110103.3      0.04       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110104.6      0.04       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110104.3      0.04       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110109.6      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110109.1      0.04       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110117.1      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110117.9      0.04       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110125.3      0.04       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110129.3      0.04       1.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  110130.9      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110138.4      0.04       1.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  110138.6      0.03       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110141.8      0.03       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110142.4      0.03       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110142.6      0.03       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110144.5      0.03       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110146.3      0.03       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110149.5      0.03       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:55  110152.5      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110158.8      0.03       1.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  110161.2      0.03       1.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  110162.3      0.03       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110166.8      0.03       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  110168.4      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110167.9      0.03       1.6       0.0                          
    0:01:56  110149.5      0.03       1.6       0.0                          
    0:01:56  110132.8      0.03       1.6       0.0                          
    0:01:56  110116.0      0.03       1.6       0.0                          
    0:01:57  110094.7      0.03       1.6       0.0                          
    0:01:57  110069.7      0.03       1.6       0.0                          
    0:01:57  110057.5      0.03       1.6       0.0                          
    0:01:57  110044.5      0.03       1.6       0.0                          
    0:01:58  110005.4      0.03       1.6       0.0                          
    0:01:59  109865.7      0.03       1.6       0.0                          
    0:01:59  109738.8      0.03       1.6       0.0                          
    0:02:00  109624.7      0.03       1.6       0.0                          
    0:02:00  109620.5      0.03       1.6       0.0                          
    0:02:00  109561.7      0.03       1.6       0.0                          
    0:02:01  109506.6      0.03       1.6       0.0                          
    0:02:02  109448.4      0.03       1.6       0.0                          
    0:02:02  109401.5      0.03       1.6       0.0                          
    0:02:02  109398.9      0.03       1.6       0.0                          
    0:02:03  109398.4      0.03       1.6       0.0                          
    0:02:03  109397.6      0.03       1.6       0.0                          
    0:02:03  109395.7      0.03       1.6       0.0                          
    0:02:04  109393.8      0.03       1.6       0.0                          
    0:02:05  109393.0      0.03       1.6       0.0                          
    0:02:05  109379.2      0.04       1.6       0.0                          
    0:02:06  109378.9      0.04       1.6       0.0                          
    0:02:06  109378.9      0.04       1.6       0.0                          
    0:02:06  109378.9      0.04       1.6       0.0                          
    0:02:06  109378.9      0.04       1.6       0.0                          
    0:02:06  109378.9      0.04       1.6       0.0                          
    0:02:06  109378.9      0.04       1.6       0.0                          
    0:02:06  109390.6      0.03       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109391.7      0.03       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109397.3      0.03       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109402.6      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109406.1      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:07  109411.1      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109417.8      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109426.5      0.03       1.4       0.0 path/genblk1[8].path/path/add_out_reg[31]/D
    0:02:07  109429.5      0.03       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109435.6      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109447.8      0.03       1.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  109449.2      0.03       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109459.5      0.03       1.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  109459.8      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109464.3      0.03       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109468.6      0.03       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109473.1      0.03       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109474.2      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109484.3      0.03       1.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  109486.9      0.03       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109487.7      0.03       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109488.0      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109491.2      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109492.5      0.03       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109494.9      0.02       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109497.8      0.02       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109500.2      0.02       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109503.7      0.02       1.1       0.0 path/genblk1[8].path/path/add_out_reg[31]/D
    0:02:09  109504.8      0.02       1.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  109507.7      0.02       1.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  109508.7      0.02       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109509.5      0.02       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109512.5      0.02       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109512.5      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:09  109514.3      0.02       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109517.8      0.02       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:09  109518.1      0.02       1.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  109522.0      0.02       0.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109522.0      0.02       0.9       0.0 path/genblk1[2].path/path/add_out_reg[31]/D
    0:02:10  109523.4      0.02       0.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109524.2      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:10  109530.3      0.02       0.9       0.0 path/genblk1[13].path/path/add_out_reg[31]/D
    0:02:10  109542.0      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:10  109542.8      0.02       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109544.9      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109545.2      0.02       0.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109546.5      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109549.2      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109552.4      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109558.0      0.02       0.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109558.7      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109559.5      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109559.5      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109561.1      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109562.7      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109563.8      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109567.8      0.02       0.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109572.6      0.02       0.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109573.9      0.02       0.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109579.8      0.02       0.6       0.0 path/genblk1[2].path/path/add_out_reg[31]/D
    0:02:11  109579.8      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:11  109581.6      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109585.6      0.02       0.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109590.7      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109593.9      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109596.3      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109597.1      0.02       0.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109599.2      0.02       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:12  109600.8      0.02       0.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109603.4      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109605.0      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109606.1      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109607.4      0.02       0.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:40:00 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52515.582226
Buf/Inv area:                     3080.013998
Noncombinational area:           57091.844041
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109607.426267
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:40:05 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  30.8238 mW   (88%)
  Net Switching Power  =   4.2665 mW   (12%)
                         ---------
Total Dynamic Power    =  35.0903 mW  (100%)

Cell Leakage Power     =   2.2663 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.8734e+04          646.5131        9.5617e+05        3.0336e+04  (  81.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.0901e+03        3.6200e+03        1.3102e+06        7.0203e+03  (  18.79%)
--------------------------------------------------------------------------------------------------
Total          3.0824e+04 uW     4.2665e+03 uW     2.2663e+06 nW     3.7357e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:40:05 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[8].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri[5]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out[5] (memory_b16_SIZE16_LOGSIZE4_16)
                                                          0.00       0.21 f
  path/genblk1[8].path/Mat_a_Mem/data_out[5] (seqMemory_b16_SIZE16_16)
                                                          0.00       0.21 f
  path/genblk1[8].path/path/in0[5] (mac_b16_g1_8)         0.00       0.21 f
  path/genblk1[8].path/path/mult_21/a[5] (mac_b16_g1_8_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[8].path/path/mult_21/U850/Z (XOR2_X1)      0.08       0.29 f
  path/genblk1[8].path/path/mult_21/U803/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[8].path/path/mult_21/U691/Z (BUF_X1)       0.04       0.37 r
  path/genblk1[8].path/path/mult_21/U1255/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[8].path/path/mult_21/U295/S (FA_X1)        0.13       0.54 f
  path/genblk1[8].path/path/mult_21/U293/S (FA_X1)        0.13       0.67 r
  path/genblk1[8].path/path/mult_21/U292/S (FA_X1)        0.11       0.78 f
  path/genblk1[8].path/path/mult_21/U680/ZN (OR2_X2)      0.06       0.84 f
  path/genblk1[8].path/path/mult_21/U1125/ZN (AOI21_X1)
                                                          0.04       0.89 r
  path/genblk1[8].path/path/mult_21/U1134/ZN (OAI21_X1)
                                                          0.04       0.92 f
  path/genblk1[8].path/path/mult_21/U861/ZN (AOI21_X1)
                                                          0.04       0.96 r
  path/genblk1[8].path/path/mult_21/U1137/ZN (OAI21_X1)
                                                          0.03       1.00 f
  path/genblk1[8].path/path/mult_21/U1130/ZN (AOI21_X1)
                                                          0.04       1.04 r
  path/genblk1[8].path/path/mult_21/U1222/ZN (OAI21_X1)
                                                          0.03       1.07 f
  path/genblk1[8].path/path/mult_21/U852/ZN (AOI21_X1)
                                                          0.04       1.11 r
  path/genblk1[8].path/path/mult_21/U1180/ZN (OAI21_X1)
                                                          0.03       1.14 f
  path/genblk1[8].path/path/mult_21/U1179/ZN (AOI21_X1)
                                                          0.04       1.19 r
  path/genblk1[8].path/path/mult_21/U1241/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[8].path/path/mult_21/U834/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[8].path/path/mult_21/U1263/ZN (OAI21_X1)
                                                          0.04       1.30 f
  path/genblk1[8].path/path/mult_21/U708/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[8].path/path/mult_21/U681/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[8].path/path/mult_21/U763/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[8].path/path/mult_21/U718/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[8].path/path/mult_21/U807/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[8].path/path/mult_21/U809/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[8].path/path/mult_21/U702/ZN (NAND2_X1)
                                                          0.03       1.56 r
  path/genblk1[8].path/path/mult_21/U689/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[8].path/path/mult_21/U812/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[8].path/path/mult_21/U815/ZN (NAND3_X1)
                                                          0.04       1.68 f
  path/genblk1[8].path/path/mult_21/U688/ZN (NAND2_X1)
                                                          0.04       1.71 r
  path/genblk1[8].path/path/mult_21/U715/ZN (NAND3_X1)
                                                          0.04       1.75 f
  path/genblk1[8].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.03       1.78 r
  path/genblk1[8].path/path/mult_21/U827/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[8].path/path/mult_21/U753/ZN (NAND2_X1)
                                                          0.04       1.86 r
  path/genblk1[8].path/path/mult_21/U755/ZN (NAND3_X1)
                                                          0.04       1.90 f
  path/genblk1[8].path/path/mult_21/U759/ZN (NAND2_X1)
                                                          0.03       1.93 r
  path/genblk1[8].path/path/mult_21/U685/ZN (AND3_X1)     0.05       1.98 r
  path/genblk1[8].path/path/mult_21/product[31] (mac_b16_g1_8_DW_mult_tc_1)
                                                          0.00       1.98 r
  path/genblk1[8].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  path/genblk1[8].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
