-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_pmsm_model\uz_pmsm_model_src_uz_pmsm_model_tc.vhd
-- Created: 2024-05-23 13:50:30
-- 
-- Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm_model_src_uz_pmsm_model_tc
-- Source Path: uz_pmsm_model_tc
-- Hierarchy Level: 1
-- 
-- Master clock enable input: clk_enable
-- 
-- enb         : identical to clk_enable
-- enb_1_200_1 : 200x slower than clk with phase 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pmsm_model_src_uz_pmsm_model_tc IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        enb                               :   OUT   std_logic;
        enb_1_200_1                       :   OUT   std_logic
        );
END uz_pmsm_model_src_uz_pmsm_model_tc;


ARCHITECTURE rtl OF uz_pmsm_model_src_uz_pmsm_model_tc IS

  -- Signals
  SIGNAL count200                         : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL comp_1_tmp                       : std_logic;
  SIGNAL phase_1_tmp                      : std_logic;
  SIGNAL phase_1                          : std_logic;
  SIGNAL enb_1_200_1_1                    : std_logic;

BEGIN
  enb <= clk_enable;

  -- Count limited, Unsigned Counter
  --  initial value   = 1
  --  step value      = 1
  --  count to value  = 199
  counter_200_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        count200 <= to_unsigned(16#01#, 8);
      ELSIF clk_enable = '1' THEN
        IF count200 >= to_unsigned(16#C7#, 8) THEN 
          count200 <= to_unsigned(16#00#, 8);
        ELSE 
          count200 <= count200 + to_unsigned(16#01#, 8);
        END IF;
      END IF;
    END IF;
  END PROCESS counter_200_process;


  
  comp_1_tmp <= '1' WHEN count200 = to_unsigned(16#00#, 8) ELSE
      '0';

  phase_1_tmp <= comp_1_tmp AND clk_enable;

  phase_delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        phase_1 <= '1';
      ELSIF clk_enable = '1' THEN
        phase_1 <= phase_1_tmp;
      END IF;
    END IF;
  END PROCESS phase_delay_process;


  enb_1_200_1_1 <= phase_1 AND clk_enable;

  enb_1_200_1 <= enb_1_200_1_1;

END rtl;

