<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$8_INV$173 <= (NOT DI(7) AND NOT DI(3));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_D7S_S_1_OBUF$0 <= ((DI(1) AND DI(0) AND NOT DI(3) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(0) AND DI(3) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(0) AND NOT DI(3) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(6) AND NOT DI(0) AND NOT DI(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP15_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (D7S_D(0) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(6) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(0) AND NOT DI(2) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND DI(7) AND NOT DI(5) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(7) AND DI(5) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND NOT DI(6) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(2) AND NOT DI(3) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(5) AND NOT DI(6) AND NOT DI(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(4) AND DI(7) AND NOT DI(5) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(5) AND DI(0) AND DI(3) AND NOT D7S_D(0)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_D7S_S_2_OBUF$2 <= ((XLXI_1/state(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(7) AND DI(6) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(7) AND DI(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND DI(7) AND DI(6) AND D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(7) AND DI(5) AND DI(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(0) AND DI(2) AND DI(3) AND NOT D7S_D(0) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND DI(7) AND DI(6) AND NOT DI(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(0) AND DI(2) AND DI(3) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND NOT DI(0) AND NOT DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(7) AND DI(5) AND NOT DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND DI(6) AND NOT DI(0) AND DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(2) AND DI(3) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(7) AND DI(5) AND DI(6) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(6) AND DI(3) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(5) AND DI(6) AND DI(3) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(5) AND DI(2) AND DI(3) AND NOT D7S_D(0) AND NOT D7S_D(1)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_D7S_S_6_OBUF$1 <= ((EXP12_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(0) AND DI(2) AND NOT DI(3) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(0) AND DI(2) AND DI(3) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(7) AND DI(5) AND DI(6) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND DI(7) AND NOT DI(5) AND DI(6) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(4) AND NOT DI(5) AND NOT DI(0) AND DI(2) AND DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (D7S_D(0) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND NOT DI(5) AND NOT DI(6) AND D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(7) AND NOT DI(5) AND NOT DI(6) AND NOT DI(2) AND NOT DI(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(4) AND NOT DI(7) AND DI(6) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND NOT DI(7) AND DI(0) AND DI(2) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(7) AND DI(5) AND DI(6) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(4) AND NOT DI(7) AND DI(2) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(4) AND DI(7) AND NOT DI(5) AND DI(6) AND NOT DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND DI(5) AND DI(6) AND DI(0) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0) AND NOT D7S_D(1)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_D7S_S_6_OBUF$3 <= (($OpTx$DEC_D7S_S_6_OBUF$1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(4) AND DI(7) AND NOT DI(5) AND NOT DI(0) AND DI(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0) AND NOT D7S_D(1)));
</td></tr><tr><td>
FDCPE_D7S_D0: FDCPE port map (D7S_D(0),D7S_D_D(0),CLK_DSPL,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D7S_D_D(0) <= (D7S_D(0) AND D7S_D(1) AND D7S_D(2));
</td></tr><tr><td>
FDCPE_D7S_D1: FDCPE port map (D7S_D(1),D7S_D(0),CLK_DSPL,'0','0');
</td></tr><tr><td>
FDCPE_D7S_D2: FDCPE port map (D7S_D(2),D7S_D(1),CLK_DSPL,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
D7S_D(3) <= NOT ((D7S_D(0) AND D7S_D(1) AND D7S_D(2)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(0) <= D7S_S(0)_BUFR;
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(0)_BUFR <= ((EXP23_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND NOT DI(6) AND DI(0) AND NOT DI(2) AND DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(4) AND DI(7) AND NOT DI(5) AND DI(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(0) AND DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND DI(7) AND DI(5) AND NOT DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND DI(7) AND NOT DI(5) AND DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP26_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND DI(7) AND DI(5) AND NOT DI(6) AND NOT DI(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(7) AND NOT DI(5) AND NOT DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(7) AND NOT DI(5) AND DI(0) AND DI(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(5) AND DI(6) AND DI(0) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1) AND NOT $OpTx$$OpTx$FX_DC$8_INV$173)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (D7S_D(0) AND D7S_D(1) AND D7S_D(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(0) AND NOT DI(2) AND DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(5) AND DI(0) AND DI(2) AND DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(0) AND DI(2) AND DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(0) AND NOT DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	D7S_D(1)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(1) <= NOT ((($OpTx$DEC_D7S_S_1_OBUF$0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND NOT DI(0) AND NOT DI(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND DI(5) AND DI(0) AND NOT DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(2) <= (($OpTx$DEC_D7S_S_2_OBUF$2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND NOT DI(4) AND NOT DI(7) AND NOT DI(6) AND NOT DI(0) AND NOT DI(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(3) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(7) AND DI(5) AND NOT DI(6) AND NOT DI(0) AND NOT DI(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(3) AND NOT D7S_D(1)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(3) <= ((EXP21_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(6) AND DI(0) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND DI(5) AND DI(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(5) AND DI(6) AND DI(0) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(5) AND DI(0) AND DI(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(7) AND NOT DI(5) AND NOT DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND NOT DI(0) AND NOT DI(2) AND DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(0) AND NOT DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND DI(7) AND DI(5) AND NOT DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND DI(6) AND D7S_D(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (D7S_D(0) AND D7S_D(1) AND D7S_D(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(0) AND DI(2) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND DI(5) AND DI(6) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(4) AND DI(6) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(4) AND DI(2) AND NOT D7S_D(0) AND NOT D7S_D(1)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(4) <= ((NOT DI(1) AND DI(0) AND NOT DI(2) AND NOT D7S_D(0) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(5) AND NOT DI(6) AND D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND NOT DI(5) AND DI(6) AND D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(7) AND NOT DI(5) AND DI(6) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND DI(4) AND NOT DI(5) AND NOT DI(6) AND NOT DI(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(7) AND NOT DI(5) AND DI(2) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(5) AND NOT DI(6) AND DI(0) AND NOT DI(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (D7S_D(0) AND D7S_D(1) AND D7S_D(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(7) AND NOT DI(3) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(4) AND NOT DI(7) AND D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND DI(0) AND NOT DI(3) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(0) AND NOT DI(3) AND NOT D7S_D(0) AND D7S_D(1)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(5) <= NOT (((D7S_D(0) AND D7S_D(1) AND NOT D7S_D(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(7) AND NOT DI(6) AND D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(6) AND NOT DI(2) AND DI(3) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(2) AND DI(3) AND NOT D7S_D(0) AND D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP19_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(4) AND NOT DI(5) AND D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(7) AND NOT DI(6) AND NOT DI(2) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND DI(6) AND NOT DI(3) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND DI(6) AND D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(7) AND DI(2) AND NOT DI(3) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(3) AND NOT D7S_D(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(7) AND DI(5) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(1) AND DI(7) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DI(5) AND DI(3) AND NOT D7S_D(0) AND NOT D7S_D(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(4) AND NOT DI(5) AND NOT DI(0) AND NOT D7S_D(1))));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(6) <= (($OpTx$DEC_D7S_S_6_OBUF$3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DI(1) AND NOT DI(4) AND NOT DI(5) AND DI(6) AND NOT DI(0) AND DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT D7S_D(0) AND NOT D7S_D(1)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(7) <= '1';
</td></tr><tr><td>
FDCPE_DI0: FDCPE port map (DI(0),DI(1),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DI1: FDCPE port map (DI(1),DI(2),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DI2: FDCPE port map (DI(2),DI(3),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DI3: FDCPE port map (DI(3),DI(4),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DI4: FDCPE port map (DI(4),DI(5),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DI5: FDCPE port map (DI(5),DI(6),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DI6: FDCPE port map (DI(6),DI(7),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DI7: FDCPE port map (DI(7),XLXI_2/reg10b(8),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_XLXI_1/state0: FDCPE port map (XLXI_1/state(0),XLXI_1/state_D(0),CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/state_D(0) <= ((XLXI_1/state(0) AND NOT Reset AND NOT XLXN_10)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/state(1) AND NOT XLXI_1/state(0) AND DI(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND DI(6) AND NOT DI(0) AND NOT DI(2) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Reset AND XLXN_10)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/state(1) AND NOT XLXI_1/state(2) AND DI(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND DI(6) AND NOT DI(0) AND NOT DI(2) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Reset AND XLXN_10)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state(0) AND NOT XLXI_1/state(2) AND DI(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND DI(6) AND NOT DI(0) AND NOT DI(2) AND NOT DI(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Reset AND XLXN_10)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state(1) AND NOT XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state(2) AND NOT DI(1) AND DI(4) AND DI(7) AND DI(5) AND DI(6) AND NOT DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(2) AND NOT DI(3) AND NOT Reset AND XLXN_10));
</td></tr><tr><td>
FDCPE_XLXI_1/state1: FDCPE port map (XLXI_1/state(1),XLXI_1/state_D(1),CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/state_D(1) <= ((XLXI_1/state(1) AND NOT Reset AND NOT XLXN_10)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/state(1) AND NOT XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/state(2) AND DI(1) AND NOT DI(4) AND NOT DI(7) AND NOT DI(5) AND DI(6) AND NOT DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(2) AND NOT DI(3) AND NOT Reset)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state(1) AND XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state(2) AND DI(1) AND NOT DI(4) AND NOT DI(7) AND DI(5) AND NOT DI(6) AND DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(2) AND NOT DI(3) AND NOT Reset AND XLXN_10)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state(1) AND XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/state(2) AND NOT DI(1) AND DI(4) AND DI(7) AND DI(5) AND DI(6) AND NOT DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(2) AND NOT DI(3) AND NOT Reset AND XLXN_10));
</td></tr><tr><td>
FDCPE_XLXI_1/state2: FDCPE port map (XLXI_1/state(2),XLXI_1/state_D(2),CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/state_D(2) <= ((XLXI_1/state(2) AND NOT Reset AND NOT XLXN_10)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state(1) AND XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state(2) AND DI(1) AND NOT DI(4) AND NOT DI(7) AND DI(5) AND NOT DI(6) AND DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(2) AND NOT DI(3) AND NOT Reset)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state(1) AND NOT XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state(2) AND NOT DI(1) AND DI(4) AND DI(7) AND DI(5) AND DI(6) AND NOT DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(2) AND NOT DI(3) AND NOT Reset)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/state(1) AND XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/state(2) AND DI(1) AND NOT DI(4) AND NOT DI(7) AND DI(5) AND NOT DI(6) AND DI(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DI(2) AND NOT DI(3) AND NOT Reset AND XLXN_10));
</td></tr><tr><td>
FTCPE_XLXI_2/Cnt0: FTCPE port map (XLXI_2/Cnt(0),'1',NOT PS2_CLK,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');
</td></tr><tr><td>
FTCPE_XLXI_2/Cnt1: FTCPE port map (XLXI_2/Cnt(1),XLXI_2/Cnt(0),NOT PS2_CLK,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT <= (NOT Reset AND NOT XLXN_10);
</td></tr><tr><td>
FTCPE_XLXI_2/Cnt2: FTCPE port map (XLXI_2/Cnt(2),XLXI_2/Cnt_T(2),NOT PS2_CLK,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/Cnt_T(2) <= (XLXI_2/Cnt(0) AND XLXI_2/Cnt(1));
</td></tr><tr><td>
FTCPE_XLXI_2/Cnt3: FTCPE port map (XLXI_2/Cnt(3),XLXI_2/Cnt_T(3),NOT PS2_CLK,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/Cnt_T(3) <= (XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2));
</td></tr><tr><td>
FDCPE_XLXI_2/reg10b8: FDCPE port map (XLXI_2/reg10b(8),XLXI_2/reg10b(9),NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/reg10b9: FDCPE port map (XLXI_2/reg10b(9),PS2_DATA,NOT PS2_CLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_10: FDCPE port map (XLXN_10,XLXN_10_D,CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_10_D <= (XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND NOT XLXI_2/Cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(3));
</td></tr><tr><td>
</td></tr><tr><td>
Y <= (XLXI_1/state(1) AND NOT XLXI_1/state(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state(2));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
