<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>conv_1</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>conv_1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>40.00</TargetClockPeriod>
<ClockUncertainty>5.00</ClockUncertainty>
<EstimatedClockPeriod>36.162</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2899417</Best-caseLatency>
<Average-caseLatency>2899417</Average-caseLatency>
<Worst-caseLatency>2899417</Worst-caseLatency>
<PipelineInitiationInterval>2899418</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Row_Loop>
<Name>Row_Loop</Name>
<TripCount>26</TripCount>
<Latency>2899416</Latency>
<IterationLatency>111516</IterationLatency>
<PipelineDepth>111516</PipelineDepth>
<Col_Loop>
<Name>Col_Loop</Name>
<TripCount>26</TripCount>
<Latency>111514</Latency>
<IterationLatency>4289</IterationLatency>
<PipelineDepth>4289</PipelineDepth>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>132</Latency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<W_Col_Loop>
<Name>W_Col_Loop</Name>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Chan_Loop>
<Name>Chan_Loop</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Chan_Loop>
</W_Col_Loop>
</W_Row_Loop>
</Col_Loop>
</Row_Loop>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<DSP48E>5</DSP48E>
<FF>6558</FF>
<LUT>14287</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_input_address0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_ce0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_q0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_address0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_ce0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_we0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_d0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
