// Seed: 3701182558
module module_0 (
    output wire id_0
);
  always begin : LABEL_0
    $clog2(19);
    ;
  end
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    input wor id_9,
    output supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input tri0 id_15,
    input wire id_16,
    input tri id_17,
    input supply0 id_18,
    input supply0 id_19,
    output uwire id_20,
    output wand id_21
);
  logic id_23 = {1{id_9}};
  module_0 modCall_1 (id_20);
  assign modCall_1.id_0 = 0;
  logic id_24;
endmodule
