<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Demo 1: stRCC_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Demo 1<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">Dual STM32F401CC based system with UART communication and LCD interface for controlling and displaying date, time, and stopwatch functionalities.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structst_r_c_c__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">stRCC_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>RCC (Reset and Clock Control) Register Map.  
 <a href="structst_r_c_c__t.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a07e7dc6c28bc00c7baf3531357df37d7"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a07e7dc6c28bc00c7baf3531357df37d7">CR</a></td></tr>
<tr class="separator:a07e7dc6c28bc00c7baf3531357df37d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b93e1e8ed279f8d5bd029d2f04879f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#af0b93e1e8ed279f8d5bd029d2f04879f">PLLCFGR</a></td></tr>
<tr class="separator:af0b93e1e8ed279f8d5bd029d2f04879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4756b31bb8f0a0ed1b97505231239e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a4a4756b31bb8f0a0ed1b97505231239e">CFGR</a></td></tr>
<tr class="separator:a4a4756b31bb8f0a0ed1b97505231239e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355b49d0ba62fc14681cde1fc7b152d6"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a355b49d0ba62fc14681cde1fc7b152d6">CIR</a></td></tr>
<tr class="separator:a355b49d0ba62fc14681cde1fc7b152d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb016af8f183eb2ef10b9301c17b9f99"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#aeb016af8f183eb2ef10b9301c17b9f99">AHB1RSTR</a></td></tr>
<tr class="separator:aeb016af8f183eb2ef10b9301c17b9f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78239983020f1a832aa3d4fcfe55b492"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a78239983020f1a832aa3d4fcfe55b492">AHB2RSTR</a></td></tr>
<tr class="separator:a78239983020f1a832aa3d4fcfe55b492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a366d764f5e4b9895324692e053186"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a13a366d764f5e4b9895324692e053186">RESERVED_0</a></td></tr>
<tr class="separator:a13a366d764f5e4b9895324692e053186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4223c57d0482b727a5f6d0881d4164c7"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a4223c57d0482b727a5f6d0881d4164c7">RESERVED_1</a></td></tr>
<tr class="separator:a4223c57d0482b727a5f6d0881d4164c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da711ac5d7ccb682886f6b213aa7705"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a5da711ac5d7ccb682886f6b213aa7705">APB1RSTR</a></td></tr>
<tr class="separator:a5da711ac5d7ccb682886f6b213aa7705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7decb73287881fd394871b0739e7fb75"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a7decb73287881fd394871b0739e7fb75">APB2RSTR</a></td></tr>
<tr class="separator:a7decb73287881fd394871b0739e7fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcac57bed5586142b46ac3855ad288e5"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#afcac57bed5586142b46ac3855ad288e5">RESERVED_2</a></td></tr>
<tr class="separator:afcac57bed5586142b46ac3855ad288e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a364c0428da93cf6aa233997a1fecbf"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a1a364c0428da93cf6aa233997a1fecbf">RESERVED_3</a></td></tr>
<tr class="separator:a1a364c0428da93cf6aa233997a1fecbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e5296e67b743a8a965b09d5a8ec7da"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a73e5296e67b743a8a965b09d5a8ec7da">AHB1ENR</a></td></tr>
<tr class="separator:a73e5296e67b743a8a965b09d5a8ec7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8c416343b045cb9a22678c221a2456"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a8b8c416343b045cb9a22678c221a2456">AHB2ENR</a></td></tr>
<tr class="separator:a8b8c416343b045cb9a22678c221a2456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde1e45e6571c17cda4911dec453a1bc"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#afde1e45e6571c17cda4911dec453a1bc">RESERVED_4</a></td></tr>
<tr class="separator:afde1e45e6571c17cda4911dec453a1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c102efd507f4eb0d89897daf6ec6cb2"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a0c102efd507f4eb0d89897daf6ec6cb2">RESERVED_5</a></td></tr>
<tr class="separator:a0c102efd507f4eb0d89897daf6ec6cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00155709e553be24b169c092897fbf2c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a00155709e553be24b169c092897fbf2c">APB1ENR</a></td></tr>
<tr class="separator:a00155709e553be24b169c092897fbf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae4b1359450f7f5fc7cdeb6cbcba1a3"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a4ae4b1359450f7f5fc7cdeb6cbcba1a3">APB2ENR</a></td></tr>
<tr class="separator:a4ae4b1359450f7f5fc7cdeb6cbcba1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69fc93d4780196cbc362d8697057364"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#ad69fc93d4780196cbc362d8697057364">AHB1LPENR</a></td></tr>
<tr class="separator:ad69fc93d4780196cbc362d8697057364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78679c3f914bf4896b57ad015573ea2a"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a78679c3f914bf4896b57ad015573ea2a">AHB2LPENR</a></td></tr>
<tr class="separator:a78679c3f914bf4896b57ad015573ea2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a81c96fabae8218346015b42357dde3"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a8a81c96fabae8218346015b42357dde3">APB1LPENR</a></td></tr>
<tr class="separator:a8a81c96fabae8218346015b42357dde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188b5d2bbd0dd752968257c077f1db07"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a188b5d2bbd0dd752968257c077f1db07">APB2LPENR</a></td></tr>
<tr class="separator:a188b5d2bbd0dd752968257c077f1db07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10287e48beec5e02d98c93a2c2ec2cb9"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a10287e48beec5e02d98c93a2c2ec2cb9">BDCR</a></td></tr>
<tr class="separator:a10287e48beec5e02d98c93a2c2ec2cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c09bd3c428ec4d8983d3fff38a19b02"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a1c09bd3c428ec4d8983d3fff38a19b02">CSR</a></td></tr>
<tr class="separator:a1c09bd3c428ec4d8983d3fff38a19b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a964dddb9910b329b6d85cef69a37"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a5d4a964dddb9910b329b6d85cef69a37">SSCGR</a></td></tr>
<tr class="separator:a5d4a964dddb9910b329b6d85cef69a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905e54d37fa9bac79aa5c706877a97a8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a905e54d37fa9bac79aa5c706877a97a8">PLLI2SCFGR</a></td></tr>
<tr class="separator:a905e54d37fa9bac79aa5c706877a97a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3a58d253fb54bdeff080f70bb6e7bb"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#a7e3a58d253fb54bdeff080f70bb6e7bb">PLLSAICFGR</a></td></tr>
<tr class="separator:a7e3a58d253fb54bdeff080f70bb6e7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84107c95aa0cbdbe8327ce93a499afa"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structst_r_c_c__t.html#ae84107c95aa0cbdbe8327ce93a499afa">DCKCFGR</a></td></tr>
<tr class="separator:ae84107c95aa0cbdbe8327ce93a499afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>RCC (Reset and Clock Control) Register Map. </p>
<dl class="section user"><dt>This struct represents the register map for the RCC (Reset and Clock Control)</dt><dd>module of the STM32F401 microcontroller. The RCC module is responsible for controlling and configuring the system and peripheral clocks.</dd></dl>
<dl class="section user"><dt>The struct contains members corresponding to various registers within the RCC</dt><dd>module, each controlling different aspects of clock configuration and peripheral control. These registers include clock control, PLL configuration, clock configuration, interrupt control, peripheral reset, peripheral clock enable, low-power peripheral clock enable, backup domain control, clock control and status, spread spectrum clock generation, PLLI2S configuration, PLLSAI configuration, and dedicated clock configuration. </dd></dl>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a73e5296e67b743a8a965b09d5a8ec7da" name="a73e5296e67b743a8a965b09d5a8ec7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e5296e67b743a8a965b09d5a8ec7da">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 Peripheral Clock Enable Register </p>

</div>
</div>
<a id="ad69fc93d4780196cbc362d8697057364" name="ad69fc93d4780196cbc362d8697057364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69fc93d4780196cbc362d8697057364">&#9670;&#160;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 Peripheral Clock Enable in Low Power Mode Register </p>

</div>
</div>
<a id="aeb016af8f183eb2ef10b9301c17b9f99" name="aeb016af8f183eb2ef10b9301c17b9f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb016af8f183eb2ef10b9301c17b9f99">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 Peripheral Reset Register </p>

</div>
</div>
<a id="a8b8c416343b045cb9a22678c221a2456" name="a8b8c416343b045cb9a22678c221a2456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8c416343b045cb9a22678c221a2456">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 Peripheral Clock Enable Register </p>

</div>
</div>
<a id="a78679c3f914bf4896b57ad015573ea2a" name="a78679c3f914bf4896b57ad015573ea2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78679c3f914bf4896b57ad015573ea2a">&#9670;&#160;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 Peripheral Clock Enable in Low Power Mode Register </p>

</div>
</div>
<a id="a78239983020f1a832aa3d4fcfe55b492" name="a78239983020f1a832aa3d4fcfe55b492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78239983020f1a832aa3d4fcfe55b492">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 Peripheral Reset Register </p>

</div>
</div>
<a id="a00155709e553be24b169c092897fbf2c" name="a00155709e553be24b169c092897fbf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00155709e553be24b169c092897fbf2c">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripheral Clock Enable Register </p>

</div>
</div>
<a id="a8a81c96fabae8218346015b42357dde3" name="a8a81c96fabae8218346015b42357dde3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a81c96fabae8218346015b42357dde3">&#9670;&#160;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripheral Clock Enable in Low Power Mode Register </p>

</div>
</div>
<a id="a5da711ac5d7ccb682886f6b213aa7705" name="a5da711ac5d7ccb682886f6b213aa7705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da711ac5d7ccb682886f6b213aa7705">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripheral Reset Register </p>

</div>
</div>
<a id="a4ae4b1359450f7f5fc7cdeb6cbcba1a3" name="a4ae4b1359450f7f5fc7cdeb6cbcba1a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae4b1359450f7f5fc7cdeb6cbcba1a3">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 Peripheral Clock Enable Register </p>

</div>
</div>
<a id="a188b5d2bbd0dd752968257c077f1db07" name="a188b5d2bbd0dd752968257c077f1db07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a188b5d2bbd0dd752968257c077f1db07">&#9670;&#160;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 Peripheral Clock Enable in Low Power Mode Register </p>

</div>
</div>
<a id="a7decb73287881fd394871b0739e7fb75" name="a7decb73287881fd394871b0739e7fb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7decb73287881fd394871b0739e7fb75">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 Peripheral Reset Register </p>

</div>
</div>
<a id="a10287e48beec5e02d98c93a2c2ec2cb9" name="a10287e48beec5e02d98c93a2c2ec2cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10287e48beec5e02d98c93a2c2ec2cb9">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup Domain Control Register </p>

</div>
</div>
<a id="a4a4756b31bb8f0a0ed1b97505231239e" name="a4a4756b31bb8f0a0ed1b97505231239e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4756b31bb8f0a0ed1b97505231239e">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Configuration Register </p>

</div>
</div>
<a id="a355b49d0ba62fc14681cde1fc7b152d6" name="a355b49d0ba62fc14681cde1fc7b152d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355b49d0ba62fc14681cde1fc7b152d6">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Interrupt Register </p>

</div>
</div>
<a id="a07e7dc6c28bc00c7baf3531357df37d7" name="a07e7dc6c28bc00c7baf3531357df37d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e7dc6c28bc00c7baf3531357df37d7">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Control Register </p>

</div>
</div>
<a id="a1c09bd3c428ec4d8983d3fff38a19b02" name="a1c09bd3c428ec4d8983d3fff38a19b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c09bd3c428ec4d8983d3fff38a19b02">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Control &amp; Status Register </p>

</div>
</div>
<a id="ae84107c95aa0cbdbe8327ce93a499afa" name="ae84107c95aa0cbdbe8327ce93a499afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84107c95aa0cbdbe8327ce93a499afa">&#9670;&#160;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Dedicated Clock Configuration Register </p>

</div>
</div>
<a id="af0b93e1e8ed279f8d5bd029d2f04879f" name="af0b93e1e8ed279f8d5bd029d2f04879f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b93e1e8ed279f8d5bd029d2f04879f">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL Configuration Register </p>

</div>
</div>
<a id="a905e54d37fa9bac79aa5c706877a97a8" name="a905e54d37fa9bac79aa5c706877a97a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905e54d37fa9bac79aa5c706877a97a8">&#9670;&#160;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLI2S Configuration Register </p>

</div>
</div>
<a id="a7e3a58d253fb54bdeff080f70bb6e7bb" name="a7e3a58d253fb54bdeff080f70bb6e7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3a58d253fb54bdeff080f70bb6e7bb">&#9670;&#160;</a></span>PLLSAICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::PLLSAICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLSAI Configuration Register </p>

</div>
</div>
<a id="a13a366d764f5e4b9895324692e053186" name="a13a366d764f5e4b9895324692e053186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a366d764f5e4b9895324692e053186">&#9670;&#160;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="a4223c57d0482b727a5f6d0881d4164c7" name="a4223c57d0482b727a5f6d0881d4164c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4223c57d0482b727a5f6d0881d4164c7">&#9670;&#160;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::RESERVED_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="afcac57bed5586142b46ac3855ad288e5" name="afcac57bed5586142b46ac3855ad288e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcac57bed5586142b46ac3855ad288e5">&#9670;&#160;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::RESERVED_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="a1a364c0428da93cf6aa233997a1fecbf" name="a1a364c0428da93cf6aa233997a1fecbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a364c0428da93cf6aa233997a1fecbf">&#9670;&#160;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::RESERVED_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="afde1e45e6571c17cda4911dec453a1bc" name="afde1e45e6571c17cda4911dec453a1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde1e45e6571c17cda4911dec453a1bc">&#9670;&#160;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::RESERVED_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="a0c102efd507f4eb0d89897daf6ec6cb2" name="a0c102efd507f4eb0d89897daf6ec6cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c102efd507f4eb0d89897daf6ec6cb2">&#9670;&#160;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::RESERVED_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="a5d4a964dddb9910b329b6d85cef69a37" name="a5d4a964dddb9910b329b6d85cef69a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4a964dddb9910b329b6d85cef69a37">&#9670;&#160;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stRCC_t::SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Spread Spectrum Clock Generation Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/MCAL/RCC.c</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7
</small></address>
</body>
</html>
