------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
------------

entity DrinksFSM is
					port(clk    : in std_logic;
						  reset  : in std_logic;
						  V		: in std_logic;
						  C		: in std_logic;
						  Drink	: out std_logic);
end DrinksFSM;
-------------
architecture Shell of DrinksFSM is
	type state_type is(SO, S1, S2, S3, S4, S5, S6, S7);
	Signal s_pstate, state_next : state_type;
begin
		sinc: process(clk)
					begin
						if(rising_edge(clk)) then
							if(reset = '1') then
							s_pstate <= '0';
							Drink		<= '0';
						else
							s_pstate <= state_next;
						end if;
					end if;
				end process;
		
		comb : process(C, V, s_pstate)
						begin
							
							case s_pstate is
								when S0 =>
									Drink <= '0'
									if( V = '1') then
										state_next <= S1;
									else
									  if( C = '1')
											state_next <= S2;
										else
											state_next <= S0;
										end if;
									end if;
								when S1 =>
									Drink <= '0';
									if()
										


end Shell;
---------