## Make Files
---
```make
	target... : prequisites ...
		recipe ...
```

- Just allows you to make some rules on how you want to build programs from your source files.
- Instructions are followed and defined by the programmer all following the make file rules.
- $@ - represents the target,
- $< , $^ - represents the dependecies
