diff --git a/bcm2711-rpi-4-b.dts.orig b/bcm2711-rpi-4-b.dts
index 8c0ab39..e612376 100644
--- a/arch/arm/boot/dts/bcm2711-rpi-4-b.dts
+++ b/arch/arm/boot/dts/bcm2711-rpi-4-b.dts
@@ -324,28 +324,64 @@
 };
 
 &spi0 {
+	status = "okay";
+	
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi0_pins &spi0_cs_pins>;
+	
 	cs-gpios = <&gpio 8 1>, <&gpio 7 1>;
-
-	spidev0: spidev@0{
-		compatible = "spidev";
-		reg = <0>;	/* CE0 */
-		#address-cells = <1>;
-		#size-cells = <0>;
-		spi-max-frequency = <125000000>;
-	};
-
-	spidev1: spidev@1{
-		compatible = "spidev";
-		reg = <1>;	/* CE1 */
-		#address-cells = <1>;
-		#size-cells = <0>;
-		spi-max-frequency = <125000000>;
-	};
+	
+	spidev0: spidev@0 { status = "disabled"; };
+	spidev1: spidev@1 { status = "disabled"; };
+
+    	/* TFT35A LCD (ILI9486) */
+    	tft35a: tft35a@0 {
+        	compatible = "ilitek,ili9486";
+		reg = <0>;
+		
+		pinctrl-names = "default";
+        	pinctrl-0 = <&tft35a_pins>;
+        	
+        	spi-max-frequency = <16000000>;
+        	txbuflen = <0x8000>;
+
+        	reset-gpios = <&gpio 25 1>;
+        	dc-gpios = <&gpio 24 0>;
+        	
+        	rotate = <270>;
+        	bgr = <0>;
+        	fps = <30>;
+        	buswidth = <8>;
+        	regwidth = <16>;
+        	
+        	debug = <0>;
+        	
+        	init = <
+		    0x10000f1 0x36 0x04 0x00 0x3c 0x0f 0x8f
+		    0x10000f2 0x18 0xa3 0x12 0x02 0xb2 0x12 0xff 0x10 0x00
+		    0x10000f8 0x21 0x04
+		    0x10000f9 0x00 0x08
+		    0x1000036 0x08
+		    0x10000b4 0x00
+		    0x10000c1 0x41
+		    0x10000c5 0x00 0x91 0x80 0x00
+		    0x10000e0 0x0f 0x1f 0x1c 0x0c 0x0f 0x08 0x48 0x98 0x37 0x0a 0x13 0x04 0x11 0x0d 0x00
+		    0x10000e1 0x0f 0x32 0x2e 0x0b 0x0d 0x05 0x47 0x75 0x37 0x06 0x10 0x03 0x24 0x20 0x00
+		    0x100003a 0x55
+		    0x1000011
+		    0x1000036 0x28
+		    0x20000ff
+		    0x1000029
+        	>;
+    	};
 };
 
 &gpio {
+	tft35a_pins: tft35a_pins {
+		brcm,pins = <25 24>;
+		brcm,function = <0 0>;
+	};
+	
 	spi0_pins: spi0_pins {
 		brcm,pins = <9 10 11>;
 		brcm,function = <BCM2835_FSEL_ALT0>;
