verilog xil_defaultlib "./../../../bd/hdmi/ipshared/digilentinc.com/axi_dynclk_v1_0/src/mmcme2_drp.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog generic_baseblocks_v2_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_infrastructure_v1_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_infrastructure_v1_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_infrastructure_v1_1_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_register_slice_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_register_slice_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_data_fifo_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_data_fifo_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_data_fifo_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_data_fifo_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_data_fifo_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_data_fifo_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_crossbar_v2_1_7 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_xbar_0/sim/hdmi_xbar_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_vdma_v6_2_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_vdma_v6_2_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_vdma_v6_2_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_vdma_v6_2_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_vdma_v6_2_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_vdma_v6_2_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_vdma_v6_2_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_xbar_1/sim/hdmi_xbar_1.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_ctrl_addr_decode.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_ctrl_read.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_ctrl_reg.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_ctrl_reg_bank.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_ctrl_top.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_ctrl_write.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_ar_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_aw_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_b_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_cmd_arbiter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_cmd_fsm.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_cmd_translator.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_incr_cmd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_r_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_simple_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_wrap_cmd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_wr_cmd_fsm.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_axi_mc_w_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_axic_register_slice.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_axi_register_slice.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_axi_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_a_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_carry_and.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_carry_latch_and.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_carry_latch_or.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_carry_or.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_command_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_comparator.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_comparator_sel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_comparator_sel_static.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_r_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_4_ddr_w_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_4_clk_ibuf.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_4_infrastructure.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_4_iodelay_ctrl.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_4_tempmon.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_arb_mux.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_arb_row_col.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_arb_select.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_bank_cntrl.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_bank_common.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_bank_compare.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_bank_mach.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_bank_queue.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_bank_state.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_col_mach.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_mc.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_rank_cntrl.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_rank_common.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_rank_mach.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_4_round_robin_arb.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v2_4_ecc_buf.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v2_4_ecc_dec_fix.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v2_4_ecc_gen.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v2_4_ecc_merge_enc.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v2_4_fi_xor.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_4_memc_ui_top_axi.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_4_mem_intfc.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_byte_group_io.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_byte_lane.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_calib_top.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_if_post_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_mc_phy.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_mc_phy_wrapper.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_of_pre_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_4lanes.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ck_addr_cmd_delay.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_dqs_found_cal.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_dqs_found_cal_hr.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_init.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ocd_cntlr.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ocd_data.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ocd_edge.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ocd_lim.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ocd_mux.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ocd_po_cntlr.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_ocd_samp.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_oclkdelay_cal.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_prbs_rdlvl.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_rdlvl.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_tempmon.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_top.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_wrcal.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_wrlvl.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_phy_wrlvl_off_delay.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_ddr_prbs_gen.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_poc_cc.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_poc_edge_store.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_poc_meta.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_poc_pd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_poc_tap_base.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_4_poc_top.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_4_ui_cmd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_4_ui_rd_data.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_4_ui_top.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_4_ui_wr_data.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig_sim.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog v_vid_in_axi4s_v4_0_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog v_vid_in_axi4s_v4_0_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog v_vid_in_axi4s_v4_0_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog v_axi4s_vid_out_v4_0_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog v_axi4s_vid_out_v4_0_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog v_axi4s_vid_out_v4_0_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog v_axi4s_vid_out_v4_0_0 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/sim/hdmi_v_axi4s_vid_out_0_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/sim/hdmi_v_vid_in_axi4s_0_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/hdl/AXI_to_colorIP_v1_0_S00_AXI.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/hdl/AXI_to_colorIP_v1_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_AXI_to_colorIP_0_1/sim/hdmi_AXI_to_colorIP_0_1.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ipshared/xilinx.com/color_mk2_v1_44/hdl/color_mk2_v1_0_S00_AXIS.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ipshared/xilinx.com/color_mk2_v1_44/hdl/color_mk2_v1_0_M00_AXIS.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ipshared/xilinx.com/color_mk2_v1_44/hdl/color_mk2_v1_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_color_mk2_0_1/sim/hdmi_color_mk2_0_1.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_s00_regslice_0/sim/hdmi_s00_regslice_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_s01_regslice_0/sim/hdmi_s01_regslice_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_s02_regslice_0/sim/hdmi_s02_regslice_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_s02_data_fifo_0/sim/hdmi_s02_data_fifo_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_s03_regslice_0/sim/hdmi_s03_regslice_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_s03_data_fifo_0/sim/hdmi_s03_data_fifo_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_m00_regslice_0/sim/hdmi_m00_regslice_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_protocol_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_clock_converter_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_clock_converter_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_clock_converter_v2_1_5 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog axi_dwidth_converter_v2_1_6 "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_auto_ds_0/sim/hdmi_auto_ds_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_auto_rs_w_0/sim/hdmi_auto_rs_w_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_auto_us_df_0/sim/hdmi_auto_us_df_0.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_auto_us_df_1/sim/hdmi_auto_us_df_1.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_auto_us_df_2/sim/hdmi_auto_us_df_2.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"
verilog xil_defaultlib "./../../../bd/hdmi/ip/hdmi_auto_us_df_3/sim/hdmi_auto_us_df_3.v" --include "./../../../../hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_to_colorip_v1_1/drivers/AXI_to_colorIP_v1_0/src" --include "./../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "./../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog"

verilog xil_defaultlib "glbl.v"

nosort
