// Seed: 2968132232
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input id_6,
    output id_7
);
  logic id_8;
  assign id_2 = 1'h0;
  assign id_8 = id_1;
  assign id_7 = 1 ? id_8 : id_8;
endmodule
