$date
	Thu Sep  6 15:28:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbor $end
$scope module tbor $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # w $end
$var wire 1 $ y $end
$scope module obj $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 % gnd $end
$var wire 1 & vdd $end
$var wire 1 ' w $end
$var wire 1 # y $end
$upscope $end
$scope module obj1 $end
$var wire 1 # a $end
$var wire 1 ( gnd $end
$var wire 1 ) vdd $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
1'
1&
0%
0$
1#
0"
0!
$end
#20
1$
0#
1"
#30
0"
z'
1!
#40
1"
