{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 17:57:44 2021 " "Info: Processing started: Thu Mar 18 17:57:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off out_set_reg -c out_set_reg " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off out_set_reg -c out_set_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "data_in\[9\] " "Info: Assuming node \"data_in\[9\]\" is an undefined clock" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[9\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "data_in\[8\] " "Info: Assuming node \"data_in\[8\]\" is an undefined clock" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "data_in\[10\] " "Info: Assuming node \"data_in\[10\]\" is an undefined clock" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "data_in\[12\] " "Info: Assuming node \"data_in\[12\]\" is an undefined clock" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "data_in\[11\] " "Info: Assuming node \"data_in\[11\]\" is an undefined clock" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[11\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SYS_CLK " "Info: Assuming node \"SYS_CLK\" is an undefined clock" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 416 -32 136 432 "SYS_CLK" "" } } } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[3\]~21 " "Info: Detected gated clock \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[3\]~21\" as buffer" {  } { { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[3\]~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[2\]~20 " "Info: Detected gated clock \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[2\]~20\" as buffer" {  } { { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[2\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~18 " "Info: Detected gated clock \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~18\" as buffer" {  } { { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out " "Info: Detected ripple clock \"control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out\" as buffer" {  } { { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out " "Info: Detected ripple clock \"control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out\" as buffer" {  } { { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[1\]~19 " "Info: Detected gated clock \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[1\]~19\" as buffer" {  } { { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[1\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~16 " "Info: Detected gated clock \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~16\" as buffer" {  } { { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_dir:DEC_for_dir_1\|strob_out_to_reg\[0\]~4 " "Info: Detected gated clock \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_dir:DEC_for_dir_1\|strob_out_to_reg\[0\]~4\" as buffer" {  } { { "DEC_for_dir.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_dir.sv" 7 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_dir:DEC_for_dir_1\|strob_out_to_reg\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~17 " "Info: Detected gated clock \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~17\" as buffer" {  } { { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "data_in\[9\] " "Info: No valid register-to-register data paths exist for clock \"data_in\[9\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "data_in\[8\] " "Info: No valid register-to-register data paths exist for clock \"data_in\[8\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "data_in\[10\] " "Info: No valid register-to-register data paths exist for clock \"data_in\[10\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "data_in\[12\] " "Info: No valid register-to-register data paths exist for clock \"data_in\[12\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "data_in\[11\] " "Info: No valid register-to-register data paths exist for clock \"data_in\[11\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SYS_CLK register register control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out 166.67 MHz Internal " "Info: Clock \"SYS_CLK\" Internal fmax is restricted to 166.67 MHz between source register \"control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out\" and destination register \"control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.0 ns 3.0 ns 6.0 ns " "Info: fmax restricted to Clock High delay (3.0 ns) plus Clock Low delay (3.0 ns) : restricted to 6.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns + Longest register register " "Info: + Longest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out 1 REG LC2_A17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_A17; Fanout = 3; REG Node = 'control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out } "NODE_NAME" } } { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.900 ns) 1.100 ns control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out 2 REG LC3_A17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.900 ns) = 1.100 ns; Loc. = LC3_A17; Fanout = 2; REG Node = 'control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 81.82 % ) " "Info: Total cell delay = 0.900 ns ( 81.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 18.18 % ) " "Info: Total interconnect delay = 0.200 ns ( 18.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out {} } { 0.000ns 0.200ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 3.500 ns + Shortest register " "Info: + Shortest clock path from clock \"SYS_CLK\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns SYS_CLK 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'SYS_CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 416 -32 136 432 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out 2 REG LC3_A17 2 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC3_A17; Fanout = 2; REG Node = 'control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_3\|Q_out'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK source 3.500 ns - Longest register " "Info: - Longest clock path from clock \"SYS_CLK\" to source register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns SYS_CLK 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'SYS_CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 416 -32 136 432 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out 2 REG LC2_A17 3 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC2_A17; Fanout = 3; REG Node = 'control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_2\|Q_out'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out } "NODE_NAME" } } { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out {} } { 0.000ns 0.200ns } { 0.000ns 0.900ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out {} } {  } {  } "" } } { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1\|Q_out data_in\[14\] SYS_CLK 4.200 ns register " "Info: tsu for register \"control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1\|Q_out\" (data pin = \"data_in\[14\]\", clock pin = \"SYS_CLK\") is 4.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest pin register " "Info: + Longest pin to register delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.700 ns) 3.700 ns data_in\[14\] 1 PIN PIN_206 1 " "Info: 1: + IC(0.000 ns) + CELL(3.700 ns) = 3.700 ns; Loc. = PIN_206; Fanout = 1; PIN Node = 'data_in\[14\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[14] } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.900 ns) 7.000 ns control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1\|Q_out 2 REG LC5_A17 1 " "Info: 2: + IC(2.400 ns) + CELL(0.900 ns) = 7.000 ns; Loc. = LC5_A17; Fanout = 1; REG Node = 'control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1\|Q_out'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { data_in[14] control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out } "NODE_NAME" } } { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 65.71 % ) " "Info: Total cell delay = 4.600 ns ( 65.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 34.29 % ) " "Info: Total interconnect delay = 2.400 ns ( 34.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { data_in[14] control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { data_in[14] {} data_in[14]~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 3.700ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 3.500 ns - Shortest register " "Info: - Shortest clock path from clock \"SYS_CLK\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns SYS_CLK 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'SYS_CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 416 -32 136 432 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1\|Q_out 2 REG LC5_A17 1 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC5_A17; Fanout = 1; REG Node = 'control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1\|Q_out'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out } "NODE_NAME" } } { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { data_in[14] control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { data_in[14] {} data_in[14]~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 3.700ns 0.900ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SYS_CLK control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { SYS_CLK {} SYS_CLK~out {} control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "data_in\[8\] data_5_1\[5\] reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0\|Q\[0\] 24.400 ns register " "Info: tco from clock \"data_in\[8\]\" to destination pin \"data_5_1\[5\]\" through register \"reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0\|Q\[0\]\" is 24.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "data_in\[8\] source 11.400 ns + Longest register " "Info: + Longest clock path from clock \"data_in\[8\]\" to source register is 11.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns data_in\[8\] 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'data_in\[8\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[8] } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.500 ns) 5.500 ns control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~18 2 COMB LC1_A5 1 " "Info: 2: + IC(1.800 ns) + CELL(1.500 ns) = 5.500 ns; Loc. = LC1_A5; Fanout = 1; COMB Node = 'control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~18'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { data_in[8] control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~18 } "NODE_NAME" } } { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 8.800 ns control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_dir:DEC_for_dir_1\|strob_out_to_reg\[0\]~4 3 COMB LC4_A17 4 " "Info: 3: + IC(1.900 ns) + CELL(1.400 ns) = 8.800 ns; Loc. = LC4_A17; Fanout = 4; COMB Node = 'control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_dir:DEC_for_dir_1\|strob_out_to_reg\[0\]~4'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~18 control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_dir:DEC_for_dir_1|strob_out_to_reg[0]~4 } "NODE_NAME" } } { "DEC_for_dir.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_dir.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.000 ns) 11.400 ns reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0\|Q\[0\] 4 REG LC1_C3 8 " "Info: 4: + IC(2.600 ns) + CELL(0.000 ns) = 11.400 ns; Loc. = LC1_C3; Fanout = 8; REG Node = 'reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0\|Q\[0\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_dir:DEC_for_dir_1|strob_out_to_reg[0]~4 reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] } "NODE_NAME" } } { "regs_dir_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/regs_dir_out.sv" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 44.74 % ) " "Info: Total cell delay = 5.100 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 55.26 % ) " "Info: Total interconnect delay = 6.300 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { data_in[8] control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~18 control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_dir:DEC_for_dir_1|strob_out_to_reg[0]~4 reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { data_in[8] {} data_in[8]~out {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~18 {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_dir:DEC_for_dir_1|strob_out_to_reg[0]~4 {} reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] {} } { 0.000ns 0.000ns 1.800ns 1.900ns 2.600ns } { 0.000ns 2.200ns 1.500ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "regs_dir_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/regs_dir_out.sv" 130 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.300 ns + Longest register pin " "Info: + Longest register to pin delay is 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0\|Q\[0\] 1 REG LC1_C3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C3; Fanout = 8; REG Node = 'reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0\|Q\[0\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] } "NODE_NAME" } } { "regs_dir_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/regs_dir_out.sv" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(7.900 ns) 12.300 ns data_5_1\[5\] 2 PIN PIN_41 0 " "Info: 2: + IC(4.400 ns) + CELL(7.900 ns) = 12.300 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'data_5_1\[5\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] data_5_1[5] } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 552 1216 1392 568 "data_5_1\[7..0\]" "" } { 544 1072 1216 560 "data_5_1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 64.23 % ) " "Info: Total cell delay = 7.900 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 35.77 % ) " "Info: Total interconnect delay = 4.400 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] data_5_1[5] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.300 ns" { reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] {} data_5_1[5] {} } { 0.000ns 4.400ns } { 0.000ns 7.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { data_in[8] control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~18 control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_dir:DEC_for_dir_1|strob_out_to_reg[0]~4 reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { data_in[8] {} data_in[8]~out {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~18 {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_dir:DEC_for_dir_1|strob_out_to_reg[0]~4 {} reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] {} } { 0.000ns 0.000ns 1.800ns 1.900ns 2.600ns } { 0.000ns 2.200ns 1.500ns 1.400ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] data_5_1[5] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.300 ns" { reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[0] {} data_5_1[5] {} } { 0.000ns 4.400ns } { 0.000ns 7.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0\|Q\[7\] data_in\[7\] data_in\[12\] 11.200 ns register " "Info: th for register \"reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0\|Q\[7\]\" (data pin = \"data_in\[7\]\", clock pin = \"data_in\[12\]\") is 11.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "data_in\[12\] destination 15.300 ns + Longest register " "Info: + Longest clock path from clock \"data_in\[12\]\" to destination register is 15.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.700 ns) 3.700 ns data_in\[12\] 1 CLK PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(3.700 ns) = 3.700 ns; Loc. = PIN_118; Fanout = 2; CLK Node = 'data_in\[12\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[12] } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.400 ns) 8.700 ns control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~16 2 COMB LC1_A17 4 " "Info: 2: + IC(3.600 ns) + CELL(1.400 ns) = 8.700 ns; Loc. = LC1_A17; Fanout = 4; COMB Node = 'control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~16'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { data_in[12] control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~16 } "NODE_NAME" } } { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.600 ns) 11.900 ns control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~17 3 COMB LC1_A4 8 " "Info: 3: + IC(1.600 ns) + CELL(1.600 ns) = 11.900 ns; Loc. = LC1_A4; Fanout = 8; COMB Node = 'control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\|strob_out_to_reg\[0\]~17'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~16 control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~17 } "NODE_NAME" } } { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(0.000 ns) 15.300 ns reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0\|Q\[7\] 4 REG LC6_B5 1 " "Info: 4: + IC(3.400 ns) + CELL(0.000 ns) = 15.300 ns; Loc. = LC6_B5; Fanout = 1; REG Node = 'reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0\|Q\[7\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~17 reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] } "NODE_NAME" } } { "separate_regs_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.700 ns ( 43.79 % ) " "Info: Total cell delay = 6.700 ns ( 43.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.600 ns ( 56.21 % ) " "Info: Total interconnect delay = 8.600 ns ( 56.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { data_in[12] control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~16 control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~17 reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { data_in[12] {} data_in[12]~out {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~16 {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~17 {} reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] {} } { 0.000ns 0.000ns 3.600ns 1.600ns 3.400ns } { 0.000ns 3.700ns 1.400ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.800 ns + " "Info: + Micro hold delay of destination is 0.800 ns" {  } { { "separate_regs_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 140 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns data_in\[7\] 1 PIN PIN_211 4 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_211; Fanout = 4; PIN Node = 'data_in\[7\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.900 ns) 4.900 ns reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0\|Q\[7\] 2 REG LC6_B5 1 " "Info: 2: + IC(1.800 ns) + CELL(0.900 ns) = 4.900 ns; Loc. = LC6_B5; Fanout = 1; REG Node = 'reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0\|Q\[7\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { data_in[7] reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] } "NODE_NAME" } } { "separate_regs_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 63.27 % ) " "Info: Total cell delay = 3.100 ns ( 63.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 36.73 % ) " "Info: Total interconnect delay = 1.800 ns ( 36.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { data_in[7] reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { data_in[7] {} data_in[7]~out {} reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { data_in[12] control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~16 control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~17 reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { data_in[12] {} data_in[12]~out {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~16 {} control_logic_unit:inst|DEC_common:DEC_common_my|DEC_for_regs:DEC_for_regs_1|strob_out_to_reg[0]~17 {} reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] {} } { 0.000ns 0.000ns 3.600ns 1.600ns 3.400ns } { 0.000ns 3.700ns 1.400ns 1.600ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { data_in[7] reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { data_in[7] {} data_in[7]~out {} reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_0|Q[7] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 17:57:45 2021 " "Info: Processing ended: Thu Mar 18 17:57:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
