#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 11 22:23:43 2021
# Process ID: 10725
# Current directory: /home/agustinsilva447/Escritorio/Github/FPGA/ultrascale/zynq_uscale_plus_lab21/zynq_uscale_plus_lab21.runs/design_1_zynq_ultra_ps_e_0_0_synth_1
# Command line: vivado -log design_1_zynq_ultra_ps_e_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zynq_ultra_ps_e_0_0.tcl
# Log file: /home/agustinsilva447/Escritorio/Github/FPGA/ultrascale/zynq_uscale_plus_lab21/zynq_uscale_plus_lab21.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/design_1_zynq_ultra_ps_e_0_0.vds
# Journal file: /home/agustinsilva447/Escritorio/Github/FPGA/ultrascale/zynq_uscale_plus_lab21/zynq_uscale_plus_lab21.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_zynq_ultra_ps_e_0_0.tcl -notrace
