0.7
2020.2
Oct 19 2021
03:16:22
C:/VivadoWorks/HardwareDesign/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v,1641140452,verilog,,,,glbl,,,,,,,,
C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,1641292243,verilog,,C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,,data_mem,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,1641369190,verilog,,C:/VivadoWorks/HardwareDesign/rtl/adder.v,,inst_mem,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/hiloreg.v,1641319846,verilog,,C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/loaddec.v,,hilo_reg,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/loaddec.v,1641292772,verilog,,C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/loadmux.v,,loaddec,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/loadmux.v,1641310552,verilog,,C:/VivadoWorks/HardwareDesign/rtl/maindec.v,,loadmux,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/storemux.v,1641304140,verilog,,C:/VivadoWorks/HardwareDesign/rtl/top.v,,storemux,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/adder.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/alu.v,,adder,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/alu.v,1641319619,verilog,,C:/VivadoWorks/HardwareDesign/rtl/aludec.v,,alu,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/aludec.v,1641293607,verilog,,C:/VivadoWorks/HardwareDesign/rtl/controller.v,C:/VivadoWorks/HardwareDesign/rtl/defines.vh,aludec,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/controller.v,1641374156,verilog,,C:/VivadoWorks/HardwareDesign/rtl/datapath.v,,controller,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/datapath.v,1641377348,verilog,,C:/VivadoWorks/HardwareDesign/rtl/eqcmp.v,,datapath,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/defines.vh,1641376689,verilog,,C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,,,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/eqcmp.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/flopenr.v,,eqcmp,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/flopenr.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/flopenrc.v,,flopenr,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/flopenrc.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/flopr.v,,flopenrc,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/flopr.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/floprc.v,,flopr,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/floprc.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/hazard.v,,floprc,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/hazard.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/hiloreg.v,,hazard,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/maindec.v,1641364793,verilog,,C:/VivadoWorks/HardwareDesign/rtl/mips.v,C:/VivadoWorks/HardwareDesign/rtl/defines.vh,maindec,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/mips.v,1641361536,verilog,,C:/VivadoWorks/HardwareDesign/rtl/mux2.v,,mips,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/mux2.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/mux3.v,,mux2,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/mux3.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/pc.v,,mux3,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/pc.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/regfile.v,,pc,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/regfile.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/signext.v,,regfile,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/signext.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/rtl/sl2.v,,signext,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/sl2.v,1641140452,verilog,,C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/new/storemux.v,,sl2,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/rtl/top.v,1641304552,verilog,,C:/VivadoWorks/HardwareDesign/sim/testbench.v,,top,,,../../../../../rtl,,,,,
C:/VivadoWorks/HardwareDesign/sim/testbench.v,1641310370,verilog,,,,testbench,,,../../../../../rtl,,,,,
