#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000190dfbee030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000190dfbee1c0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_00000190dfc009e0 .functor NOT 1, L_00000190dfc5b6a0, C4<0>, C4<0>, C4<0>;
L_00000190dfc00d60 .functor XOR 32, L_00000190dfc5a200, L_00000190dfc5a8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000190dfc01700 .functor XOR 32, L_00000190dfc00d60, L_00000190dfc599e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000190dfbec360_0 .net *"_ivl_10", 31 0, L_00000190dfc599e0;  1 drivers
v00000190dfbece00_0 .net *"_ivl_12", 31 0, L_00000190dfc01700;  1 drivers
v00000190dfbecc20_0 .net *"_ivl_2", 31 0, L_00000190dfc5a3e0;  1 drivers
v00000190dfbeccc0_0 .net *"_ivl_4", 31 0, L_00000190dfc5a200;  1 drivers
v00000190dfbecd60_0 .net *"_ivl_6", 31 0, L_00000190dfc5a8e0;  1 drivers
v00000190dfc59c60_0 .net *"_ivl_8", 31 0, L_00000190dfc00d60;  1 drivers
v00000190dfc59940_0 .var "clk", 0 0;
v00000190dfc5ad40_0 .net "in", 31 0, v00000190dfbec400_0;  1 drivers
v00000190dfc5aca0_0 .net "out_dut", 31 0, L_00000190dfc5b420;  1 drivers
v00000190dfc5a0c0_0 .net "out_ref", 31 0, L_00000190dfc5b1a0;  1 drivers
v00000190dfc5afc0_0 .var/2u "stats1", 159 0;
v00000190dfc5ade0_0 .var/2u "strobe", 0 0;
v00000190dfc5b060_0 .net "tb_match", 0 0, L_00000190dfc5b6a0;  1 drivers
v00000190dfc5a2a0_0 .net "tb_mismatch", 0 0, L_00000190dfc009e0;  1 drivers
v00000190dfc59e40_0 .net "wavedrom_enable", 0 0, v00000190dfbeca40_0;  1 drivers
v00000190dfc5b100_0 .net "wavedrom_title", 511 0, v00000190dfbec720_0;  1 drivers
L_00000190dfc5a3e0 .concat [ 32 0 0 0], L_00000190dfc5b1a0;
L_00000190dfc5a200 .concat [ 32 0 0 0], L_00000190dfc5b1a0;
L_00000190dfc5a8e0 .concat [ 32 0 0 0], L_00000190dfc5b420;
L_00000190dfc599e0 .concat [ 32 0 0 0], L_00000190dfc5b1a0;
L_00000190dfc5b6a0 .cmp/eeq 32, L_00000190dfc5a3e0, L_00000190dfc01700;
S_00000190dfbf74e0 .scope module, "good1" "RefModule" 3 77, 4 2 0, S_00000190dfbee1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000190dfbec680_0 .net *"_ivl_1", 7 0, L_00000190dfc5b7e0;  1 drivers
v00000190dfbecae0_0 .net *"_ivl_3", 7 0, L_00000190dfc59da0;  1 drivers
v00000190dfbecf40_0 .net *"_ivl_5", 7 0, L_00000190dfc5a160;  1 drivers
v00000190dfbec860_0 .net *"_ivl_7", 7 0, L_00000190dfc59ee0;  1 drivers
v00000190dfbecfe0_0 .net "in", 31 0, v00000190dfbec400_0;  alias, 1 drivers
v00000190dfbec220_0 .net "out", 31 0, L_00000190dfc5b1a0;  alias, 1 drivers
L_00000190dfc5b7e0 .part v00000190dfbec400_0, 0, 8;
L_00000190dfc59da0 .part v00000190dfbec400_0, 8, 8;
L_00000190dfc5a160 .part v00000190dfbec400_0, 16, 8;
L_00000190dfc59ee0 .part v00000190dfbec400_0, 24, 8;
L_00000190dfc5b1a0 .concat [ 8 8 8 8], L_00000190dfc59ee0, L_00000190dfc5a160, L_00000190dfc59da0, L_00000190dfc5b7e0;
S_00000190dfbf7670 .scope module, "stim1" "stimulus_gen" 3 73, 3 5 0, S_00000190dfbee1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v00000190dfbec900_0 .net "clk", 0 0, v00000190dfc59940_0;  1 drivers
v00000190dfbec400_0 .var "in", 31 0;
v00000190dfbeca40_0 .var "wavedrom_enable", 0 0;
v00000190dfbec720_0 .var "wavedrom_title", 511 0;
E_00000190dfc05630/0 .event negedge, v00000190dfbec900_0;
E_00000190dfc05630/1 .event posedge, v00000190dfbec900_0;
E_00000190dfc05630 .event/or E_00000190dfc05630/0, E_00000190dfc05630/1;
S_00000190dfbf7800 .scope task, "wavedrom_start" "wavedrom_start" 3 17, 3 17 0, S_00000190dfbf7670;
 .timescale -12 -12;
v00000190dfbec540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000190dfbc2f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 20, 3 20 0, S_00000190dfbf7670;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000190dfbc30c0 .scope module, "top_module1" "TopModule" 3 81, 5 3 0, S_00000190dfbee1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000190dfbec5e0_0 .net *"_ivl_1", 7 0, L_00000190dfc5a5c0;  1 drivers
v00000190dfbec180_0 .net *"_ivl_3", 7 0, L_00000190dfc5a340;  1 drivers
v00000190dfbec7c0_0 .net *"_ivl_5", 7 0, L_00000190dfc5a020;  1 drivers
v00000190dfbed080_0 .net *"_ivl_7", 7 0, L_00000190dfc5b380;  1 drivers
v00000190dfbec2c0_0 .net "in", 31 0, v00000190dfbec400_0;  alias, 1 drivers
v00000190dfbecb80_0 .net "out", 31 0, L_00000190dfc5b420;  alias, 1 drivers
L_00000190dfc5a5c0 .part v00000190dfbec400_0, 0, 8;
L_00000190dfc5a340 .part v00000190dfbec400_0, 8, 8;
L_00000190dfc5a020 .part v00000190dfbec400_0, 16, 8;
L_00000190dfc5b380 .part v00000190dfbec400_0, 24, 8;
L_00000190dfc5b420 .concat [ 8 8 8 8], L_00000190dfc5b380, L_00000190dfc5a020, L_00000190dfc5a340, L_00000190dfc5a5c0;
S_00000190dfbc3250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_00000190dfbee1c0;
 .timescale -12 -12;
E_00000190dfc059f0 .event edge, v00000190dfc5ade0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000190dfc5ade0_0;
    %nor/r;
    %assign/vec4 v00000190dfc5ade0_0, 0;
    %wait E_00000190dfc059f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000190dfbf7670;
T_3 ;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000190dfc05630;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %assign/vec4 v00000190dfbec400_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_00000190dfbc2f30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000190dfc05630;
    %vpi_func 3 32 "$random" 32 {0 0 0};
    %assign/vec4 v00000190dfbec400_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000190dfbee1c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190dfc59940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190dfc5ade0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000190dfbee1c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000190dfc59940_0;
    %inv;
    %store/vec4 v00000190dfc59940_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000190dfbee1c0;
T_6 ;
    %vpi_call/w 3 65 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 66 "$dumpvars", 32'sb00000000000000000000000000000001, v00000190dfbec900_0, v00000190dfc5a2a0_0, v00000190dfc5ad40_0, v00000190dfc5a0c0_0, v00000190dfc5aca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000190dfbee1c0;
T_7 ;
    %load/vec4 v00000190dfc5afc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v00000190dfc5afc0_0, 64, 32>, &PV<v00000190dfc5afc0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000190dfc5afc0_0, 128, 32>, &PV<v00000190dfc5afc0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", &PV<v00000190dfc5afc0_0, 128, 32>, &PV<v00000190dfc5afc0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_00000190dfbee1c0;
T_8 ;
    %wait E_00000190dfc05630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000190dfc5afc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000190dfc5afc0_0, 4, 32;
    %load/vec4 v00000190dfc5b060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000190dfc5afc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000190dfc5afc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000190dfc5afc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000190dfc5afc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v00000190dfc5a0c0_0;
    %load/vec4 v00000190dfc5a0c0_0;
    %load/vec4 v00000190dfc5aca0_0;
    %xor;
    %load/vec4 v00000190dfc5a0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v00000190dfc5afc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000190dfc5afc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v00000190dfc5afc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000190dfc5afc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000190dfbee1c0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 124 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 125 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob004_vector2_test.sv";
    "dataset_code-complete-iccad2023/Prob004_vector2_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob004_vector2/Prob004_vector2_sample01.sv";
