(S (NP (NNP In-order) (JJ scalar) (NNP RISC) (NNS architectures)) (VP (VBP have) (VP (VBN been) (NP (DT the) (JJ dominant) (NN paradigm)) (PP (IN in) (NP (NNP FPGA) (JJ soft) (NN processor) (NN design))) (PP (IN for) (NP (JJ twenty) (NNS years))))) (. .))
(S (NP (RB Prior) (NN out-of-order) (JJ superscalar) (NNS implementations)) (VP (VBP have) (RB not) (VP (VBN exhibited) (NP (NP (JJ competitive) (NN area)) (CC or) (NP (JJ absolute) (NN performance))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ describes) (NP (NP (DT a) (JJ new) (NN way)) (SBAR (S (VP (TO to) (VP (VB build) (NP (ADJP (JJ fast) (CC and) (JJ area-efficient)) (JJ out-of-order) (JJ superscalar) (JJ soft) (NNS processors)) (PP (IN by) (S (VP (VBG utilizing) (NP (DT an) (NNP Explicit) (NNP Data) (NNP Graph) (NNP Execution) (PRN (-LRB- -LRB-) (NNP EDGE) (-RRB- -RRB-)) (NN instruction) (VBN set) (NN architecture))))))))))) (. .))
(S (PP (IN By) (S (VP (ADVP (RB carefully)) (VBG mapping) (NP (NP (DT the) (NNP EDGE) (NN microarchitecture)) (, ,) (CC and) (PP (IN in) (NP (JJ particular))) (, ,) (NP (PRP$ its) (JJ dataflow) (NN instruction) (NN scheduler)))))) (, ,) (NP (PRP we)) (VP (VBP demonstrate) (NP (NP (DT the) (NN feasibility)) (PP (IN of) (NP (DT an) (JJ out-of-order) (NNP FPGA) (NN architecture))))) (. .))
(S (NP (CD Two) (NN scheduler) (NN design) (NNS alternatives)) (VP (VBP are) (VP (VBN compared))) (. .))
