{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698134895231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698134895231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 13:38:15 2023 " "Processing started: Tue Oct 24 13:38:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698134895231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134895231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134895231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698134895644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698134895644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/bus_interconnet/bus_interconnet.srcs/sources_1/new/interconn_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/bus_interconnet/bus_interconnet.srcs/sources_1/new/interconn_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Wrapper " "Found entity 1: InterConn_Wrapper" {  } { { "../BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/bus_interconnet/bus_interconnet.srcs/sources_1/new/interconn_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/bus_interconnet/bus_interconnet.srcs/sources_1/new/interconn_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Multiplexer " "Found entity 1: InterConn_Multiplexer" {  } { { "../BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Multiplexer.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterConn_Arbitter.sv(42) " "Verilog HDL information at InterConn_Arbitter.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "../BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698134903194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterConn_Arbitter.sv(109) " "Verilog HDL information at InterConn_Arbitter.sv(109): always construct contains both blocking and non-blocking assignments" {  } { { "../BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698134903194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/bus_interconnet/bus_interconnet.srcs/sources_1/new/interconn_arbitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/bus_interconnet/bus_interconnet.srcs/sources_1/new/interconn_arbitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Arbitter " "Found entity 1: InterConn_Arbitter" {  } { { "../BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_port.sv(1) " "Verilog HDL Declaration information at master_port.sv(1): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../Source Code/Master/master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698134903205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/master/master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../Source Code/Master/master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_out_port.sv(1) " "Verilog HDL Declaration information at master_out_port.sv(1): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698134903215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_req BUS_REQ master_out_port.sv(45) " "Verilog HDL Declaration information at master_out_port.sv(45): object \"bus_req\" differs only in case from object \"BUS_REQ\" in the same scope" {  } { { "../Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698134903215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/master/master_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "../Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903215 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master_in_port.sv(61) " "Verilog HDL information at master_in_port.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "../Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698134903215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_in_port.sv(21) " "Verilog HDL Declaration information at master_in_port.sv(21): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698134903215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/master/master_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "../Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_wrapper " "Found entity 1: slave_wrapper" {  } { { "../Source Code/Slave/slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903225 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.sv(86) " "Verilog HDL information at slave_port.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "../Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698134903235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "../Source Code/Slave/slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "../Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/bram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/bram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "../Source Code/Slave/BRAM.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/BRAM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698134903255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "handshake slave_out_port.sv(15) " "Verilog HDL Implicit Net warning at slave_out_port.sv(15): created implicit net for \"handshake\"" {  } { { "../Source Code/Slave/slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698134903255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "handshake slave_in_port.sv(26) " "Verilog HDL Implicit Net warning at slave_in_port.sv(26): created implicit net for \"handshake\"" {  } { { "../Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698134903255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.sv(56) " "Verilog HDL Parameter Declaration warning at master_in_port.sv(56): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698134903255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(59) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(59): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698134903255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(60) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(60): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698134903255 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "SystemBus " "Top-level design entity \"SystemBus\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1698134903316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg " "Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903347 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698134903407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 13:38:23 2023 " "Processing ended: Tue Oct 24 13:38:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698134903407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698134903407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698134903407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134903407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698134904076 ""}
