{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654455611458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654455611458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  5 22:00:11 2022 " "Processing started: Sun Jun  5 22:00:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654455611458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455611458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455611458 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1654455611928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/multicyclecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/multicyclecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleController " "Found entity 1: MultiCycleController" {  } { { "Modules/MultiCycleController.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/MultiCycleController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncMemory " "Found entity 1: SyncMemory" {  } { { "Modules/SyncMemory.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Modules/Shifter.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reg_rwe.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/reg_rwe.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_RWE " "Found entity 1: Reg_RWE" {  } { { "Modules/Reg_RWE.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Reg_RWE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Modules/RegisterFile.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Modules/Mux4x1.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x2 " "Found entity 1: Mux2x2" {  } { { "Modules/Mux2x2.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Modules/Mux2x1.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux2x1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16x1 " "Found entity 1: Mux16x1" {  } { { "Modules/Mux16x1.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fulladder_o.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fulladder_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_O " "Found entity 1: FullAdder_O" {  } { { "Modules/FullAdder_O.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/FullAdder_O.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extender.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Modules/Extender.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder4x16_cond.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder4x16_cond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4x16_Cond " "Found entity 1: Decoder4x16_Cond" {  } { { "Modules/Decoder4x16_Cond.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Decoder4x16_Cond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConstantValueGenerator " "Found entity 1: ConstantValueGenerator" {  } { { "Modules/ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "Modules/BarrelShifter.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/BarrelShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modules/ALU.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state MultiCycleMainFSM.v(26) " "Verilog HDL Declaration information at MultiCycleMainFSM.v(26): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "MultiCycleMainFSM.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycleMainFSM.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654455620670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicyclemainfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file multicyclemainfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleMainFSM " "Found entity 1: MultiCycleMainFSM" {  } { { "MultiCycleMainFSM.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycleMainFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle_tb " "Found entity 1: MultiCycle_tb" {  } { { "MultiCycle_tb.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654455620674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654455620745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_RWE Reg_RWE:b2v_DT_Reg " "Elaborating entity \"Reg_RWE\" for hierarchy \"Reg_RWE:b2v_DT_Reg\"" {  } { { "MultiCycle.v" "b2v_DT_Reg" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiCycleController MultiCycleController:b2v_inst " "Elaborating entity \"MultiCycleController\" for hierarchy \"MultiCycleController:b2v_inst\"" {  } { { "MultiCycle.v" "b2v_inst" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiCycleMainFSM MultiCycleController:b2v_inst\|MultiCycleMainFSM:MultiCycleMainFSM_inst0 " "Elaborating entity \"MultiCycleMainFSM\" for hierarchy \"MultiCycleController:b2v_inst\|MultiCycleMainFSM:MultiCycleMainFSM_inst0\"" {  } { { "Modules/MultiCycleController.v" "MultiCycleMainFSM_inst0" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/MultiCycleController.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:b2v_inst1 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:b2v_inst1\"" {  } { { "MultiCycle.v" "b2v_inst1" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:b2v_inst10 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:b2v_inst10\"" {  } { { "MultiCycle.v" "b2v_inst10" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 Mux4x1:b2v_inst11 " "Elaborating entity \"Mux4x1\" for hierarchy \"Mux4x1:b2v_inst11\"" {  } { { "MultiCycle.v" "b2v_inst11" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:b2v_inst12 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:b2v_inst12\"" {  } { { "MultiCycle.v" "b2v_inst12" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst14 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst14\"" {  } { { "MultiCycle.v" "b2v_inst14" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_O ALU:b2v_inst14\|FullAdder_O:FullAdder_O_0 " "Elaborating entity \"FullAdder_O\" for hierarchy \"ALU:b2v_inst14\|FullAdder_O:FullAdder_O_0\"" {  } { { "Modules/ALU.v" "FullAdder_O_0" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:b2v_inst2 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:b2v_inst2\"" {  } { { "MultiCycle.v" "b2v_inst2" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:b2v_inst23 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:b2v_inst23\"" {  } { { "MultiCycle.v" "b2v_inst23" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:b2v_inst3 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:b2v_inst3\"" {  } { { "MultiCycle.v" "b2v_inst3" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstantValueGenerator.v(21) " "Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Modules/ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654455620771 "|MultiCycle|ConstantValueGenerator:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:b2v_inst5 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:b2v_inst5\"" {  } { { "MultiCycle.v" "b2v_inst5" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstantValueGenerator.v(21) " "Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Modules/ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654455620771 "|MultiCycle|ConstantValueGenerator:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:b2v_inst6 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:b2v_inst6\"" {  } { { "MultiCycle.v" "b2v_inst6" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4x16_Cond RegisterFile:b2v_inst6\|Decoder4x16_Cond:Decoder4x16_Cond_WE " "Elaborating entity \"Decoder4x16_Cond\" for hierarchy \"RegisterFile:b2v_inst6\|Decoder4x16_Cond:Decoder4x16_Cond_WE\"" {  } { { "Modules/RegisterFile.v" "Decoder4x16_Cond_WE" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16x1 RegisterFile:b2v_inst6\|Mux16x1:Mux16x1_DO1 " "Elaborating entity \"Mux16x1\" for hierarchy \"RegisterFile:b2v_inst6\|Mux16x1:Mux16x1_DO1\"" {  } { { "Modules/RegisterFile.v" "Mux16x1_DO1" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:b2v_inst7 " "Elaborating entity \"Extender\" for hierarchy \"Extender:b2v_inst7\"" {  } { { "MultiCycle.v" "b2v_inst7" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_RWE Reg_RWE:b2v_PC1 " "Elaborating entity \"Reg_RWE\" for hierarchy \"Reg_RWE:b2v_PC1\"" {  } { { "MultiCycle.v" "b2v_PC1" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncMemory SyncMemory:b2v_RAM " "Elaborating entity \"SyncMemory\" for hierarchy \"SyncMemory:b2v_RAM\"" {  } { { "MultiCycle.v" "b2v_RAM" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455620792 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "e3a00005 SyncMemory.v(26) " "Verilog HDL Display System Task info at SyncMemory.v(26): e3a00005" {  } { { "Modules/SyncMemory.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455620794 "|MultiCycle|SyncMemory:b2v_RAM"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SyncMemory:b2v_RAM\|mem0 " "RAM logic \"SyncMemory:b2v_RAM\|mem0\" is uninferred due to asynchronous read logic" {  } { { "Modules/SyncMemory.v" "mem0" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654455621406 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SyncMemory:b2v_RAM\|mem3 " "RAM logic \"SyncMemory:b2v_RAM\|mem3\" is uninferred due to asynchronous read logic" {  } { { "Modules/SyncMemory.v" "mem3" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654455621406 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SyncMemory:b2v_RAM\|mem2 " "RAM logic \"SyncMemory:b2v_RAM\|mem2\" is uninferred due to asynchronous read logic" {  } { { "Modules/SyncMemory.v" "mem2" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654455621406 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SyncMemory:b2v_RAM\|mem1 " "RAM logic \"SyncMemory:b2v_RAM\|mem1\" is uninferred due to asynchronous read logic" {  } { { "Modules/SyncMemory.v" "mem1" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654455621406 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654455621406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654455626189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654455630374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE446/Lab4/MultiCycle/output_files/MultiCycle.map.smsg " "Generated suppressed messages file D:/EE/EE446/Lab4/MultiCycle/output_files/MultiCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455630478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654455630675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654455630675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4268 " "Implemented 4268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654455630910 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654455630910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4254 " "Implemented 4254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654455630910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654455630910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654455630932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  5 22:00:30 2022 " "Processing ended: Sun Jun  5 22:00:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654455630932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654455630932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654455630932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654455630932 ""}
