{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636908099064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636908099065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 11:41:38 2021 " "Processing started: Sun Nov 14 11:41:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636908099065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908099065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab07_AC -c lab07_AC " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab07_AC -c lab07_AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908099065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636908099960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636908099960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114935 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114935 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114935 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4 " "Found entity 4: mux4" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908114935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908114946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908114957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MemtoReg " "Found entity 1: MUX_MemtoReg" {  } { { "MUX_MemtoReg.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/MUX_MemtoReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908114967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908114976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908114989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908114992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908114992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pctestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file pctestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pctestbench " "Found entity 1: pctestbench" {  } { { "pctestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pctestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908115002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rftestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file rftestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rftestbench " "Found entity 1: rftestbench" {  } { { "rftestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/rftestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908115012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file alutestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alutestbench " "Found entity 1: alutestbench" {  } { { "alutestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alutestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908115024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908115036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegtestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegtestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegtestbench " "Found entity 1: sevensegtestbench" {  } { { "sevensegtestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/sevensegtestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636908115046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc " "Elaborating entity \"pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636908115138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:jerry " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:jerry\"" {  } { { "pc.sv" "jerry" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115164 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "instruction_memory.sv(22) " "Verilog HDL or VHDL warning at the instruction_memory.sv(22): index expression is not wide enough to address all of the elements in the array" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 22 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_regs\[7..5\] 0 instruction_memory.sv(9) " "Net \"ins_regs\[7..5\]\" at instruction_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115182 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115183 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115183 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115183 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115183 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115183 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115183 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115183 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115184 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115185 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115186 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115187 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115188 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115189 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115190 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115191 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115192 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115193 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115194 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115194 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115194 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908115194 "|pc|instruction_memory:jerry"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:jim " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:jim\"" {  } { { "pc.sv" "jim" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:jeremy " "Elaborating entity \"register_file\" for hierarchy \"register_file:jeremy\"" {  } { { "pc.sv" "jeremy" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:jeff " "Elaborating entity \"alu\" for hierarchy \"alu:jeff\"" {  } { { "pc.sv" "jeff" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 alu:jeff\|mux2:negator " "Elaborating entity \"mux2\" for hierarchy \"alu:jeff\|mux2:negator\"" {  } { { "alu.sv" "negator" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:jeff\|adder:addsub " "Elaborating entity \"adder\" for hierarchy \"alu:jeff\|adder:addsub\"" {  } { { "alu.sv" "addsub" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:jeff\|mux4:selector " "Elaborating entity \"mux4\" for hierarchy \"alu:jeff\|mux4:selector\"" {  } { { "alu.sv" "selector" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:john " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:john\"" {  } { { "pc.sv" "john" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MemtoReg MUX_MemtoReg:jackson " "Elaborating entity \"MUX_MemtoReg\" for hierarchy \"MUX_MemtoReg:jackson\"" {  } { { "pc.sv" "jackson" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:registersevenseg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:registersevenseg\"" {  } { { "pc.sv" "registersevenseg" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908115394 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_file.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/register_file.sv" 20 -1 0 } } { "data_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/data_memory.sv" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636908118608 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636908118608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636908119995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636908124654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636908124654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2703 " "Implemented 2703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636908125132 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636908125132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2618 " "Implemented 2618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636908125132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636908125132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636908125176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 11:42:05 2021 " "Processing ended: Sun Nov 14 11:42:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636908125176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636908125176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636908125176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636908125176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636908127739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636908127740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 11:42:06 2021 " "Processing started: Sun Nov 14 11:42:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636908127740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636908127740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab07_AC -c lab07_AC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab07_AC -c lab07_AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636908127740 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636908129659 ""}
{ "Info" "0" "" "Project  = lab07_AC" {  } {  } 0 0 "Project  = lab07_AC" 0 0 "Fitter" 0 0 1636908129660 ""}
{ "Info" "0" "" "Revision = lab07_AC" {  } {  } 0 0 "Revision = lab07_AC" 0 0 "Fitter" 0 0 1636908129661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636908129843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636908129844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab07_AC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab07_AC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636908129888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636908129997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636908129997 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636908130871 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636908130901 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636908131481 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636908131481 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/" { { 0 { 0 ""} 0 3274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636908131511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/" { { 0 { 0 ""} 0 3276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636908131511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/" { { 0 { 0 ""} 0 3278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636908131511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/" { { 0 { 0 ""} 0 3280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636908131511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/" { { 0 { 0 ""} 0 3282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636908131511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636908131511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636908131520 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 85 " "No exact pin location assignment(s) for 64 pins of 85 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1636908133579 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab07_AC.sdc " "Synopsys Design Constraints File file not found: 'lab07_AC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636908134522 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636908134524 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636908134575 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1636908134575 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636908134577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636908135014 ""}  } { { "pc.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/" { { 0 { 0 ""} 0 3263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636908135014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636908135871 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636908135879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636908135879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636908135892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636908135909 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636908135924 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636908135925 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636908135932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636908135935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636908135943 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636908135943 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1636908135960 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1636908135960 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1636908135960 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 12 53 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1636908135963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1636908135963 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1636908135963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636908136789 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636908136812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636908142262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636908143321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636908143432 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636908162210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636908162210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636908163186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636908170901 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636908170901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636908186098 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636908186098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636908186104 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.20 " "Total time spent on timing analysis during the Fitter is 2.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636908186424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636908186467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636908187288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636908187291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636908188053 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636908189622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/output_files/lab07_AC.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/output_files/lab07_AC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636908191381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5729 " "Peak virtual memory: 5729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636908192446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 11:43:12 2021 " "Processing ended: Sun Nov 14 11:43:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636908192446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636908192446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636908192446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636908192446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636908194385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636908194386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 11:43:14 2021 " "Processing started: Sun Nov 14 11:43:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636908194386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636908194386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab07_AC -c lab07_AC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab07_AC -c lab07_AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636908194386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1636908195065 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1636908200305 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636908200480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636908201122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 11:43:21 2021 " "Processing ended: Sun Nov 14 11:43:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636908201122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636908201122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636908201122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636908201122 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636908202081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636908203480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636908203481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 11:43:22 2021 " "Processing started: Sun Nov 14 11:43:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636908203481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636908203481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab07_AC -c lab07_AC " "Command: quartus_sta lab07_AC -c lab07_AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636908203481 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636908203738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636908204172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636908204172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908204274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908204274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab07_AC.sdc " "Synopsys Design Constraints File file not found: 'lab07_AC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1636908205297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908205298 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636908205309 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636908205309 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1636908205338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636908205339 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636908205341 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636908205372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636908206406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636908206406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.127 " "Worst-case setup slack is -13.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.127          -15656.560 clk  " "  -13.127          -15656.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908206411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.109 " "Worst-case hold slack is 1.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 clk  " "    1.109               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908206437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636908206450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636908206457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1658.080 clk  " "   -3.000           -1658.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908206465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908206465 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636908206671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636908206722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636908207654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636908207876 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636908207925 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636908207925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.025 " "Worst-case setup slack is -12.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.025          -14180.981 clk  " "  -12.025          -14180.981 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908207930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.982 " "Worst-case hold slack is 0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 clk  " "    0.982               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908207953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636908207961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636908207968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1658.080 clk  " "   -3.000           -1658.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908207977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908207977 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636908208148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636908208367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636908208384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636908208384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.085 " "Worst-case setup slack is -6.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.085           -7100.336 clk  " "   -6.085           -7100.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908208394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.507 " "Worst-case hold slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk  " "    0.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908208419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636908208429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636908208439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1376.640 clk  " "   -3.000           -1376.640 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636908208448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636908208448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636908209488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636908209530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636908209687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 11:43:29 2021 " "Processing ended: Sun Nov 14 11:43:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636908209687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636908209687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636908209687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636908209687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1636908211453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636908211454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 11:43:31 2021 " "Processing started: Sun Nov 14 11:43:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636908211454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636908211454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab07_AC -c lab07_AC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab07_AC -c lab07_AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636908211454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1636908212426 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab07_AC.vo C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/simulation/modelsim/ simulation " "Generated file lab07_AC.vo in folder \"C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1636908213227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636908213313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 11:43:33 2021 " "Processing ended: Sun Nov 14 11:43:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636908213313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636908213313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636908213313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636908213313 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636908214063 ""}
