###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID cpu)
#  Generated on:      Sat Oct 16 02:24:48 2021
#  Design:            Adder_16
#  Command:           defOut -earlyGlobalRoute ex_place_def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN Adder_16 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 32.4000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 31.6000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 84800 83200 ) ;

ROW CORE_ROW_0 core 20000 20000 FS DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 core 20000 23600 N DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 core 20000 27200 FS DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 core 20000 30800 N DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 core 20000 34400 FS DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 core 20000 38000 N DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 core 20000 41600 FS DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 core 20000 45200 N DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_8 core 20000 48800 FS DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_9 core 20000 52400 N DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_10 core 20000 56000 FS DO 112 BY 1 STEP 400 0
 ;
ROW CORE_ROW_11 core 20000 59600 N DO 112 BY 1 STEP 400 0
 ;

TRACKS Y 800 DO 52 STEP 1600 LAYER M8 ;
TRACKS X 1000 DO 53 STEP 1600 LAYER M8 ;
TRACKS X 200 DO 212 STEP 400 LAYER M7 ;
TRACKS Y 800 DO 52 STEP 1600 LAYER M7 ;
TRACKS Y 400 DO 207 STEP 400 LAYER M6 ;
TRACKS X 200 DO 212 STEP 400 LAYER M6 ;
TRACKS X 200 DO 212 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 207 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 207 STEP 400 LAYER M4 ;
TRACKS X 200 DO 212 STEP 400 LAYER M4 ;
TRACKS X 200 DO 212 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 207 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 207 STEP 400 LAYER M2 ;
TRACKS X 200 DO 212 STEP 400 LAYER M2 ;
TRACKS X 200 DO 212 STEP 400 LAYER M1 ;
TRACKS Y 400 DO 207 STEP 400 LAYER M1 ;

GCELLGRID X 84200 DO 2 STEP 600 ;
GCELLGRID X 200 DO 22 STEP 4000 ;
GCELLGRID X 0 DO 2 STEP 200 ;
GCELLGRID Y 80400 DO 2 STEP 2800 ;
GCELLGRID Y 400 DO 21 STEP 4000 ;
GCELLGRID Y 0 DO 2 STEP 400 ;

VIAS 4 ;
- VIAGEN45_1
 + VIARULE VIAGEN45
 + CUTSIZE 200 200
 + LAYERS M4 VIA4 M5
 + CUTSPACING 260 260
 + ENCLOSURE 90 90 90 90
 + ROWCOL 8 8
 ;
- VIAGEN12_1
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 90 0 90 0
 + ROWCOL 2 8
 ;
- VIAGEN23_1
 + VIARULE VIAGEN23
 + CUTSIZE 200 200
 + LAYERS M2 VIA2 M3
 + CUTSPACING 260 260
 + ENCLOSURE 90 0 90 0
 + ROWCOL 2 8
 ;
- VIAGEN34_1
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 90 0 90 0
 + ROWCOL 2 8
 ;
END VIAS

COMPONENTS 16 ;
- U1 FA1D0 + PLACED ( 54800 20000 ) FS
 ;
- U2 FA1D0 + PLACED ( 54800 23600 ) N
 ;
- U3 FA1D0 + PLACED ( 44800 23600 ) N
 ;
- U4 FA1D0 + PLACED ( 44800 27200 ) FS
 ;
- U5 FA1D0 + PLACED ( 44400 30800 ) N
 ;
- U6 FA1D0 + PLACED ( 44400 34400 ) FS
 ;
- U7 FA1D0 + PLACED ( 54400 34400 ) S
 ;
- U8 FA1D0 + PLACED ( 54800 38000 ) N
 ;
- U9 FA1D0 + PLACED ( 54800 41600 ) FS
 ;
- U10 FA1D0 + PLACED ( 54400 45200 ) N
 ;
- U11 FA1D0 + PLACED ( 44400 45200 ) N
 ;
- U12 FA1D0 + PLACED ( 44400 48800 ) FS
 ;
- U13 FA1D0 + PLACED ( 44800 52400 ) N
 ;
- U14 FA1D0 + PLACED ( 44800 56000 ) FS
 ;
- U15 FA1D0 + PLACED ( 54800 56000 ) S
 ;
- U16 FA1D0 + PLACED ( 54800 59600 ) FN
 ;
END COMPONENTS

PINS 50 ;
- sum[15] + NET sum[15] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[14] + NET sum[14] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[13] + NET sum[13] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[12] + NET sum[12] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[11] + NET sum[11] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[10] + NET sum[10] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[9] + NET sum[9] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[8] + NET sum[8] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[7] + NET sum[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[6] + NET sum[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[5] + NET sum[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[4] + NET sum[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[3] + NET sum[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[2] + NET sum[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[1] + NET sum[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[0] + NET sum[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- c_out + NET c_out + DIRECTION OUTPUT + USE SIGNAL
 ;
- a[15] + NET a[15] + DIRECTION INPUT + USE SIGNAL
 ;
- a[14] + NET a[14] + DIRECTION INPUT + USE SIGNAL
 ;
- a[13] + NET a[13] + DIRECTION INPUT + USE SIGNAL
 ;
- a[12] + NET a[12] + DIRECTION INPUT + USE SIGNAL
 ;
- a[11] + NET a[11] + DIRECTION INPUT + USE SIGNAL
 ;
- a[10] + NET a[10] + DIRECTION INPUT + USE SIGNAL
 ;
- a[9] + NET a[9] + DIRECTION INPUT + USE SIGNAL
 ;
- a[8] + NET a[8] + DIRECTION INPUT + USE SIGNAL
 ;
- a[7] + NET a[7] + DIRECTION INPUT + USE SIGNAL
 ;
- a[6] + NET a[6] + DIRECTION INPUT + USE SIGNAL
 ;
- a[5] + NET a[5] + DIRECTION INPUT + USE SIGNAL
 ;
- a[4] + NET a[4] + DIRECTION INPUT + USE SIGNAL
 ;
- a[3] + NET a[3] + DIRECTION INPUT + USE SIGNAL
 ;
- a[2] + NET a[2] + DIRECTION INPUT + USE SIGNAL
 ;
- a[1] + NET a[1] + DIRECTION INPUT + USE SIGNAL
 ;
- a[0] + NET a[0] + DIRECTION INPUT + USE SIGNAL
 ;
- b[15] + NET b[15] + DIRECTION INPUT + USE SIGNAL
 ;
- b[14] + NET b[14] + DIRECTION INPUT + USE SIGNAL
 ;
- b[13] + NET b[13] + DIRECTION INPUT + USE SIGNAL
 ;
- b[12] + NET b[12] + DIRECTION INPUT + USE SIGNAL
 ;
- b[11] + NET b[11] + DIRECTION INPUT + USE SIGNAL
 ;
- b[10] + NET b[10] + DIRECTION INPUT + USE SIGNAL
 ;
- b[9] + NET b[9] + DIRECTION INPUT + USE SIGNAL
 ;
- b[8] + NET b[8] + DIRECTION INPUT + USE SIGNAL
 ;
- b[7] + NET b[7] + DIRECTION INPUT + USE SIGNAL
 ;
- b[6] + NET b[6] + DIRECTION INPUT + USE SIGNAL
 ;
- b[5] + NET b[5] + DIRECTION INPUT + USE SIGNAL
 ;
- b[4] + NET b[4] + DIRECTION INPUT + USE SIGNAL
 ;
- b[3] + NET b[3] + DIRECTION INPUT + USE SIGNAL
 ;
- b[2] + NET b[2] + DIRECTION INPUT + USE SIGNAL
 ;
- b[1] + NET b[1] + DIRECTION INPUT + USE SIGNAL
 ;
- b[0] + NET b[0] + DIRECTION INPUT + USE SIGNAL
 ;
- c_in + NET c_in + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

BLOCKAGES 1 ;
   - PLACEMENT RECT ( 20000 20000 ) ( 40000 56000 ) ;
END BLOCKAGES

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED M4 3600 + SHAPE RING ( 7400 5600 ) ( * 77600 )
    NEW M4 3600 + SHAPE RING ( 77400 5600 ) ( * 77600 )
    NEW M5 3600 + SHAPE RING ( 5600 7400 ) ( 79200 * )
    NEW M5 3600 + SHAPE RING ( 5600 75800 ) ( 79200 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 20000 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 27200 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 34400 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 41600 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 48800 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 56000 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 63200 ) ( 64800 * )
    NEW M1 660 + SHAPE COREWIRE ( 5600 56000 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 5600 63200 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 20000 ) ( 79200 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 27200 ) ( 79200 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 34400 ) ( 79200 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 41600 ) ( 79200 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 48800 ) ( 79200 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 56000 ) ( 79200 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 63200 ) ( 79200 * )
    NEW M1 660 + SHAPE COREWIRE ( 5600 34400 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 5600 41600 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 5600 48800 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 5600 27200 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 5600 20000 ) ( 40000 * )
    NEW M5 0 + SHAPE RING ( 7400 7400 ) VIAGEN45_1
    NEW M5 0 + SHAPE RING ( 7400 75800 ) VIAGEN45_1
    NEW M5 0 + SHAPE RING ( 77400 7400 ) VIAGEN45_1
    NEW M5 0 + SHAPE RING ( 77400 75800 ) VIAGEN45_1
    NEW M4 0 + SHAPE COREWIRE ( 7400 56000 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 7400 56000 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 7400 56000 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 7400 63200 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 7400 63200 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 7400 63200 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 77400 20000 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 77400 20000 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 77400 20000 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 77400 27200 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 77400 27200 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 77400 27200 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 77400 34400 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 77400 34400 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 77400 34400 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 77400 41600 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 77400 41600 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 77400 41600 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 77400 48800 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 77400 48800 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 77400 48800 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 77400 56000 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 77400 56000 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 77400 56000 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 77400 63200 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 77400 63200 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 77400 63200 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 7400 34400 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 7400 34400 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 7400 34400 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 7400 41600 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 7400 41600 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 7400 41600 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 7400 48800 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 7400 48800 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 7400 48800 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 7400 27200 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 7400 27200 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 7400 27200 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 7400 20000 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 7400 20000 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 7400 20000 ) VIAGEN12_1
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED M4 3600 + SHAPE RING ( 14600 12800 ) ( * 70400 )
    NEW M4 3600 + SHAPE RING ( 70200 12800 ) ( * 70400 )
    NEW M5 3600 + SHAPE RING ( 12800 14600 ) ( 72000 * )
    NEW M5 3600 + SHAPE RING ( 12800 68600 ) ( 72000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 23600 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 30800 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 38000 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 45200 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 40000 52400 ) ( 64800 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 59600 ) ( 64800 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 59600 ) ( 72000 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 52400 ) ( 72000 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 45200 ) ( 72000 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 38000 ) ( 72000 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 30800 ) ( 72000 * )
    NEW M1 660 + SHAPE COREWIRE ( 64800 23600 ) ( 72000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12800 59600 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12800 30800 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12800 23600 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12800 52400 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12800 45200 ) ( 40000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12800 38000 ) ( 40000 * )
    NEW M5 0 + SHAPE RING ( 14600 14600 ) VIAGEN45_1
    NEW M5 0 + SHAPE RING ( 14600 68600 ) VIAGEN45_1
    NEW M5 0 + SHAPE RING ( 70200 14600 ) VIAGEN45_1
    NEW M5 0 + SHAPE RING ( 70200 68600 ) VIAGEN45_1
    NEW M4 0 + SHAPE COREWIRE ( 70200 59600 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 70200 59600 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 70200 59600 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 70200 52400 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 70200 52400 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 70200 52400 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 70200 45200 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 70200 45200 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 70200 45200 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 70200 38000 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 70200 38000 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 70200 38000 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 70200 30800 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 70200 30800 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 70200 30800 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 70200 23600 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 70200 23600 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 70200 23600 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 14600 59600 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 14600 59600 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 14600 59600 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 14600 30800 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 14600 30800 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 14600 30800 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 14600 23600 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 14600 23600 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 14600 23600 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 14600 52400 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 14600 52400 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 14600 52400 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 14600 45200 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 14600 45200 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 14600 45200 ) VIAGEN12_1
    NEW M4 0 + SHAPE COREWIRE ( 14600 38000 ) VIAGEN34_1
    NEW M3 0 + SHAPE COREWIRE ( 14600 38000 ) VIAGEN23_1
    NEW M2 0 + SHAPE COREWIRE ( 14600 38000 ) VIAGEN12_1
  + USE GROUND
 ;
END SPECIALNETS

NETS 65 ;
- sum[15]
  ( PIN sum[15] ) ( U1 S )
 ;
- sum[14]
  ( PIN sum[14] ) ( U2 S )
 ;
- sum[13]
  ( PIN sum[13] ) ( U3 S )
 ;
- sum[12]
  ( PIN sum[12] ) ( U4 S )
 ;
- sum[11]
  ( PIN sum[11] ) ( U5 S )
 ;
- sum[10]
  ( PIN sum[10] ) ( U6 S )
 ;
- sum[9]
  ( PIN sum[9] ) ( U7 S )
 ;
- sum[8]
  ( PIN sum[8] ) ( U8 S )
 ;
- sum[7]
  ( PIN sum[7] ) ( U9 S )
 ;
- sum[6]
  ( PIN sum[6] ) ( U10 S )
 ;
- sum[5]
  ( PIN sum[5] ) ( U11 S )
 ;
- sum[4]
  ( PIN sum[4] ) ( U12 S )
 ;
- sum[3]
  ( PIN sum[3] ) ( U13 S )
 ;
- sum[2]
  ( PIN sum[2] ) ( U14 S )
 ;
- sum[1]
  ( PIN sum[1] ) ( U15 S )
 ;
- sum[0]
  ( PIN sum[0] ) ( U16 S )
 ;
- a[15]
  ( PIN a[15] ) ( U1 B )
 ;
- a[14]
  ( PIN a[14] ) ( U2 B )
 ;
- a[13]
  ( PIN a[13] ) ( U3 B )
 ;
- a[12]
  ( PIN a[12] ) ( U4 B )
 ;
- a[11]
  ( PIN a[11] ) ( U5 B )
 ;
- a[10]
  ( PIN a[10] ) ( U6 B )
 ;
- a[9]
  ( PIN a[9] ) ( U7 B )
 ;
- a[8]
  ( PIN a[8] ) ( U8 B )
 ;
- a[7]
  ( PIN a[7] ) ( U9 B )
 ;
- a[6]
  ( PIN a[6] ) ( U10 B )
 ;
- a[5]
  ( PIN a[5] ) ( U11 B )
 ;
- a[4]
  ( PIN a[4] ) ( U12 B )
 ;
- a[3]
  ( PIN a[3] ) ( U13 B )
 ;
- a[2]
  ( PIN a[2] ) ( U14 B )
 ;
- a[1]
  ( PIN a[1] ) ( U15 B )
 ;
- a[0]
  ( PIN a[0] ) ( U16 CI )
 ;
- b[15]
  ( PIN b[15] ) ( U1 A )
 ;
- b[14]
  ( PIN b[14] ) ( U2 A )
 ;
- b[13]
  ( PIN b[13] ) ( U3 A )
 ;
- b[12]
  ( PIN b[12] ) ( U4 A )
 ;
- b[11]
  ( PIN b[11] ) ( U5 A )
 ;
- b[10]
  ( PIN b[10] ) ( U6 A )
 ;
- b[9]
  ( PIN b[9] ) ( U7 A )
 ;
- b[8]
  ( PIN b[8] ) ( U8 A )
 ;
- b[7]
  ( PIN b[7] ) ( U9 A )
 ;
- b[6]
  ( PIN b[6] ) ( U10 A )
 ;
- b[5]
  ( PIN b[5] ) ( U11 A )
 ;
- b[4]
  ( PIN b[4] ) ( U12 A )
 ;
- b[3]
  ( PIN b[3] ) ( U13 A )
 ;
- b[2]
  ( PIN b[2] ) ( U14 A )
 ;
- b[1]
  ( PIN b[1] ) ( U15 A )
 ;
- b[0]
  ( PIN b[0] ) ( U16 B )
 ;
- c_in
  ( PIN c_in ) ( U16 A )
 ;
- c_out
  ( PIN c_out ) ( U1 CO )
 ;
- n1
  ( U2 CO ) ( U1 CI )
  + ROUTED M3 ( 62600 22400 ) ( 64600 * ) VIA23_1cut
    NEW M2 ( 64600 22400 ) ( * 24400 ) VIA12_1cut_V
    NEW M2 ( 62600 22400 ) VIA12_1cut_V
    NEW M3 ( 62600 22400 ) VIA23_1cut
 ;
- n2
  ( U3 CO ) ( U2 CI )
  + ROUTED M2 ( 62600 24400 ) ( * 24800 ) VIA12_1cut_V
    NEW M3 ( 54600 24400 ) ( 62600 * ) VIA23_1cut
    NEW M3 ( 54600 24400 ) VIA23_1cut
    NEW M2 ( 54600 24400 ) VIA12_1cut_V
 ;
- n3
  ( U4 CO ) ( U3 CI )
  + ROUTED M3 ( 52600 24800 ) ( 53400 * ) VIA23_1cut
    NEW M2 ( 53400 24800 ) ( * 30000 ) VIA23_1cut
    NEW M3 ( 53400 30000 ) ( 54600 * ) VIA23_1cut
    NEW M2 ( 52600 24800 ) VIA12_1cut_V
    NEW M3 ( 52600 24800 ) VIA23_1cut
    NEW M2 ( 54600 30000 ) VIA12_1cut_V
 ;
- n4
  ( U5 CO ) ( U4 CI )
  + ROUTED M3 ( 52600 29600 ) ( 53800 * ) VIA23_1cut
    NEW M2 ( 53800 29600 ) ( * 31600 ) VIA23_1cut
    NEW M3 ( 53800 31600 ) ( 54200 * ) VIA23_1cut
    NEW M2 ( 52600 29600 ) VIA12_1cut_V
    NEW M3 ( 52600 29600 ) VIA23_1cut
    NEW M2 ( 54200 31600 ) VIA12_1cut_V
 ;
- n5
  ( U6 CO ) ( U5 CI )
  + ROUTED M3 ( 52200 32000 ) ( 54200 * ) VIA23_1cut
    NEW M2 ( 54200 32000 ) ( * 37200 ) VIA12_1cut_V
    NEW M2 ( 52200 32000 ) VIA12_1cut_V
    NEW M3 ( 52200 32000 ) VIA23_1cut
 ;
- n6
  ( U7 CO ) ( U6 CI )
  + ROUTED M3 ( 52200 36800 ) ( 54600 * ) VIA23_1cut
    NEW M2 ( 54600 36800 ) ( * 37200 ) VIA12_1cut_V
    NEW M2 ( 52200 36800 ) VIA12_1cut_V
    NEW M3 ( 52200 36800 ) VIA23_1cut
 ;
- n7
  ( U8 CO ) ( U7 CI )
  + ROUTED M3 ( 56600 36800 ) ( 64600 * ) VIA23_1cut
    NEW M2 ( 64600 36800 ) ( * 38800 ) VIA12_1cut_V
    NEW M2 ( 56600 36800 ) VIA12_1cut_V
    NEW M3 ( 56600 36800 ) VIA23_1cut
 ;
- n8
  ( U9 CO ) ( U8 CI )
  + ROUTED M3 ( 62600 39200 ) ( 64600 * ) VIA23_1cut
    NEW M2 ( 64600 39200 ) ( * 44400 ) VIA12_1cut_V
    NEW M2 ( 62600 39200 ) VIA12_1cut_V
    NEW M3 ( 62600 39200 ) VIA23_1cut
 ;
- n9
  ( U10 CO ) ( U9 CI )
  + ROUTED M3 ( 62600 44000 ) ( 64200 * ) VIA23_1cut
    NEW M2 ( 64200 44000 ) ( * 46000 ) VIA12_1cut_V
    NEW M2 ( 62600 44000 ) VIA12_1cut_V
    NEW M3 ( 62600 44000 ) VIA23_1cut
 ;
- n10
  ( U11 CO ) ( U10 CI )
  + ROUTED M2 ( 62200 46000 ) ( * 46400 ) VIA12_1cut_V
    NEW M3 ( 54200 46000 ) ( 62200 * ) VIA23_1cut
    NEW M3 ( 54200 46000 ) VIA23_1cut
    NEW M2 ( 54200 46000 ) VIA12_1cut_V
 ;
- n11
  ( U12 CO ) ( U11 CI )
  + ROUTED M2 ( 52200 46400 ) ( * 51600 ) VIA23_1cut
    NEW M3 ( 52200 51600 ) ( 54200 * ) VIA23_1cut
    NEW M2 ( 52200 46400 ) VIA12_1cut_V
    NEW M2 ( 54200 51600 ) VIA12_1cut_V
 ;
- n12
  ( U13 CO ) ( U12 CI )
  + ROUTED M2 ( 52200 51200 ) ( * 53200 ) VIA23_1cut
    NEW M3 ( 52200 53200 ) ( 54600 * ) VIA23_1cut
    NEW M2 ( 52200 51200 ) VIA12_1cut_V
    NEW M2 ( 54600 53200 ) VIA12_1cut_V
 ;
- n13
  ( U14 CO ) ( U13 CI )
  + ROUTED M3 ( 52600 53600 ) ( 53400 * ) VIA23_1cut
    NEW M2 ( 53400 53600 ) ( * 58800 ) VIA23_1cut
    NEW M3 ( 53400 58800 ) ( 54600 * ) VIA23_1cut
    NEW M2 ( 52600 53600 ) VIA12_1cut_V
    NEW M3 ( 52600 53600 ) VIA23_1cut
    NEW M2 ( 54600 58800 ) VIA12_1cut_V
 ;
- n14
  ( U15 CO ) ( U14 CI )
  + ROUTED M3 ( 52600 58400 ) ( 55000 * ) VIA23_1cut
    NEW M2 ( 55000 58400 ) ( * 58800 ) VIA12_1cut_V
    NEW M2 ( 52600 58400 ) VIA12_1cut_V
    NEW M3 ( 52600 58400 ) VIA23_1cut
 ;
- n15
  ( U16 CO ) ( U15 CI )
  + ROUTED M2 ( 57000 58400 ) ( * 60400 ) VIA23_1cut
    NEW M3 ( 55000 60400 ) ( 57000 * )
    NEW M2 ( 57000 58400 ) VIA12_1cut_V
    NEW M3 ( 55000 60400 ) VIA23_1cut
    NEW M2 ( 55000 60400 ) VIA12_1cut_V
 ;
END NETS

END DESIGN
