// Seed: 3853887996
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    input wire id_8,
    input wand id_9,
    output uwire id_10,
    input supply1 id_11,
    input supply0 id_12
);
  wire id_14;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wor id_14
);
  assign id_1 = (id_13);
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_5, id_4, id_12, id_13, id_5, id_8, id_12, id_2, id_7, id_4, id_9, id_10
  );
endmodule
