[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Tue Nov 19 17:47:04 2024
[*]
[dumpfile] "/mnt/c/Users/linds/OneDrive/Desktop/2024-2025_Semester_1/Masters_Capstone/SwitchMCU/rtl/chip/core/exu_swc/exu_reg_swc/exu_reg_cocotb.vcd"
[dumpfile_mtime] "Tue Nov 19 17:46:44 2024"
[dumpfile_size] 4115
[savefile] "/mnt/c/Users/linds/OneDrive/Desktop/2024-2025_Semester_1/Masters_Capstone/SwitchMCU/rtl/chip/core/exu_swc/exu_reg_swc/exu_reg_tb.vcd"
[timestart] 0
[size] 1000 600
[pos] -1 -1
*0.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] exu_reg_swc_wrapper.
[sst_width] 276
[signals_width] 190
[sst_expanded] 1
[sst_vpaned_height] 157
@22
exu_reg_swc_wrapper.dec_rs1[4:0]
exu_reg_swc_wrapper.dut.dec_rs1[4:0]
exu_reg_swc_wrapper.dut.mid_reg_raddr_1[4:0]
@28
exu_reg_swc_wrapper.dut.mid_reg_ren_1
@22
exu_reg_swc_wrapper.dut.mid_reg_wdata[31:0]
exu_reg_swc_wrapper.dut.pc[31:0]
exu_reg_swc_wrapper.dut.reg_raddr_1[4:0]
exu_reg_swc_wrapper.dut.reg_rdata_1[31:0]
exu_reg_swc_wrapper.dut.reg_rdata_2[31:0]
@29
exu_reg_swc_wrapper.dut.reg_ren_1
@22
exu_reg_swc_wrapper.dut.reg_wdata[31:0]
exu_reg_swc_wrapper.pc[31:0]
exu_reg_swc_wrapper.reg_raddr_1[4:0]
exu_reg_swc_wrapper.reg_rdata_1[31:0]
exu_reg_swc_wrapper.reg_rdata_2[31:0]
@28
exu_reg_swc_wrapper.reg_ren_1
@22
exu_reg_swc_wrapper.reg_wdata[31:0]
@28
exu_reg_swc_wrapper.dec_xor
exu_reg_swc_wrapper.dut.dec_xor
@22
exu_reg_swc_wrapper.dec_rs1[4:0]
exu_reg_swc_wrapper.dut.dec_rs1[4:0]
exu_reg_swc_wrapper.dut.mid_reg_raddr_1[4:0]
@28
exu_reg_swc_wrapper.dut.mid_reg_ren_1
@22
exu_reg_swc_wrapper.dut.mid_reg_wdata[31:0]
exu_reg_swc_wrapper.dut.pc[31:0]
exu_reg_swc_wrapper.dut.reg_raddr_1[4:0]
exu_reg_swc_wrapper.dut.reg_rdata_1[31:0]
exu_reg_swc_wrapper.dut.reg_rdata_2[31:0]
@28
exu_reg_swc_wrapper.dut.reg_ren_1
@22
exu_reg_swc_wrapper.dut.reg_wdata[31:0]
exu_reg_swc_wrapper.pc[31:0]
exu_reg_swc_wrapper.reg_raddr_1[4:0]
exu_reg_swc_wrapper.reg_rdata_1[31:0]
exu_reg_swc_wrapper.reg_rdata_2[31:0]
@28
exu_reg_swc_wrapper.reg_ren_1
@22
exu_reg_swc_wrapper.reg_wdata[31:0]
@28
exu_reg_swc_wrapper.dec_xor
exu_reg_swc_wrapper.dut.dec_xor
@22
exu_reg_swc_wrapper.cycle_cnt[3:0]
@28
exu_reg_swc_wrapper.dec_add
exu_reg_swc_wrapper.dec_and
exu_reg_swc_wrapper.dec_or
@22
exu_reg_swc_wrapper.dec_rd[4:0]
exu_reg_swc_wrapper.dec_rs1[4:0]
exu_reg_swc_wrapper.dec_rs2[4:0]
@28
exu_reg_swc_wrapper.dec_sll
exu_reg_swc_wrapper.dec_slt
exu_reg_swc_wrapper.dec_sltu
exu_reg_swc_wrapper.dec_sra
exu_reg_swc_wrapper.dec_srl
exu_reg_swc_wrapper.dec_sub
exu_reg_swc_wrapper.dec_xor
@22
exu_reg_swc_wrapper.dut.cycle_cnt[3:0]
@28
exu_reg_swc_wrapper.dut.dec_add
exu_reg_swc_wrapper.dut.dec_and
exu_reg_swc_wrapper.dut.dec_or
@22
exu_reg_swc_wrapper.dut.dec_rd[4:0]
exu_reg_swc_wrapper.dut.dec_rs1[4:0]
exu_reg_swc_wrapper.dut.dec_rs2[4:0]
@28
exu_reg_swc_wrapper.dut.dec_sll
exu_reg_swc_wrapper.dut.dec_slt
exu_reg_swc_wrapper.dut.dec_sltu
exu_reg_swc_wrapper.dut.dec_sra
exu_reg_swc_wrapper.dut.dec_srl
exu_reg_swc_wrapper.dut.dec_sub
exu_reg_swc_wrapper.dut.dec_xor
exu_reg_swc_wrapper.dut.en
exu_reg_swc_wrapper.dut.exu_stall
exu_reg_swc_wrapper.dut.hclk
exu_reg_swc_wrapper.dut.hrstn
@22
exu_reg_swc_wrapper.dut.mid_reg_raddr_1[4:0]
exu_reg_swc_wrapper.dut.mid_reg_raddr_2[4:0]
@28
exu_reg_swc_wrapper.dut.mid_reg_ren_1
exu_reg_swc_wrapper.dut.mid_reg_ren_2
@22
exu_reg_swc_wrapper.dut.mid_reg_waddr[4:0]
exu_reg_swc_wrapper.dut.mid_reg_wdata[31:0]
@28
exu_reg_swc_wrapper.dut.mid_reg_wen
@22
exu_reg_swc_wrapper.dut.pc[31:0]
exu_reg_swc_wrapper.dut.reg_raddr_1[4:0]
exu_reg_swc_wrapper.dut.reg_raddr_2[4:0]
exu_reg_swc_wrapper.dut.reg_rdata_1[31:0]
exu_reg_swc_wrapper.dut.reg_rdata_2[31:0]
@28
exu_reg_swc_wrapper.dut.reg_ren_1
exu_reg_swc_wrapper.dut.reg_ren_2
@22
exu_reg_swc_wrapper.dut.reg_waddr[4:0]
exu_reg_swc_wrapper.dut.reg_wdata[31:0]
@28
exu_reg_swc_wrapper.dut.reg_wen
exu_reg_swc_wrapper.en
exu_reg_swc_wrapper.exu_stall
exu_reg_swc_wrapper.hclk
exu_reg_swc_wrapper.hrstn
@22
exu_reg_swc_wrapper.pc[31:0]
exu_reg_swc_wrapper.reg_raddr_1[4:0]
exu_reg_swc_wrapper.reg_raddr_2[4:0]
exu_reg_swc_wrapper.reg_rdata_1[31:0]
exu_reg_swc_wrapper.reg_rdata_2[31:0]
@28
exu_reg_swc_wrapper.reg_ren_1
exu_reg_swc_wrapper.reg_ren_2
@22
exu_reg_swc_wrapper.reg_waddr[4:0]
exu_reg_swc_wrapper.reg_wdata[31:0]
@28
exu_reg_swc_wrapper.reg_wen
[pattern_trace] 1
[pattern_trace] 0
