$date
	Fri Oct 22 02:41:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module primitive_tb $end
$var wire 1 ! tout $end
$var integer 32 " i [31:0] $end
$var reg 1 # ta $end
$var reg 1 $ tb $end
$scope module dut $end
$var wire 1 % i1 $end
$var wire 1 & i2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
b0 "
1!
$end
#5
0!
1$
1&
b1 "
#10
1#
1%
0$
0&
b10 "
#15
1!
1$
1&
b11 "
#20
b100 "
