Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 28 21:11:01 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_hdmi_out_timing_summary_routed.rpt -pb top_hdmi_out_timing_summary_routed.pb -rpx top_hdmi_out_timing_summary_routed.rpx -warn_on_violation
| Design       : top_hdmi_out
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.002        0.000                      0                  178        0.091        0.000                      0                  178        0.538        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk                               {0.000 5.000}        10.000          100.000         
  clk_out_371_25MHz_clk_wiz_720p  {0.000 1.347}        2.694           371.250         
  clk_out_74_25MHz_clk_wiz_720p   {0.000 6.734}        13.468          74.250          
  clkfbout_clk_wiz_720p           {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out_371_25MHz_clk_wiz_720p        0.208        0.000                      0                   55        0.122        0.000                      0                   55        0.538        0.000                       0                    58  
  clk_out_74_25MHz_clk_wiz_720p         8.881        0.000                      0                  120        0.131        0.000                      0                  120        6.234        0.000                       0                    66  
  clkfbout_clk_wiz_720p                                                                                                                                                            47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_74_25MHz_clk_wiz_720p   clk_out_371_25MHz_clk_wiz_720p        0.002        0.000                      0                   31        0.091        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_out_371_25MHz_clk_wiz_720p                                  
(none)                          clk_out_74_25MHz_clk_wiz_720p                                   
(none)                          clkfbout_clk_wiz_720p                                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_371_25MHz_clk_wiz_720p
  To Clock:  clk_out_371_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 TMDS_blue_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_blue_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.580ns (57.147%)  route 0.435ns (42.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( -0.236 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.829    -0.990    pix_clk_5x
    SLICE_X160Y138       FDRE                                         r  TMDS_blue_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  TMDS_blue_next_reg[0]/Q
                         net (fo=1, routed)           0.435    -0.099    TMDS_blue_next
    SLICE_X161Y138       LUT3 (Prop_lut3_I0_O)        0.124     0.025 r  TMDS_shift_blue[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.025    TMDS_shift_blue[1][0]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  TMDS_shift_blue_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.751 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.913    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -3.760 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -2.037    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -1.946 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.710    -0.236    pix_clk_5x
    SLICE_X161Y138       FDRE                                         r  TMDS_shift_blue_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.571     0.335    
                         clock uncertainty           -0.134     0.201    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.032     0.233    TMDS_shift_blue_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_blue_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.704ns (29.981%)  route 1.644ns (70.019%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.825    -0.994    pix_clk_5x
    SLICE_X161Y134       FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.456    -0.538 r  TMDS_mod5_reg[0][1]/Q
                         net (fo=25, routed)          0.996     0.458    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X163Y136       LUT5 (Prop_lut5_I3_O)        0.124     0.582 r  TMDS_shift_blue[0][2]_i_2/O
                         net (fo=1, routed)           0.648     1.230    encode_B/TMDS_shift_blue_reg[0][2]
    SLICE_X163Y136       LUT5 (Prop_lut5_I3_O)        0.124     1.354 r  encode_B/TMDS_shift_blue[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.354    encode_B_n_7
    SLICE_X163Y136       FDRE                                         r  TMDS_shift_blue_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X163Y136       FDRE                                         r  TMDS_shift_blue_reg[0][2]/C
                         clock pessimism              0.568     1.677    
                         clock uncertainty           -0.134     1.543    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.031     1.574    TMDS_shift_blue_reg[0][2]
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 TMDS_shift_green_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_green_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.580ns (57.940%)  route 0.421ns (42.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( -0.238 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.825    -0.994    pix_clk_5x
    SLICE_X163Y134       FDRE                                         r  TMDS_shift_green_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.456    -0.538 r  TMDS_shift_green_reg[0][1]/Q
                         net (fo=2, routed)           0.421    -0.117    TMDS_shift_green_reg_n_0_[0][1]
    SLICE_X160Y135       LUT3 (Prop_lut3_I1_O)        0.124     0.007 r  TMDS_shift_green[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.007    TMDS_shift_green[1][0]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  TMDS_shift_green_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.751 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.913    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -3.760 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -2.037    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -1.946 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708    -0.238    pix_clk_5x
    SLICE_X160Y135       FDRE                                         r  TMDS_shift_green_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.568     0.330    
                         clock uncertainty           -0.134     0.196    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.032     0.228    TMDS_shift_green_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_red_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.704ns (30.063%)  route 1.638ns (69.937%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.828    -0.991    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_mod5_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  TMDS_mod5_reg[0][0]/Q
                         net (fo=25, routed)          1.071     0.537    TMDS_mod5_reg_n_0_[0][0]
    SLICE_X163Y135       LUT5 (Prop_lut5_I2_O)        0.124     0.661 r  TMDS_shift_red[0][6]_i_2/O
                         net (fo=1, routed)           0.566     1.227    encode_R/TMDS_shift_red_reg[0][6]
    SLICE_X161Y135       LUT5 (Prop_lut5_I3_O)        0.124     1.351 r  encode_R/TMDS_shift_red[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.351    encode_R_n_2
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][6]/C
                         clock pessimism              0.568     1.677    
                         clock uncertainty           -0.134     1.543    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.032     1.575    TMDS_shift_red_reg[0][6]
  -------------------------------------------------------------------
                         required time                          1.575    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_red_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.704ns (30.256%)  route 1.623ns (69.744%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.828    -0.991    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_mod5_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 f  TMDS_mod5_reg[0][0]/Q
                         net (fo=25, routed)          0.804     0.269    TMDS_mod5_reg_n_0_[0][0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     0.393 r  TMDS_shift_red[0][7]_i_2/O
                         net (fo=25, routed)          0.819     1.212    encode_R/TMDS_shift_red_reg[0][0]_0
    SLICE_X161Y135       LUT5 (Prop_lut5_I2_O)        0.124     1.336 r  encode_R/TMDS_shift_red[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.336    encode_R_n_5
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][3]/C
                         clock pessimism              0.568     1.677    
                         clock uncertainty           -0.134     1.543    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.031     1.574    TMDS_shift_red_reg[0][3]
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_green_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.704ns (30.423%)  route 1.610ns (69.577%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.828    -0.991    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_mod5_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 f  TMDS_mod5_reg[0][0]/Q
                         net (fo=25, routed)          0.804     0.269    TMDS_mod5_reg_n_0_[0][0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     0.393 r  TMDS_shift_red[0][7]_i_2/O
                         net (fo=25, routed)          0.806     1.199    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X160Y136       LUT5 (Prop_lut5_I2_O)        0.124     1.323 r  encode_G/TMDS_shift_green[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.323    encode_G_n_4
    SLICE_X160Y136       FDRE                                         r  TMDS_shift_green_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X160Y136       FDRE                                         r  TMDS_shift_green_reg[0][5]/C
                         clock pessimism              0.568     1.677    
                         clock uncertainty           -0.134     1.543    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.031     1.574    TMDS_shift_green_reg[0][5]
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_red_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.704ns (30.521%)  route 1.603ns (69.479%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 1.108 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.828    -0.991    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_mod5_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 f  TMDS_mod5_reg[0][0]/Q
                         net (fo=25, routed)          0.804     0.269    TMDS_mod5_reg_n_0_[0][0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     0.393 r  TMDS_shift_red[0][7]_i_2/O
                         net (fo=25, routed)          0.799     1.192    encode_R/TMDS_shift_red_reg[0][0]_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I2_O)        0.124     1.316 r  encode_R/TMDS_shift_red[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.316    encode_R_n_6
    SLICE_X161Y134       FDRE                                         r  TMDS_shift_red_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707     1.108    pix_clk_5x
    SLICE_X161Y134       FDRE                                         r  TMDS_shift_red_reg[0][2]/C
                         clock pessimism              0.568     1.676    
                         clock uncertainty           -0.134     1.542    
    SLICE_X161Y134       FDRE (Setup_fdre_C_D)        0.031     1.573    TMDS_shift_red_reg[0][2]
  -------------------------------------------------------------------
                         required time                          1.573    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_red_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.704ns (30.548%)  route 1.601ns (69.452%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.828    -0.991    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_mod5_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 f  TMDS_mod5_reg[0][0]/Q
                         net (fo=25, routed)          0.804     0.269    TMDS_mod5_reg_n_0_[0][0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     0.393 r  TMDS_shift_red[0][7]_i_2/O
                         net (fo=25, routed)          0.797     1.190    encode_R/TMDS_shift_red_reg[0][0]_0
    SLICE_X161Y135       LUT5 (Prop_lut5_I2_O)        0.124     1.314 r  encode_R/TMDS_shift_red[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.314    encode_R_n_4
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][4]/C
                         clock pessimism              0.568     1.677    
                         clock uncertainty           -0.134     1.543    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.031     1.574    TMDS_shift_red_reg[0][4]
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_green_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.704ns (30.647%)  route 1.593ns (69.353%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 1.108 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.828    -0.991    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_mod5_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 f  TMDS_mod5_reg[0][0]/Q
                         net (fo=25, routed)          0.804     0.269    TMDS_mod5_reg_n_0_[0][0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     0.393 r  TMDS_shift_red[0][7]_i_2/O
                         net (fo=25, routed)          0.789     1.182    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X163Y134       LUT5 (Prop_lut5_I2_O)        0.124     1.306 r  encode_G/TMDS_shift_green[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.306    encode_G_n_8
    SLICE_X163Y134       FDRE                                         r  TMDS_shift_green_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707     1.108    pix_clk_5x
    SLICE_X163Y134       FDRE                                         r  TMDS_shift_green_reg[0][1]/C
                         clock pessimism              0.568     1.676    
                         clock uncertainty           -0.134     1.542    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)        0.032     1.574    TMDS_shift_green_reg[0][1]
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_blue_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.704ns (30.583%)  route 1.598ns (69.417%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 1.110 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.828    -0.991    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_mod5_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 f  TMDS_mod5_reg[0][0]/Q
                         net (fo=25, routed)          0.804     0.269    TMDS_mod5_reg_n_0_[0][0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     0.393 r  TMDS_shift_red[0][7]_i_2/O
                         net (fo=25, routed)          0.794     1.187    encode_B/TMDS_shift_blue_reg[0][0]_0
    SLICE_X162Y137       LUT5 (Prop_lut5_I2_O)        0.124     1.311 r  encode_B/TMDS_shift_blue[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.311    encode_B_n_9
    SLICE_X162Y137       FDRE                                         r  TMDS_shift_blue_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.709     1.110    pix_clk_5x
    SLICE_X162Y137       FDRE                                         r  TMDS_shift_blue_reg[0][0]/C
                         clock pessimism              0.568     1.678    
                         clock uncertainty           -0.134     1.544    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.077     1.621    TMDS_shift_blue_reg[0][0]
  -------------------------------------------------------------------
                         required time                          1.621    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  0.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            serial_and_pix_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  serial_and_pix_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.953    serial_and_pix_clk/inst/seq_reg2[0]
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.965    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -1.075    serial_and_pix_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            serial_and_pix_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  serial_and_pix_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.967    serial_and_pix_clk/inst/seq_reg2[6]
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.965    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    serial_and_pix_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TMDS_mod5_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_mod5_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p fall@1.347ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 0.452 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 0.693 - 1.347 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     1.590 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.030    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -0.509 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531     0.021    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.047 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.646     0.693    pix_clk_5x
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.167     0.860 r  TMDS_mod5_reg[1][0]/Q
                         net (fo=4, routed)           0.175     1.035    TMDS_mod5_reg[1][0]
    SLICE_X162Y138       LUT2 (Prop_lut2_I1_O)        0.045     1.080 r  TMDS_mod5[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.080    TMDS_mod5[1][1]_i_1_n_0
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.778 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.258    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -1.074 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -0.496    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.467 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.919     0.452    pix_clk_5x
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.241     0.693    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.125     0.818    TMDS_mod5_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_blue_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.154%)  route 0.217ns (53.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.644    -0.656    pix_clk_5x
    SLICE_X163Y136       FDRE                                         r  TMDS_shift_blue_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  TMDS_shift_blue_reg[0][2]/Q
                         net (fo=3, routed)           0.217    -0.298    encode_B/TMDS_shift_blue_reg[0][7][0]
    SLICE_X162Y137       LUT5 (Prop_lut5_I3_O)        0.045    -0.253 r  encode_B/TMDS_shift_blue[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    encode_B_n_9
    SLICE_X162Y137       FDRE                                         r  TMDS_shift_blue_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.917    -0.897    pix_clk_5x
    SLICE_X162Y137       FDRE                                         r  TMDS_shift_blue_reg[0][0]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120    -0.520    TMDS_shift_blue_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_shift_blue_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.645    -0.655    pix_clk_5x
    SLICE_X160Y137       FDRE                                         r  TMDS_shift_blue_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  TMDS_shift_blue_reg[0][8]/Q
                         net (fo=2, routed)           0.174    -0.340    encode_B/TMDS_shift_blue_reg[0][7][6]
    SLICE_X160Y137       LUT5 (Prop_lut5_I1_O)        0.045    -0.295 r  encode_B/TMDS_shift_blue[0][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    encode_B_n_2
    SLICE_X160Y137       FDRE                                         r  TMDS_shift_blue_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.917    -0.897    pix_clk_5x
    SLICE_X160Y137       FDRE                                         r  TMDS_shift_blue_reg[0][7]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X160Y137       FDRE (Hold_fdre_C_D)         0.092    -0.563    TMDS_shift_blue_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            serial_and_pix_clk/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  serial_and_pix_clk/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.848    serial_and_pix_clk/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  serial_and_pix_clk/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  serial_and_pix_clk/inst/clkout2_buf/I0
                         clock pessimism              0.565    -1.278    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.119    serial_and_pix_clk/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TMDS_mod5_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_mod5_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p fall@1.347ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.876%)  route 0.162ns (39.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 0.452 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 0.693 - 1.347 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     1.590 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.030    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -0.509 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531     0.021    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.047 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.646     0.693    pix_clk_5x
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.151     0.844 r  TMDS_mod5_reg[1][2]/Q
                         net (fo=3, routed)           0.162     1.006    TMDS_mod5_reg[1][2]
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.101     1.107 r  TMDS_mod5[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.107    TMDS_mod5[1][2]_i_1_n_0
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.778 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.258    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -1.074 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -0.496    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.467 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.919     0.452    pix_clk_5x
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.241     0.693    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.135     0.828    TMDS_mod5_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 TMDS_mod5_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_mod5_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p fall@1.347ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 0.452 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 0.693 - 1.347 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     1.590 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.030    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -0.509 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531     0.021    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.047 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.646     0.693    pix_clk_5x
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.151     0.844 f  TMDS_mod5_reg[1][2]/Q
                         net (fo=3, routed)           0.162     1.006    TMDS_mod5_reg[1][2]
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.098     1.104 r  TMDS_mod5[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.104    TMDS_mod5[1][0]_i_1_n_0
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.778 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.258    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -1.074 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -0.496    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.467 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.919     0.452    pix_clk_5x
    SLICE_X162Y138       FDRE                                         r  TMDS_mod5_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.241     0.693    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.124     0.817    TMDS_mod5_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            serial_and_pix_clk/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  serial_and_pix_clk/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.778    serial_and_pix_clk/inst/seq_reg2[3]
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.965    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -1.074    serial_and_pix_clk/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.074    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            serial_and_pix_clk/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  serial_and_pix_clk/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235    -0.775    serial_and_pix_clk/inst/seq_reg2[5]
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.965    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  serial_and_pix_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X83Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -1.072    serial_and_pix_clk/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.072    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_371_25MHz_clk_wiz_720p
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    serial_and_pix_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         2.694       0.538      BUFHCE_X0Y25     serial_and_pix_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         2.694       1.220      OLOGIC_X1Y140    toc/ODDR_inst_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         2.694       1.220      OLOGIC_X1Y136    toc/ODDR_inst_gren/C
Min Period        n/a     ODDR/C              n/a            1.474         2.694       1.220      OLOGIC_X1Y134    toc/ODDR_inst_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X160Y138   TMDS_blue_next_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X161Y134   TMDS_green_next_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X161Y137   TMDS_mod5_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X161Y134   TMDS_mod5_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X160Y138   TMDS_blue_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X160Y138   TMDS_blue_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_green_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_green_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y137   TMDS_mod5_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y137   TMDS_mod5_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_mod5_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_mod5_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X163Y136   TMDS_mod5_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X163Y136   TMDS_mod5_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X160Y138   TMDS_blue_next_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X160Y138   TMDS_blue_next_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_green_next_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_green_next_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y137   TMDS_mod5_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y137   TMDS_mod5_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_mod5_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X161Y134   TMDS_mod5_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X163Y136   TMDS_mod5_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X163Y136   TMDS_mod5_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  clk_out_74_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        8.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.828ns (20.888%)  route 3.136ns (79.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.627     2.967    CounterY[12]_i_1_n_0
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y135       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.828ns (20.888%)  route 3.136ns (79.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.627     2.967    CounterY[12]_i_1_n_0
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y135       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.828ns (20.888%)  route 3.136ns (79.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.627     2.967    CounterY[12]_i_1_n_0
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y135       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.828ns (20.888%)  route 3.136ns (79.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.627     2.967    CounterY[12]_i_1_n_0
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y135       FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y135       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.626%)  route 3.001ns (78.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.492     2.832    CounterY[12]_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[10]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y136       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.626%)  route 3.001ns (78.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.492     2.832    CounterY[12]_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[11]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y136       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[11]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.626%)  route 3.001ns (78.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.492     2.832    CounterY[12]_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[12]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y136       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[12]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.626%)  route 3.001ns (78.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 11.882 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.492     2.832    CounterY[12]_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    11.882    pix_clk
    SLICE_X156Y136       FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.568    12.449    
                         clock uncertainty           -0.172    12.277    
    SLICE_X156Y136       FDRE (Setup_fdre_C_R)       -0.429    11.848    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.142ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.368%)  route 2.874ns (77.632%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 11.881 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.365     2.705    CounterY[12]_i_1_n_0
    SLICE_X156Y134       FDRE                                         r  CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.705    11.881    pix_clk
    SLICE_X156Y134       FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.568    12.448    
                         clock uncertainty           -0.172    12.276    
    SLICE_X156Y134       FDRE (Setup_fdre_C_R)       -0.429    11.847    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  9.142    

Slack (MET) :             9.142ns  (required time - arrival time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.468ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.368%)  route 2.874ns (77.632%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 11.881 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.822    -0.997    pix_clk
    SLICE_X157Y133       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y133       FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  CounterX_reg[5]/Q
                         net (fo=4, routed)           1.097     0.556    CounterX[5]
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124     0.680 r  CounterX[12]_i_4/O
                         net (fo=1, routed)           0.650     1.330    CounterX[12]_i_4_n_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.124     1.454 r  CounterX[12]_i_1/O
                         net (fo=27, routed)          0.762     2.216    CounterY
    SLICE_X157Y135       LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  CounterY[12]_i_1/O
                         net (fo=12, routed)          0.365     2.705    CounterY[12]_i_1_n_0
    SLICE_X156Y134       FDRE                                         r  CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.035    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     8.361 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    10.084    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.175 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.705    11.881    pix_clk
    SLICE_X156Y134       FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism              0.568    12.448    
                         clock uncertainty           -0.172    12.276    
    SLICE_X156Y134       FDRE (Setup_fdre_C_R)       -0.429    11.847    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  9.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            serial_and_pix_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p_en_clk
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  serial_and_pix_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.944    serial_and_pix_clk/inst/seq_reg1[0]
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  serial_and_pix_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p_en_clk
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.075    -1.075    serial_and_pix_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            serial_and_pix_clk/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p_en_clk
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  serial_and_pix_clk/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065    -0.957    serial_and_pix_clk/inst/seq_reg1[6]
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  serial_and_pix_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p_en_clk
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    serial_and_pix_clk/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 CounterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.040%)  route 0.171ns (47.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643    -0.657    pix_clk
    SLICE_X157Y134       FDRE                                         r  CounterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  CounterX_reg[10]/Q
                         net (fo=5, routed)           0.171    -0.344    CounterX[10]
    SLICE_X158Y134       LUT6 (Prop_lut6_I4_O)        0.045    -0.299 r  DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.299    DrawArea0
    SLICE_X158Y134       FDRE                                         r  DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914    -0.900    pix_clk
    SLICE_X158Y134       FDRE                                         r  DrawArea_reg/C
                         clock pessimism              0.257    -0.643    
    SLICE_X158Y134       FDRE (Hold_fdre_C_D)         0.120    -0.523    DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.641    -0.659    encode_B/clk_out_74_25MHz
    SLICE_X158Y132       FDRE                                         r  encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.164    -0.495 r  encode_B/balance_acc_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.357    encode_B/balance_acc[1]
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.045    -0.312 r  encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.312    encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X158Y132       FDRE                                         r  encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.912    -0.902    encode_B/clk_out_74_25MHz
    SLICE_X158Y132       FDRE                                         r  encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.243    -0.659    
    SLICE_X158Y132       FDRE (Hold_fdre_C_D)         0.121    -0.538    encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 serial_and_pix_clk/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            serial_and_pix_clk/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  serial_and_pix_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p_en_clk
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  serial_and_pix_clk/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.903    serial_and_pix_clk/inst/seq_reg1[1]
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  serial_and_pix_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p_en_clk
    SLICE_X82Y146        FDRE                                         r  serial_and_pix_clk/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.017    -1.133    serial_and_pix_clk/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.133    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.229ns (66.839%)  route 0.114ns (33.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643    -0.657    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  encode_R/balance_acc_reg[3]/Q
                         net (fo=6, routed)           0.114    -0.415    encode_R/balance_acc[3]
    SLICE_X159Y134       LUT5 (Prop_lut5_I4_O)        0.101    -0.314 r  encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    encode_R/balance_acc[0]_i_1_n_0
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914    -0.900    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.243    -0.657    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.105    -0.552    encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.452%)  route 0.154ns (44.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643    -0.657    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  encode_R/balance_acc_reg[0]/Q
                         net (fo=6, routed)           0.154    -0.362    encode_R/balance_acc[0]
    SLICE_X159Y134       LUT5 (Prop_lut5_I2_O)        0.051    -0.311 r  encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.311    encode_R/balance_acc[3]_i_2_n_0
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914    -0.900    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.243    -0.657    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.107    -0.550    encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.230ns (66.741%)  route 0.115ns (33.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643    -0.657    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  encode_R/balance_acc_reg[3]/Q
                         net (fo=6, routed)           0.115    -0.414    encode_R/balance_acc[3]
    SLICE_X159Y134       LUT4 (Prop_lut4_I2_O)        0.102    -0.312 r  encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    encode_R/balance_acc[1]_i_1_n_0
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914    -0.900    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.243    -0.657    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.104    -0.553    encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CounterX_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.773%)  route 0.195ns (51.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643    -0.657    pix_clk
    SLICE_X157Y134       FDRE                                         r  CounterX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  CounterX_reg[12]/Q
                         net (fo=5, routed)           0.195    -0.320    CounterX[12]
    SLICE_X158Y134       LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.275    hSync0
    SLICE_X158Y134       FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914    -0.900    pix_clk
    SLICE_X158Y134       FDRE                                         r  hSync_reg/C
                         clock pessimism              0.257    -0.643    
    SLICE_X158Y134       FDRE (Hold_fdre_C_D)         0.121    -0.522    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643    -0.657    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  encode_R/balance_acc_reg[0]/Q
                         net (fo=6, routed)           0.154    -0.362    encode_R/balance_acc[0]
    SLICE_X159Y134       LUT5 (Prop_lut5_I2_O)        0.045    -0.317 r  encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    encode_R/balance_acc[2]_i_1_n_0
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914    -0.900    encode_R/clk_out_74_25MHz
    SLICE_X159Y134       FDRE                                         r  encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.243    -0.657    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.092    -0.565    encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_74_25MHz_clk_wiz_720p
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    serial_and_pix_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         13.468      11.313     BUFHCE_X0Y24     serial_and_pix_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X157Y134   CounterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X157Y134   CounterX_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X157Y134   CounterX_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X157Y132   CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X157Y132   CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X157Y132   CounterX_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y132   CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y132   CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y134   CounterX_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y132   CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X157Y132   CounterX_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_720p
  To Clock:  clkfbout_clk_wiz_720p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_720p
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    serial_and_pix_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  clk_out_371_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_green_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.546%)  route 1.690ns (74.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825    -0.994    encode_G/clk_out_74_25MHz
    SLICE_X160Y134       FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.456    -0.538 r  encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           1.690     1.153    encode_G/TMDS_reg_n_0_[3]
    SLICE_X162Y135       LUT5 (Prop_lut5_I0_O)        0.124     1.277 r  encode_G/TMDS_shift_green[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.277    encode_G_n_6
    SLICE_X162Y135       FDRE                                         r  TMDS_shift_green_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X162Y135       FDRE                                         r  TMDS_shift_green_reg[0][3]/C
                         clock pessimism              0.383     1.493    
                         clock uncertainty           -0.292     1.200    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.079     1.279    TMDS_shift_green_reg[0][3]
  -------------------------------------------------------------------
                         required time                          1.279    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_green_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.266%)  route 1.628ns (73.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825    -0.994    encode_G/clk_out_74_25MHz
    SLICE_X159Y135       FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.538 r  encode_G/TMDS_reg[0]/Q
                         net (fo=4, routed)           1.628     1.090    encode_G/TMDS_reg[0]_0
    SLICE_X163Y135       LUT5 (Prop_lut5_I0_O)        0.124     1.214 r  encode_G/TMDS_shift_green[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.214    encode_G_n_9
    SLICE_X163Y135       FDRE                                         r  TMDS_shift_green_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X163Y135       FDRE                                         r  TMDS_shift_green_reg[0][0]/C
                         clock pessimism              0.383     1.493    
                         clock uncertainty           -0.292     1.200    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.029     1.229    TMDS_shift_green_reg[0][0]
  -------------------------------------------------------------------
                         required time                          1.229    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_blue_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.718ns (33.078%)  route 1.453ns (66.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.826    -0.993    encode_B/clk_out_74_25MHz
    SLICE_X159Y137       FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y137       FDRE (Prop_fdre_C_Q)         0.419    -0.574 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.453     0.879    encode_B/TMDS_reg_n_0_[2]
    SLICE_X163Y136       LUT5 (Prop_lut5_I0_O)        0.299     1.178 r  encode_B/TMDS_shift_blue[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.178    encode_B_n_7
    SLICE_X163Y136       FDRE                                         r  TMDS_shift_blue_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X163Y136       FDRE                                         r  TMDS_shift_blue_reg[0][2]/C
                         clock pessimism              0.383     1.493    
                         clock uncertainty           -0.292     1.200    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.031     1.231    TMDS_shift_blue_reg[0][2]
  -------------------------------------------------------------------
                         required time                          1.231    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_green_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.580ns (26.723%)  route 1.590ns (73.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825    -0.994    encode_G/clk_out_74_25MHz
    SLICE_X160Y134       FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDSE (Prop_fdse_C_Q)         0.456    -0.538 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.590     1.053    encode_G/TMDS_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I0_O)        0.124     1.177 r  encode_G/TMDS_shift_green[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.177    encode_G_n_7
    SLICE_X161Y136       FDRE                                         r  TMDS_shift_green_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X161Y136       FDRE                                         r  TMDS_shift_green_reg[0][2]/C
                         clock pessimism              0.383     1.493    
                         clock uncertainty           -0.292     1.200    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.031     1.231    TMDS_shift_green_reg[0][2]
  -------------------------------------------------------------------
                         required time                          1.231    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_blue_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.580ns (27.060%)  route 1.563ns (72.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 1.111 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.826    -0.993    encode_B/clk_out_74_25MHz
    SLICE_X159Y137       FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.537 r  encode_B/TMDS_reg[0]/Q
                         net (fo=4, routed)           1.563     1.027    encode_B/Q[0]
    SLICE_X160Y138       LUT5 (Prop_lut5_I0_O)        0.124     1.151 r  encode_B/TMDS_shift_blue[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.151    encode_B_n_8
    SLICE_X160Y138       FDRE                                         r  TMDS_shift_blue_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.710     1.111    pix_clk_5x
    SLICE_X160Y138       FDRE                                         r  TMDS_shift_blue_reg[0][1]/C
                         clock pessimism              0.383     1.495    
                         clock uncertainty           -0.292     1.202    
    SLICE_X160Y138       FDRE (Setup_fdre_C_D)        0.029     1.231    TMDS_shift_blue_reg[0][1]
  -------------------------------------------------------------------
                         required time                          1.231    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_green_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.456ns (22.308%)  route 1.588ns (77.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 1.108 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825    -0.994    encode_G/clk_out_74_25MHz
    SLICE_X159Y135       FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.538 r  encode_G/TMDS_reg[0]/Q
                         net (fo=4, routed)           1.588     1.050    encode_G_n_10
    SLICE_X161Y134       FDRE                                         r  TMDS_green_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707     1.108    pix_clk_5x
    SLICE_X161Y134       FDRE                                         r  TMDS_green_next_reg[0]/C
                         clock pessimism              0.383     1.492    
                         clock uncertainty           -0.292     1.199    
    SLICE_X161Y134       FDRE (Setup_fdre_C_D)       -0.058     1.141    TMDS_green_next_reg[0]
  -------------------------------------------------------------------
                         required time                          1.141    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_green_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.897%)  route 1.576ns (73.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 1.107 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825    -0.994    encode_G/clk_out_74_25MHz
    SLICE_X160Y134       FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDSE (Prop_fdse_C_Q)         0.456    -0.538 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.576     1.039    encode_G/TMDS_reg_n_0_[2]
    SLICE_X158Y136       LUT5 (Prop_lut5_I0_O)        0.124     1.163 r  encode_G/TMDS_shift_green[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.163    encode_G_n_3
    SLICE_X158Y136       FDRE                                         r  TMDS_shift_green_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.706     1.107    pix_clk_5x
    SLICE_X158Y136       FDRE                                         r  TMDS_shift_green_reg[0][6]/C
                         clock pessimism              0.383     1.491    
                         clock uncertainty           -0.292     1.198    
    SLICE_X158Y136       FDRE (Setup_fdre_C_D)        0.079     1.277    TMDS_shift_green_reg[0][6]
  -------------------------------------------------------------------
                         required time                          1.277    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_red_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.642ns (30.533%)  route 1.461ns (69.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 1.108 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825    -0.994    encode_R/clk_out_74_25MHz
    SLICE_X162Y134       FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.518    -0.476 r  encode_R/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.461     0.985    encode_R/TMDS[2]
    SLICE_X161Y134       LUT5 (Prop_lut5_I0_O)        0.124     1.109 r  encode_R/TMDS_shift_red[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.109    encode_R_n_6
    SLICE_X161Y134       FDRE                                         r  TMDS_shift_red_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707     1.108    pix_clk_5x
    SLICE_X161Y134       FDRE                                         r  TMDS_shift_red_reg[0][2]/C
                         clock pessimism              0.383     1.492    
                         clock uncertainty           -0.292     1.199    
    SLICE_X161Y134       FDRE (Setup_fdre_C_D)        0.031     1.230    TMDS_shift_red_reg[0][2]
  -------------------------------------------------------------------
                         required time                          1.230    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_green_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.755%)  route 1.510ns (72.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 1.109 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825    -0.994    encode_G/clk_out_74_25MHz
    SLICE_X160Y134       FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.456    -0.538 r  encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           1.510     0.972    encode_G/TMDS_reg_n_0_[3]
    SLICE_X160Y136       LUT5 (Prop_lut5_I0_O)        0.124     1.096 r  encode_G/TMDS_shift_green[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.096    encode_G_n_2
    SLICE_X160Y136       FDRE                                         r  TMDS_shift_green_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.708     1.109    pix_clk_5x
    SLICE_X160Y136       FDRE                                         r  TMDS_shift_green_reg[0][7]/C
                         clock pessimism              0.383     1.493    
                         clock uncertainty           -0.292     1.200    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.029     1.229    TMDS_shift_green_reg[0][7]
  -------------------------------------------------------------------
                         required time                          1.229    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_blue_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.694ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.642ns (30.237%)  route 1.481ns (69.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 1.107 - 2.694 ) 
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          1.826    -0.993    encode_B/clk_out_74_25MHz
    SLICE_X158Y137       FDRE                                         r  encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.475 r  encode_B/TMDS_reg[3]/Q
                         net (fo=2, routed)           1.481     1.006    encode_B/TMDS_reg_n_0_[3]
    SLICE_X158Y136       LUT5 (Prop_lut5_I0_O)        0.124     1.130 r  encode_B/TMDS_shift_blue[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.130    encode_B_n_6
    SLICE_X158Y136       FDRE                                         r  TMDS_shift_blue_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.694     2.694 r  
    R4                                                0.000     2.694 r  clk (IN)
                         net (fo=0)                   0.000     2.694    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.098 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.260    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.413 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723    -0.690    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.599 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.706     1.107    pix_clk_5x
    SLICE_X158Y136       FDRE                                         r  TMDS_shift_blue_reg[0][3]/C
                         clock pessimism              0.383     1.491    
                         clock uncertainty           -0.292     1.198    
    SLICE_X158Y136       FDRE (Setup_fdre_C_D)        0.079     1.277    TMDS_shift_blue_reg[0][3]
  -------------------------------------------------------------------
                         required time                          1.277    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_red_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.271%)  route 0.613ns (76.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.642    -0.658    encode_R/clk_out_74_25MHz
    SLICE_X159Y133       FDRE                                         r  encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  encode_R/TMDS_reg[3]/Q
                         net (fo=2, routed)           0.613     0.096    encode_R/TMDS[3]
    SLICE_X163Y136       LUT5 (Prop_lut5_I0_O)        0.045     0.141 r  encode_R/TMDS_shift_red[0][7]_i_1/O
                         net (fo=1, routed)           0.000     0.141    encode_R_n_1
    SLICE_X163Y136       FDRE                                         r  TMDS_shift_red_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.916    -0.898    pix_clk_5x
    SLICE_X163Y136       FDRE                                         r  TMDS_shift_red_reg[0][7]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.292    -0.041    
    SLICE_X163Y136       FDRE (Hold_fdre_C_D)         0.091     0.050    TMDS_shift_red_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_blue_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.271%)  route 0.613ns (76.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    encode_B/clk_out_74_25MHz
    SLICE_X159Y137       FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  encode_B/TMDS_reg[0]/Q
                         net (fo=4, routed)           0.613     0.098    encode_B/Q[0]
    SLICE_X161Y137       LUT5 (Prop_lut5_I0_O)        0.045     0.143 r  encode_B/TMDS_shift_blue[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.143    encode_B_n_4
    SLICE_X161Y137       FDRE                                         r  TMDS_shift_blue_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.917    -0.897    pix_clk_5x
    SLICE_X161Y137       FDRE                                         r  TMDS_shift_blue_reg[0][5]/C
                         clock pessimism              0.565    -0.332    
                         clock uncertainty            0.292    -0.040    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.092     0.052    TMDS_shift_blue_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_blue_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.184%)  route 0.616ns (76.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643    -0.657    encode_B/clk_out_74_25MHz
    SLICE_X159Y136       FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.616     0.100    encode_B/TMDS_reg_n_0_[8]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.045     0.145 r  encode_B/TMDS_shift_blue[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.145    encode_B_n_1
    SLICE_X160Y137       FDRE                                         r  TMDS_shift_blue_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.917    -0.897    pix_clk_5x
    SLICE_X160Y137       FDRE                                         r  TMDS_shift_blue_reg[0][8]/C
                         clock pessimism              0.565    -0.332    
                         clock uncertainty            0.292    -0.040    
    SLICE_X160Y137       FDRE (Hold_fdre_C_D)         0.091     0.051    TMDS_shift_blue_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_red_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.851%)  route 0.628ns (77.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.642    -0.658    encode_R/clk_out_74_25MHz
    SLICE_X159Y133       FDRE                                         r  encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  encode_R/TMDS_reg[3]/Q
                         net (fo=2, routed)           0.628     0.111    encode_R/TMDS[3]
    SLICE_X161Y135       LUT5 (Prop_lut5_I0_O)        0.045     0.156 r  encode_R/TMDS_shift_red[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.156    encode_R_n_5
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.916    -0.898    pix_clk_5x
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][3]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.292    -0.041    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.092     0.051    TMDS_shift_red_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_red_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.449%)  route 0.612ns (74.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    encode_R/clk_out_74_25MHz
    SLICE_X162Y134       FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  encode_R/TMDS_reg[0]/Q
                         net (fo=4, routed)           0.612     0.120    encode_R/TMDS_reg[0]_0[0]
    SLICE_X161Y135       LUT5 (Prop_lut5_I0_O)        0.045     0.165 r  encode_R/TMDS_shift_red[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.165    encode_R_n_7
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.916    -0.898    pix_clk_5x
    SLICE_X161Y135       FDRE                                         r  TMDS_shift_red_reg[0][1]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.292    -0.041    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.091     0.050    TMDS_shift_red_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_green_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.531%)  route 0.640ns (77.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.642    -0.658    encode_G/clk_out_74_25MHz
    SLICE_X159Y133       FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.517 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.640     0.123    encode_G/TMDS_reg_n_0_[9]
    SLICE_X160Y133       LUT2 (Prop_lut2_I0_O)        0.045     0.168 r  encode_G/TMDS_shift_green[0][9]_i_1/O
                         net (fo=1, routed)           0.000     0.168    encode_G_n_1
    SLICE_X160Y133       FDRE                                         r  TMDS_shift_green_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.914    -0.900    pix_clk_5x
    SLICE_X160Y133       FDRE                                         r  TMDS_shift_green_reg[0][9]/C
                         clock pessimism              0.565    -0.335    
                         clock uncertainty            0.292    -0.043    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.091     0.048    TMDS_shift_green_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_red_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.156%)  route 0.622ns (74.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    encode_R/clk_out_74_25MHz
    SLICE_X162Y134       FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  encode_R/TMDS_reg[0]/Q
                         net (fo=4, routed)           0.622     0.130    encode_R/TMDS_reg[0]_0[0]
    SLICE_X161Y134       LUT5 (Prop_lut5_I0_O)        0.045     0.175 r  encode_R/TMDS_shift_red[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.175    encode_R_n_8
    SLICE_X161Y134       FDRE                                         r  TMDS_shift_red_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.915    -0.899    pix_clk_5x
    SLICE_X161Y134       FDRE                                         r  TMDS_shift_red_reg[0][0]/C
                         clock pessimism              0.565    -0.334    
                         clock uncertainty            0.292    -0.042    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.092     0.050    TMDS_shift_red_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_blue_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.227ns (26.365%)  route 0.634ns (73.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    encode_B/clk_out_74_25MHz
    SLICE_X159Y137       FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y137       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.634     0.106    encode_B/TMDS_reg_n_0_[2]
    SLICE_X162Y136       LUT5 (Prop_lut5_I0_O)        0.099     0.205 r  encode_B/TMDS_shift_blue[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.205    encode_B_n_5
    SLICE_X162Y136       FDRE                                         r  TMDS_shift_blue_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.916    -0.898    pix_clk_5x
    SLICE_X162Y136       FDRE                                         r  TMDS_shift_blue_reg[0][4]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.292    -0.041    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121     0.080    TMDS_shift_blue_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_red_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.061%)  route 0.625ns (74.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    encode_R/clk_out_74_25MHz
    SLICE_X162Y134       FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  encode_R/TMDS_reg[0]/Q
                         net (fo=4, routed)           0.625     0.133    encode_R/TMDS_reg[0]_0[0]
    SLICE_X161Y136       LUT5 (Prop_lut5_I0_O)        0.045     0.178 r  encode_R/TMDS_shift_red[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.178    encode_R_n_3
    SLICE_X161Y136       FDRE                                         r  TMDS_shift_red_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.916    -0.898    pix_clk_5x
    SLICE_X161Y136       FDRE                                         r  TMDS_shift_red_reg[0][5]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.292    -0.041    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.091     0.050    TMDS_shift_red_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            TMDS_shift_blue_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.246ns (27.839%)  route 0.638ns (72.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    encode_B/clk_out_74_25MHz
    SLICE_X158Y137       FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.638     0.130    encode_B/TMDS_reg_n_0_[9]
    SLICE_X162Y136       LUT2 (Prop_lut2_I0_O)        0.098     0.228 r  encode_B/TMDS_shift_blue[0][9]_i_1/O
                         net (fo=1, routed)           0.000     0.228    encode_B_n_0
    SLICE_X162Y136       FDRE                                         r  TMDS_shift_blue_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.916    -0.898    pix_clk_5x
    SLICE_X162Y136       FDRE                                         r  TMDS_shift_blue_reg[0][9]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.292    -0.041    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121     0.080    TMDS_shift_blue_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.147    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_371_25MHz_clk_wiz_720p
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toc/ODDR_inst_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.822 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.055    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -3.377 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -1.568    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -1.472 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.831     0.358    toc/CLK
    OLOGIC_X1Y134        ODDR                                         f  toc/ODDR_inst_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     0.830 r  toc/ODDR_inst_red/Q
                         net (fo=1, routed)           0.001     0.831    toc/TMDS_shift_red
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     2.729 r  toc/OBUFDS_red/OB
                         net (fo=0)                   0.000     2.729    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_gren/C
                            (falling edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.822 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.055    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -3.377 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -1.568    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -1.472 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.832     0.359    toc/CLK
    OLOGIC_X1Y136        ODDR                                         f  toc/ODDR_inst_gren/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     0.831 r  toc/ODDR_inst_gren/Q
                         net (fo=1, routed)           0.001     0.832    toc/TMDS_shift_green
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     2.728 r  toc/OBUFDS_green/OB
                         net (fo=0)                   0.000     2.728    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.822 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.055    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -3.377 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -1.568    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -1.472 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.831     0.358    toc/CLK
    OLOGIC_X1Y134        ODDR                                         f  toc/ODDR_inst_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     0.830 r  toc/ODDR_inst_red/Q
                         net (fo=1, routed)           0.001     0.831    toc/TMDS_shift_red
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     2.728 r  toc/OBUFDS_red/O
                         net (fo=0)                   0.000     2.728    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_gren/C
                            (falling edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.822 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.055    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -3.377 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -1.568    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -1.472 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.832     0.359    toc/CLK
    OLOGIC_X1Y136        ODDR                                         f  toc/ODDR_inst_gren/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     0.831 r  toc/ODDR_inst_gren/Q
                         net (fo=1, routed)           0.001     0.832    toc/TMDS_shift_green
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     2.727 r  toc/OBUFDS_green/O
                         net (fo=0)                   0.000     2.727    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.822 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.055    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -3.377 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -1.568    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -1.472 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.835     0.362    toc/CLK
    OLOGIC_X1Y140        ODDR                                         f  toc/ODDR_inst_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     0.834 r  toc/ODDR_inst_blue/Q
                         net (fo=1, routed)           0.001     0.835    toc/TMDS_shift_blue
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     2.720 r  toc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.720    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    R4                                                0.000     1.347 f  clk (IN)
                         net (fo=0)                   0.000     1.347    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.822 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.055    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -3.377 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -1.568    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -1.472 f  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.835     0.362    toc/CLK
    OLOGIC_X1Y140        ODDR                                         f  toc/ODDR_inst_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     0.834 r  toc/ODDR_inst_blue/Q
                         net (fo=1, routed)           0.001     0.835    toc/TMDS_shift_blue
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     2.719 r  toc/OBUFDS_blue/O
                         net (fo=0)                   0.000     2.719    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toc/ODDR_inst_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.638    -0.662    toc/CLK
    OLOGIC_X1Y140        ODDR                                         r  toc/ODDR_inst_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  toc/ODDR_inst_blue/Q
                         net (fo=1, routed)           0.001    -0.484    toc/TMDS_shift_blue
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     0.349 r  toc/OBUFDS_blue/O
                         net (fo=0)                   0.000     0.349    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.638    -0.662    toc/CLK
    OLOGIC_X1Y140        ODDR                                         r  toc/ODDR_inst_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  toc/ODDR_inst_blue/Q
                         net (fo=1, routed)           0.001    -0.484    toc/TMDS_shift_blue
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     0.350 r  toc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.350    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_gren/C
                            (rising edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.636    -0.664    toc/CLK
    OLOGIC_X1Y136        ODDR                                         r  toc/ODDR_inst_gren/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  toc/ODDR_inst_gren/Q
                         net (fo=1, routed)           0.001    -0.486    toc/TMDS_shift_green
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     0.358 r  toc/OBUFDS_green/O
                         net (fo=0)                   0.000     0.358    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_gren/C
                            (rising edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.636    -0.664    toc/CLK
    OLOGIC_X1Y136        ODDR                                         r  toc/ODDR_inst_gren/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  toc/ODDR_inst_gren/Q
                         net (fo=1, routed)           0.001    -0.486    toc/TMDS_shift_green
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     0.359 r  toc/OBUFDS_green/OB
                         net (fo=0)                   0.000     0.359    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.636    -0.664    toc/CLK
    OLOGIC_X1Y134        ODDR                                         r  toc/ODDR_inst_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  toc/ODDR_inst_red/Q
                         net (fo=1, routed)           0.001    -0.486    toc/TMDS_shift_red
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     0.359 r  toc/OBUFDS_red/O
                         net (fo=0)                   0.000     0.359    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toc/ODDR_inst_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.636    -0.664    toc/CLK
    OLOGIC_X1Y134        ODDR                                         r  toc/ODDR_inst_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  toc/ODDR_inst_red/Q
                         net (fo=1, routed)           0.001    -0.486    toc/TMDS_shift_red
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     0.360 r  toc/OBUFDS_red/OB
                         net (fo=0)                   0.000     0.360    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 1.964ns (28.426%)  route 4.946ns (71.574%))
  Logic Levels:           2  (BUFGCTRL=1 OBUFDS=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p fall edge)
                                                      6.734     6.734 f  
    R4                                                0.000     6.734 f  clk (IN)
                         net (fo=0)                   0.000     6.734    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.209 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.442    serial_and_pix_clk/inst/clk_clk_wiz_720p
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432     2.010 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808     3.819    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.915 f  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          3.137     7.052    toc/clk_out_74_25MHz
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.920 r  toc/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.920    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 1.963ns (28.416%)  route 4.946ns (71.584%))
  Logic Levels:           2  (BUFGCTRL=1 OBUFDS=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p fall edge)
                                                      6.734     6.734 f  
    R4                                                0.000     6.734 f  clk (IN)
                         net (fo=0)                   0.000     6.734    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.209 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.442    serial_and_pix_clk/inst/clk_clk_wiz_720p
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432     2.010 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808     3.819    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.915 f  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          3.137     7.052    toc/clk_out_74_25MHz
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.919 f  toc/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.919    hdmi_tx_clk_p
    T1                                                                f  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 0.842ns (38.672%)  route 1.335ns (61.328%))
  Logic Levels:           2  (BUFGCTRL=1 OBUFDS=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.804    -0.495    toc/clk_out_74_25MHz
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     0.321 r  toc/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.321    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 0.843ns (38.700%)  route 1.335ns (61.300%))
  Logic Levels:           2  (BUFGCTRL=1 OBUFDS=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    serial_and_pix_clk/inst/clk_clk_wiz_720p
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  serial_and_pix_clk/inst/clkout1_buf/O
                         net (fo=56, routed)          0.804    -0.495    toc/clk_out_74_25MHz
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     0.322 r  toc/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.322    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_720p
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_720p'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_720p fall edge)
                                                     25.000    25.000 f  
    R4                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431    25.431 f  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.911    serial_and_pix_clk/inst/clk_clk_wiz_720p
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332    22.579 f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579    23.157    serial_and_pix_clk/inst/clkfbout_clk_wiz_720p
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.186 f  serial_and_pix_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.872    24.058    serial_and_pix_clk/inst/clkfbout_buf_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_720p'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    serial_and_pix_clk/inst/clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  serial_and_pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    serial_and_pix_clk/inst/clk_clk_wiz_720p
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    serial_and_pix_clk/inst/clkfbout_clk_wiz_720p
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  serial_and_pix_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    serial_and_pix_clk/inst/clkfbout_buf_clk_wiz_720p
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  serial_and_pix_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





