&fmc_spi {
	clk0_ad9523: ad9523-1@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "ad9523-1";
		reg = <0>;
		spi-cpol;
		spi-cpha;

		spi-max-frequency = <1000000>;
		clock-output-names = "ad9523_out0", "ad9523_out1", "ad9523_out2", "ad9523_out3", "ad9523_out4", "ad9523_out5", "ad9523_out6", "ad9523_out7", "ad9523_out8", "ad9523_out9", "ad9523_out10", "ad9523_out11", "ad9523_out12", "ad9523_out13";
		adi,vcxo-freq = <250000000>;
		adi,spi-3wire-enable;
		adi,pll1-bypass-enable;
		adi,osc-in-diff-enable;

		adi,pll2-charge-pump-current-nA = <413000>;
		adi,pll2-ndiv-a-cnt = <0>;
		adi,pll2-ndiv-b-cnt = <3>;

		adi,pll2-r2-div = <1>;
		adi,pll2-vco-diff-m1 = <3>;
		adi,pll2-vco-diff-m2 = <3>;

		adi,rpole2 = <0>;
		adi,rzero = <7>;
		adi,cpole1 = <2>;

		ad9523_0_c2:channel@2 {
			reg = <2>;
			adi,extended-name = "ADC_CLK";
			adi,driver-mode = <2>;
			adi,divider-phase = <1>;
			adi,channel-divider = <4>;
		};

		ad9523_0_c3:channel@3 {
			reg = <3>;
			adi,extended-name = "ADC_SYSREF";
			adi,driver-mode = <2>;
			adi,divider-phase = <1>;
			adi,channel-divider = <256>;
		};

		ad9523_0_c4:channel@4 {
			reg = <4>;
			adi,extended-name = "ADC_CLK_FMC";
			adi,driver-mode = <2>;
			adi,divider-phase = <1>;
			adi,channel-divider = <4>;
		};

		ad9523_0_c5:channel@5 {
			reg = <5>;
			adi,extended-name = "FMC_ADC_SYSREF";
			adi,driver-mode = <2>;
			adi,divider-phase = <1>;
			adi,channel-divider = <256>;
		};

		ad9523_0_c8:channel@8 {
			reg = <8>;
			adi,extended-name = "DAC_REFCLK";
			adi,driver-mode = <2>;
			adi,divider-phase = <1>;
			adi,channel-divider = <16>;
		};

		ad9523_0_c10:channel@10 {
			reg = <10>;
			adi,extended-name = "DAC_DCO";
			adi,driver-mode = <2>;
			adi,divider-phase = <1>;
			adi,channel-divider = <2>;
		};

		ad9523_0_c13:channel@13 {
			reg = <13>;
			adi,extended-name = "DAC_CLK";
			adi,driver-mode = <2>;
			adi,divider-phase = <1>;
			adi,channel-divider = <1>;
		};
	};

	dac0_ad9122: ad9122@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "ad9122";
		reg = <1>;
		spi-cpol;
		spi-cpha;
		spi-max-frequency = <1000000>;
		clocks = <&clk0_ad9523 10>,  <&clk0_ad9523 13>, <&clk0_ad9523 8>;
		clock-names = "data_clk", "dac_clk", "ref_clk";

		adi,spi-3wire-enable;
	};

	adc0_ad9250: ad9250@2 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "ad9250";
		reg = <2>;
		spi-max-frequency = <1000000>;
		spi-cpol;
		spi-cpha;
		clocks = <&axi_ad9250_jesd>;
		clock-names = "adc_clk";
	};
};
