<!-- set: ai sw=1 ts=1 sta et -->
<!-- A diagram for the iCE40 PLB "Logic Cell" is shown in;
      http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf
      Architecture iCE40 LP/HX Family Data Sheet
       * Figure 2-2. PLB Block Diagram

     It is 8 x (SB_CARRY + SB_LUT4 + FF)
  -->
<pb_type name="BLK_TL-PLB" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- LUT inputs -->
 <input  name="lutff_0/in"       num_pins="4"/>
 <input  name="lutff_1/in"       num_pins="4"/>
 <input  name="lutff_2/in"       num_pins="4"/>
 <input  name="lutff_3/in"       num_pins="4"/>
 <input  name="lutff_4/in"       num_pins="4"/>
 <input  name="lutff_5/in"       num_pins="4"/>
 <input  name="lutff_6/in"       num_pins="4"/>
 <input  name="lutff_7/in"       num_pins="4"/>

 <!-- D flip-flop controls -->
 <clock  name="lutff_global/clk" num_pins="1"/>
 <input  name="lutff_global/cen" num_pins="1"/>
 <input  name="lutff_global/s_r" num_pins="1"/>

 <!-- D flip-flop outputs -->
 <output name="lutff_0/out"      num_pins="1"/>
 <output name="lutff_1/out"      num_pins="1"/>
 <output name="lutff_2/out"      num_pins="1"/>
 <output name="lutff_3/out"      num_pins="1"/>
 <output name="lutff_4/out"      num_pins="1"/>
 <output name="lutff_5/out"      num_pins="1"/>
 <output name="lutff_6/out"      num_pins="1"/>
 <output name="lutff_7/out"      num_pins="1"/>

 <!-- Fast Carry chain -->
 <input  name="FCIN"   num_pins="1"/>
 <output name="FCOUT"  num_pins="1"/>

 <!-- A BLK_IG-PLB contains the same 'cell' repeated 8 times. -->
 <pb_type name="BLK_IG-PLB" num_pb="1">
  <xi:include href="../../../../cells/plb/plb.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
 </pb_type>

 <pb_type name="SB_CARRY" num_pb="2" blif_model=".subckt SB_CARRY">
  <input  name="I1" num_pins="1"/>
  <input  name="CI" num_pins="1"/>
  <input  name="I0" num_pins="1"/>
  <output name="CO" num_pins="1"/>
  <delay_constant max="10e-12" in_port="SB_CARRY.CI" out_port="SB_CARRY.CO"/>
  <delay_constant max="10e-12" in_port="SB_CARRY.I1" out_port="SB_CARRY.CO"/>
  <delay_constant max="10e-12" in_port="SB_CARRY.I0" out_port="SB_CARRY.CO"/>
  <metadata>
   <meta name="hlc_property">enable_carry</meta>
  </metadata>
 </pb_type>

 <interconnect>
  <!-- LUT inputs -->
  <direct><port type="input" name="lutff_0/in"/><port type="output" name="I0" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_1/in"/><port type="output" name="I1" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_2/in"/><port type="output" name="I2" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_3/in"/><port type="output" name="I3" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_4/in"/><port type="output" name="I4" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_5/in"/><port type="output" name="I5" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_6/in"/><port type="output" name="I6" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_7/in"/><port type="output" name="I7" from="BLK_IG-PLB"/></direct>

  <!-- D flip-flop controls -->
  <direct><port type="input" name="lutff_global/clk"/><port type="output" name="CLK" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_global/s_r"/><port type="output" name="SR" from="BLK_IG-PLB"/></direct>
  <direct><port type="input" name="lutff_global/cen"/><port type="output" name="EN" from="BLK_IG-PLB"/></direct>

  <!-- D flip-flop outputs -->
  <direct><port type="input" name="O0" from="BLK_IG-PLB" /><port type="output" name="lutff_0/out" from="BLK_TL-PLB"/></direct>
  <direct><port type="input" name="O1" from="BLK_IG-PLB" /><port type="output" name="lutff_1/out" from="BLK_TL-PLB"/></direct>
  <direct><port type="input" name="O2" from="BLK_IG-PLB" /><port type="output" name="lutff_2/out" from="BLK_TL-PLB"/></direct>
  <direct><port type="input" name="O3" from="BLK_IG-PLB" /><port type="output" name="lutff_3/out" from="BLK_TL-PLB"/></direct>
  <direct><port type="input" name="O4" from="BLK_IG-PLB" /><port type="output" name="lutff_4/out" from="BLK_TL-PLB"/></direct>
  <direct><port type="input" name="O5" from="BLK_IG-PLB" /><port type="output" name="lutff_5/out" from="BLK_TL-PLB"/></direct>
  <direct><port type="input" name="O6" from="BLK_IG-PLB" /><port type="output" name="lutff_6/out" from="BLK_TL-PLB"/></direct>
  <direct><port type="input" name="O7" from="BLK_IG-PLB" /><port type="output" name="lutff_7/out" from="BLK_TL-PLB"/></direct>

  <!-- Fast Carry chain
  <direct><port type="input" name="FCIN"/><port type="output" name="FCIN" from="BLK_IG-PLB" /></direct>
  <direct><port type="input" name="FCOUT" from="BLK_IG-PLB" /><port type="output" name="FCOUT"/></direct>
       -->
  <direct>
   <port type="input" name="FCIN"/><port type="output" name="CI" from="SB_CARRY[0]" />
   <pack_pattern name="CTEMP" in_port="BLK_TL-PLB.FCIN" out_port="SB_CARRY[0].CI" />
		</direct>

  <direct>
			<port type="input" name="lutff_0/in[1]"/><port type="output" name="I0" from="SB_CARRY[0]" />
		</direct>
  <direct>
			<port type="input" name="lutff_0/in[2]"/><port type="output" name="I1" from="SB_CARRY[0]" />
		</direct>

  <direct>
   <port type="input" name="CO" from="SB_CARRY[0]" /><port type="output" name="CI" from="SB_CARRY[1]" />
   <pack_pattern name="CTEMP" in_port="SB_CARRY[0].CO" out_port="SB_CARRY[1].CI" />
		</direct>
  <mux>
			<port type="input" name="CO" from="SB_CARRY[0]" /><port type="output" name="I0[0]" from="BLK_IG-PLB" />
   <pack_pattern name="CTEMP" in_port="SB_CARRY[0].CO" out_port="BLK_IG-PLB.I0[0]" />
		</mux>

  <direct>
			<port type="input" name="lutff_1/in[1]"/><port type="output" name="I0" from="SB_CARRY[1]" />
		</direct>
  <direct>
			<port type="input" name="lutff_1/in[2]"/><port type="output" name="I1" from="SB_CARRY[1]" />
		</direct>

  <direct>
   <port type="input" from="SB_CARRY[1]" name="CO"/><port type="output" name="FCOUT" />
   <pack_pattern name="CTEMP" in_port="SB_CARRY[1].CO" out_port="BLK_TL-PLB.FCOUT" />
		</direct>
  <mux>
			<port type="input" name="CO" from="SB_CARRY[1]" /><port type="output" name="I1[0]" from="BLK_IG-PLB" />
   <pack_pattern name="CTEMP" in_port="SB_CARRY[1].CO" out_port="BLK_IG-PLB.I1[0]" />
		</mux>

 </interconnect>
 <pinlocations pattern="custom">
  <loc side="right" xoffset="0" yoffset="0">
   BLK_TL-PLB.lutff_0/in
   BLK_TL-PLB.lutff_1/in
   BLK_TL-PLB.lutff_2/in
   BLK_TL-PLB.lutff_3/in
   BLK_TL-PLB.lutff_4/in
   BLK_TL-PLB.lutff_5/in
   BLK_TL-PLB.lutff_6/in
   BLK_TL-PLB.lutff_7/in

   BLK_TL-PLB.lutff_global/clk
   BLK_TL-PLB.lutff_global/cen
   BLK_TL-PLB.lutff_global/s_r
   BLK_TL-PLB.lutff_0/out
   BLK_TL-PLB.lutff_1/out
   BLK_TL-PLB.lutff_2/out
   BLK_TL-PLB.lutff_3/out
   BLK_TL-PLB.lutff_4/out
   BLK_TL-PLB.lutff_5/out
   BLK_TL-PLB.lutff_6/out
   BLK_TL-PLB.lutff_7/out
  </loc>
  <loc side="top" xoffset="0" yoffset="0">
   BLK_TL-PLB.FCIN
  </loc>
  <loc side="bottom" xoffset="0" yoffset="0">
   BLK_TL-PLB.FCOUT
  </loc>
 </pinlocations>

 <switchblock_locations pattern="external_full_internal_straight"/>

 <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
  <!-- Carry chain doesn't connect to the interconnect -->
  <fc_override fc_type="frac" fc_val="0.0" port_name="FCOUT" />
  <fc_override fc_type="frac" fc_val="0.0" port_name="FCIN"  />
 </fc>
 <metadata>
  <meta name="hlc_tile">logic_tile</meta>
 </metadata>
</pb_type>
