;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SPL -9, @-12
	MOV -7, <-20
	MOV -7, <-20
	ADD -130, 9
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	ADD -130, 9
	MOV #200, 300
	ADD -130, 9
	MOV #200, 300
	MOV -7, <-20
	MOV -7, <-40
	SUB 12, @10
	MOV -4, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP <0, @2
	MOV @121, 103
	MOV -9, <-20
	SUB 41, @-19
	JMZ 0, <-742
	MOV #200, 300
	MOV -7, <-20
	JMN @12, #201
	SUB @124, 106
	SUB @124, 106
	SUB @124, 106
	SPL @111
	SUB @127, 106
	CMP 41, @-19
	CMP 41, @-19
	SPL -9, @-12
	ADD 210, 30
	ADD 210, 30
	CMP 411, @191
	CMP 411, @191
	SLT #-11, @0
	ADD 210, 30
	SPL -9, @-12
	SUB 411, @191
	SPL -9, @-12
	SUB 411, @191
	CMP 41, @-19
	SUB 411, @191
	SPL -9, @-12
	SUB 411, @191
