Analysis & Synthesis report for ASIP
Fri May 21 11:18:22 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DataMemory2:DataRAM2|altsyncram:RAM_rtl_0|altsyncram_76s1:auto_generated
 15. Source assignments for DataMemory:DataRAM1|altsyncram:RAM_rtl_0|altsyncram_e3s1:auto_generated
 16. Parameter Settings for User Entity Instance: mux_:muxPC2
 17. Parameter Settings for User Entity Instance: Fetch:fetch|PC:pcflipflop
 18. Parameter Settings for User Entity Instance: Fetch:fetch|sumador:add1
 19. Parameter Settings for User Entity Instance: Fetch:fetch|mux_:muxMode
 20. Parameter Settings for User Entity Instance: pipeLine:pipeInstrFtoD
 21. Parameter Settings for User Entity Instance: pipeLine:pipePCFtoD
 22. Parameter Settings for User Entity Instance: Decode:decode|mux_:muxA1
 23. Parameter Settings for User Entity Instance: Decode:decode|mux_:muxA2
 24. Parameter Settings for User Entity Instance: pipeDecotoExe:pipeDtoE
 25. Parameter Settings for User Entity Instance: pipeLine:pipeRA1DtoE
 26. Parameter Settings for User Entity Instance: pipeLine:pipeRA2DtoE
 27. Parameter Settings for User Entity Instance: pipeLine:pipeOpDtoE
 28. Parameter Settings for User Entity Instance: pipeLine:pipetxtDtoE
 29. Parameter Settings for User Entity Instance: mux3_1:muxRD1E
 30. Parameter Settings for User Entity Instance: mux3_1:muxRD2E
 31. Parameter Settings for User Entity Instance: Execute:execute|mux_:muxRegOrInmExt
 32. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU
 33. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|sumALU:sumAlu
 34. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|resALU:resAlu
 35. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|mulALU:mulAlu
 36. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|divALU:divAlu
 37. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|andALU:andAlu
 38. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|orALU:orAlu
 39. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|flagN:fN
 40. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|flagZ:fZ
 41. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|flagO:fO
 42. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|shiftL:sl
 43. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|shiftR:sr
 44. Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|muxALU:muxalu
 45. Parameter Settings for User Entity Instance: Execute:execute|CondUnit:unidadCond|flipflop:ff1
 46. Parameter Settings for User Entity Instance: Execute:execute|CondUnit:unidadCond|flipflop:ff2
 47. Parameter Settings for User Entity Instance: pipeExetoMem:pipeEtoM
 48. Parameter Settings for User Entity Instance: mux_:muxModeMem
 49. Parameter Settings for User Entity Instance: mux_:muxMemoryOrAlu
 50. Parameter Settings for Inferred Entity Instance: DataMemory2:DataRAM2|altsyncram:RAM_rtl_0
 51. Parameter Settings for Inferred Entity Instance: DataMemory:DataRAM1|altsyncram:RAM_rtl_0
 52. Parameter Settings for Inferred Entity Instance: Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "pipeMemtoWBack:pipeMtoW"
 55. Port Connectivity Checks: "DataMemory2:DataRAM2"
 56. Port Connectivity Checks: "DataMemory:DataRAM1"
 57. Port Connectivity Checks: "pipeExetoMem:pipeEtoM"
 58. Port Connectivity Checks: "pipeLine:pipetxtDtoE"
 59. Port Connectivity Checks: "pipeLine:pipeOpDtoE"
 60. Port Connectivity Checks: "pipeLine:pipeRA2DtoE"
 61. Port Connectivity Checks: "pipeLine:pipeRA1DtoE"
 62. Port Connectivity Checks: "Decode:decode|mux_:muxA1"
 63. Port Connectivity Checks: "Fetch:fetch|sumador:add1"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 21 11:18:22 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ASIP                                        ;
; Top-level Entity Name           ; Procesador                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 789                                         ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,719,877                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Procesador         ; ASIP               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; DataMemory.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/DataMemory.sv                             ;         ;
; Alu.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv                                    ;         ;
; andALU.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/andALU.sv                                 ;         ;
; divALU.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/divALU.sv                                 ;         ;
; flagZ.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flagZ.sv                                  ;         ;
; InstrucMemory.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory.sv                          ;         ;
; mulALU.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/mulALU.sv                                 ;         ;
; muxALU.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/muxALU.sv                                 ;         ;
; orALU.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/orALU.sv                                  ;         ;
; RegFile.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/RegFile.sv                                ;         ;
; resALU.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/resALU.sv                                 ;         ;
; shiftL.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/shiftL.sv                                 ;         ;
; shiftR.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/shiftR.sv                                 ;         ;
; sumALU.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/sumALU.sv                                 ;         ;
; flagN.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flagN.sv                                  ;         ;
; flagO.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flagO.sv                                  ;         ;
; PC.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/PC.sv                                     ;         ;
; sumador.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/sumador.sv                                ;         ;
; muxflag.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/muxflag.sv                                ;         ;
; mux_.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/mux_.sv                                   ;         ;
; Procesador.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv                             ;         ;
; Fetch.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Fetch.sv                                  ;         ;
; pipeLine.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv                               ;         ;
; Decode.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Decode.sv                                 ;         ;
; Extend.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Extend.sv                                 ;         ;
; ControlUnit.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/ControlUnit.sv                            ;         ;
; pipeDecotoExe.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeDecotoExe.sv                          ;         ;
; pipeContUnitDtoE.sv                                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeContUnitDtoE.sv                       ;         ;
; Execute.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Execute.sv                                ;         ;
; CondUnit.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondUnit.sv                               ;         ;
; flipflop.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flipflop.sv                               ;         ;
; CondCheck.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondCheck.sv                              ;         ;
; pipeExetoMem.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeExetoMem.sv                           ;         ;
; pipeCondUnitEtoM.sv                                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeCondUnitEtoM.sv                       ;         ;
; pipeMemtoWBack.sv                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeMemtoWBack.sv                         ;         ;
; ForwardUnit.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/ForwardUnit.sv                            ;         ;
; mux3_1.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/mux3_1.sv                                 ;         ;
; StallUnit.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/StallUnit.sv                              ;         ;
; InstrucMemory2.sv                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory2.sv                         ;         ;
; DataMemory2.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/DataMemory2.sv                            ;         ;
; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/ramdatos1.txt   ; yes             ; Auto-Found File                                       ; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/ramdatos1.txt                                              ;         ;
; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/ramdatos2.txt   ; yes             ; Auto-Found File                                       ; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/ramdatos2.txt                                              ;         ;
; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/rominstruc1.txt ; yes             ; Auto-Found File                                       ; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/rominstruc1.txt                                            ;         ;
; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/rominstruc2.txt ; yes             ; Auto-Found File                                       ; /users/danie/onedrive/documentos/tec/arqui 1/proyectos/proyecto grupal/files/rominstruc2.txt                                            ;         ;
; altsyncram.tdf                                                                               ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;         ;
; stratix_ram_block.inc                                                                        ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;         ;
; lpm_mux.inc                                                                                  ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;         ;
; lpm_decode.inc                                                                               ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;         ;
; aglobal201.inc                                                                               ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/aglobal201.inc                                                                                 ;         ;
; a_rdenreg.inc                                                                                ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;         ;
; altrom.inc                                                                                   ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/altrom.inc                                                                                     ;         ;
; altram.inc                                                                                   ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/altram.inc                                                                                     ;         ;
; altdpram.inc                                                                                 ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;         ;
; db/altsyncram_76s1.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/altsyncram_76s1.tdf                    ;         ;
; db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif ;         ;
; db/decode_uma.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/decode_uma.tdf                         ;         ;
; db/mux_dhb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/mux_dhb.tdf                            ;         ;
; db/altsyncram_e3s1.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/altsyncram_e3s1.tdf                    ;         ;
; db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif                                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif  ;         ;
; lpm_divide.tdf                                                                               ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                 ;         ;
; abs_divider.inc                                                                              ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/abs_divider.inc                                                                                ;         ;
; sign_div_unsign.inc                                                                          ; yes             ; Megafunction                                          ; d:/intel/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                            ;         ;
; db/lpm_divide_3dm.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/lpm_divide_3dm.tdf                     ;         ;
; db/sign_div_unsign_9nh.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/sign_div_unsign_9nh.tdf                ;         ;
; db/alt_u_div_o2f.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/alt_u_div_o2f.tdf                      ;         ;
+----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1633      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2521      ;
;     -- 7 input functions                    ; 27        ;
;     -- 6 input functions                    ; 654       ;
;     -- 5 input functions                    ; 908       ;
;     -- 4 input functions                    ; 585       ;
;     -- <=3 input functions                  ; 347       ;
;                                             ;           ;
; Dedicated logic registers                   ; 789       ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 3719877   ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1251      ;
; Total fan-out                               ; 23141     ;
; Average fan-out                             ; 6.02      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Procesador                                     ; 2521 (1)            ; 789 (0)                   ; 3719877           ; 2          ; 36   ; 0            ; |Procesador                                                                                                                                       ; Procesador          ; work         ;
;    |DataMemory2:DataRAM2|                       ; 104 (0)             ; 6 (0)                     ; 1852200           ; 0          ; 0    ; 0            ; |Procesador|DataMemory2:DataRAM2                                                                                                                  ; DataMemory2         ; work         ;
;       |altsyncram:RAM_rtl_0|                    ; 104 (0)             ; 6 (0)                     ; 1852200           ; 0          ; 0    ; 0            ; |Procesador|DataMemory2:DataRAM2|altsyncram:RAM_rtl_0                                                                                             ; altsyncram          ; work         ;
;          |altsyncram_76s1:auto_generated|       ; 104 (0)             ; 6 (6)                     ; 1852200           ; 0          ; 0    ; 0            ; |Procesador|DataMemory2:DataRAM2|altsyncram:RAM_rtl_0|altsyncram_76s1:auto_generated                                                              ; altsyncram_76s1     ; work         ;
;             |decode_uma:decode2|                ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|DataMemory2:DataRAM2|altsyncram:RAM_rtl_0|altsyncram_76s1:auto_generated|decode_uma:decode2                                           ; decode_uma          ; work         ;
;             |mux_dhb:mux3|                      ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|DataMemory2:DataRAM2|altsyncram:RAM_rtl_0|altsyncram_76s1:auto_generated|mux_dhb:mux3                                                 ; mux_dhb             ; work         ;
;    |DataMemory:DataRAM1|                        ; 124 (0)             ; 6 (0)                     ; 1867677           ; 0          ; 0    ; 0            ; |Procesador|DataMemory:DataRAM1                                                                                                                   ; DataMemory          ; work         ;
;       |altsyncram:RAM_rtl_0|                    ; 124 (0)             ; 6 (0)                     ; 1867677           ; 0          ; 0    ; 0            ; |Procesador|DataMemory:DataRAM1|altsyncram:RAM_rtl_0                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_e3s1:auto_generated|       ; 124 (0)             ; 6 (6)                     ; 1867677           ; 0          ; 0    ; 0            ; |Procesador|DataMemory:DataRAM1|altsyncram:RAM_rtl_0|altsyncram_e3s1:auto_generated                                                               ; altsyncram_e3s1     ; work         ;
;             |decode_uma:decode2|                ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|DataMemory:DataRAM1|altsyncram:RAM_rtl_0|altsyncram_e3s1:auto_generated|decode_uma:decode2                                            ; decode_uma          ; work         ;
;             |mux_dhb:mux3|                      ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|DataMemory:DataRAM1|altsyncram:RAM_rtl_0|altsyncram_e3s1:auto_generated|mux_dhb:mux3                                                  ; mux_dhb             ; work         ;
;    |Decode:decode|                              ; 25 (0)              ; 480 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Decode:decode                                                                                                                         ; Decode              ; work         ;
;       |ControlUnit:CU|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Decode:decode|ControlUnit:CU                                                                                                          ; ControlUnit         ; work         ;
;       |RegFile:RF|                              ; 15 (15)             ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Decode:decode|RegFile:RF                                                                                                              ; RegFile             ; work         ;
;       |mux_:muxA1|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Decode:decode|mux_:muxA1                                                                                                              ; mux_                ; work         ;
;       |mux_:muxA2|                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Decode:decode|mux_:muxA2                                                                                                              ; mux_                ; work         ;
;    |Execute:execute|                            ; 1546 (0)            ; 2 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Procesador|Execute:execute                                                                                                                       ; Execute             ; work         ;
;       |Alu:ALU|                                 ; 1512 (0)            ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU                                                                                                               ; Alu                 ; work         ;
;          |divALU:divAlu|                        ; 1103 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|divALU:divAlu                                                                                                 ; divALU              ; work         ;
;             |lpm_divide:Div0|                   ; 1103 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_3dm:auto_generated|  ; 1103 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;                   |sign_div_unsign_9nh:divider| ; 1103 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                      |alt_u_div_o2f:divider|    ; 1103 (1103)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;          |mulALU:mulAlu|                        ; 14 (14)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|mulALU:mulAlu                                                                                                 ; mulALU              ; work         ;
;          |muxALU:muxalu|                        ; 207 (207)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|muxALU:muxalu                                                                                                 ; muxALU              ; work         ;
;          |muxflag:mf|                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|muxflag:mf                                                                                                    ; muxflag             ; work         ;
;          |resALU:resAlu|                        ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|resALU:resAlu                                                                                                 ; resALU              ; work         ;
;          |shiftL:sl|                            ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|shiftL:sl                                                                                                     ; shiftL              ; work         ;
;          |shiftR:sr|                            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|shiftR:sr                                                                                                     ; shiftR              ; work         ;
;          |sumALU:sumAlu|                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|Alu:ALU|sumALU:sumAlu                                                                                                 ; sumALU              ; work         ;
;       |CondUnit:unidadCond|                     ; 2 (2)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|CondUnit:unidadCond                                                                                                   ; CondUnit            ; work         ;
;          |flipflop:ff1|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|CondUnit:unidadCond|flipflop:ff1                                                                                      ; flipflop            ; work         ;
;          |flipflop:ff2|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|CondUnit:unidadCond|flipflop:ff2                                                                                      ; flipflop            ; work         ;
;       |mux_:muxRegOrInmExt|                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Execute:execute|mux_:muxRegOrInmExt                                                                                                   ; mux_                ; work         ;
;    |Fetch:fetch|                                ; 169 (0)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Fetch:fetch                                                                                                                           ; Fetch               ; work         ;
;       |InstrucMemory2:ROM2|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Fetch:fetch|InstrucMemory2:ROM2                                                                                                       ; InstrucMemory2      ; work         ;
;       |InstrucMemory:ROM1|                      ; 136 (136)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Fetch:fetch|InstrucMemory:ROM1                                                                                                        ; InstrucMemory       ; work         ;
;       |PC:pcflipflop|                           ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Fetch:fetch|PC:pcflipflop                                                                                                             ; PC                  ; work         ;
;       |sumador:add1|                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|Fetch:fetch|sumador:add1                                                                                                              ; sumador             ; work         ;
;    |ForwardUnit:forwardU|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|ForwardUnit:forwardU                                                                                                                  ; ForwardUnit         ; work         ;
;    |StallUnit:ldrHazard|                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|StallUnit:ldrHazard                                                                                                                   ; StallUnit           ; work         ;
;    |mux3_1:muxRD1E|                             ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|mux3_1:muxRD1E                                                                                                                        ; mux3_1              ; work         ;
;    |mux3_1:muxRD2E|                             ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|mux3_1:muxRD2E                                                                                                                        ; mux3_1              ; work         ;
;    |mux_:muxMemoryOrAlu|                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|mux_:muxMemoryOrAlu                                                                                                                   ; mux_                ; work         ;
;    |mux_:muxModeMem|                            ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|mux_:muxModeMem                                                                                                                       ; mux_                ; work         ;
;    |pipeCondUnitEtoM:pipeCondEtoM|              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeCondUnitEtoM:pipeCondEtoM                                                                                                         ; pipeCondUnitEtoM    ; work         ;
;    |pipeContUnitDtoE:pipeCUDtoE|                ; 6 (6)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeContUnitDtoE:pipeCUDtoE                                                                                                           ; pipeContUnitDtoE    ; work         ;
;    |pipeDecotoExe:pipeDtoE|                     ; 328 (328)           ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeDecotoExe:pipeDtoE                                                                                                                ; pipeDecotoExe       ; work         ;
;    |pipeExetoMem:pipeEtoM|                      ; 0 (0)               ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeExetoMem:pipeEtoM                                                                                                                 ; pipeExetoMem        ; work         ;
;    |pipeLine:pipeInstrFtoD|                     ; 15 (15)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeLine:pipeInstrFtoD                                                                                                                ; pipeLine            ; work         ;
;    |pipeLine:pipeOpDtoE|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeLine:pipeOpDtoE                                                                                                                   ; pipeLine            ; work         ;
;    |pipeLine:pipePCFtoD|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeLine:pipePCFtoD                                                                                                                   ; pipeLine            ; work         ;
;    |pipeLine:pipeRA1DtoE|                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeLine:pipeRA1DtoE                                                                                                                  ; pipeLine            ; work         ;
;    |pipeLine:pipeRA2DtoE|                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeLine:pipeRA2DtoE                                                                                                                  ; pipeLine            ; work         ;
;    |pipeLine:pipetxtDtoE|                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeLine:pipetxtDtoE                                                                                                                  ; pipeLine            ; work         ;
;    |pipeMemtoWBack:pipeMtoW|                    ; 0 (0)               ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Procesador|pipeMemtoWBack:pipeMtoW                                                                                                               ; pipeMemtoWBack      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                       ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+
; DataMemory2:DataRAM2|altsyncram:RAM_rtl_0|altsyncram_76s1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 264600       ; 7            ; 264600       ; 7            ; 1852200 ; db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif ;
; DataMemory:DataRAM1|altsyncram:RAM_rtl_0|altsyncram_e3s1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 266811       ; 7            ; 266811       ; 7            ; 1867677 ; db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+--------------------------------------------+-----------------------------------------------+
; Register name                              ; Reason for Removal                            ;
+--------------------------------------------+-----------------------------------------------+
; pipeMemtoWBack:pipeMtoW|RData[6..9,11..31] ; Merged with pipeMemtoWBack:pipeMtoW|RData[10] ;
; pipeContUnitDtoE:pipeCUDtoE|NoWrite        ; Merged with pipeContUnitDtoE:pipeCUDtoE|FlagW ;
; pipeDecotoExe:pipeDtoE|immExt[17..31]      ; Merged with pipeDecotoExe:pipeDtoE|immExt[16] ;
; Total Number of Removed Registers = 41     ;                                               ;
+--------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 789   ;
; Number of registers using Synchronous Clear  ; 645   ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 297   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 578   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+-------------------------------------+--------------------------------+------+
; Register Name                       ; Megafunction                   ; Type ;
+-------------------------------------+--------------------------------+------+
; DataMemory2:DataRAM2|RDataAux[0..6] ; DataMemory2:DataRAM2|RAM_rtl_0 ; RAM  ;
; DataMemory:DataRAM1|RDataAux[0..6]  ; DataMemory:DataRAM1|RAM_rtl_0  ; RAM  ;
+-------------------------------------+--------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Procesador|pipeLine:pipetxtDtoE|state[0]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Procesador|pipeContUnitDtoE:pipeCUDtoE|ALUControl[0]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[0][13]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[1][20]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[2][1]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[3][23]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[4][1]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[5][30]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[6][7]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[7][6]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[8][18]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[9][0]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[10][7]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[11][0]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[12][22]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[13][18]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|Decode:decode|RegFile:RF|regF[14][3]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Procesador|pipeLine:pipePCFtoD|state[10]                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Procesador|pipeLine:pipeInstrFtoD|state[8]               ;
; 18:1               ; 32 bits   ; 384 LEs       ; 320 LEs              ; 64 LEs                 ; Yes        ; |Procesador|pipeDecotoExe:pipeDtoE|RD2[31]                ;
; 19:1               ; 32 bits   ; 384 LEs       ; 320 LEs              ; 64 LEs                 ; Yes        ; |Procesador|pipeDecotoExe:pipeDtoE|RD1[24]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Procesador|mux3_1:muxRD2E|Mux28                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Procesador|mux3_1:muxRD1E|Mux9                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Procesador|Execute:execute|Alu:ALU|shiftR:sr|ShiftRight0 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Procesador|Execute:execute|Alu:ALU|shiftL:sl|ShiftLeft0  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |Procesador|Execute:execute|Alu:ALU|shiftR:sr|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Procesador|Execute:execute|Alu:ALU|shiftL:sl|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Procesador|Execute:execute|Alu:ALU|shiftL:sl|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Procesador|Execute:execute|Alu:ALU|shiftR:sr|ShiftRight0 ;
; 23:1               ; 12 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; No         ; |Procesador|Execute:execute|Alu:ALU|muxALU:muxalu|Mux8    ;
; 23:1               ; 12 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; No         ; |Procesador|Execute:execute|Alu:ALU|muxALU:muxalu|Mux21   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; No         ; |Procesador|Execute:execute|Alu:ALU|muxALU:muxalu|Mux0    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; No         ; |Procesador|Execute:execute|Alu:ALU|muxALU:muxalu|Mux31   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory2:DataRAM2|altsyncram:RAM_rtl_0|altsyncram_76s1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DataRAM1|altsyncram:RAM_rtl_0|altsyncram_e3s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_:muxPC2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; bits           ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:fetch|PC:pcflipflop ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:fetch|sumador:add1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:fetch|mux_:muxMode ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; bits           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeLine:pipeInstrFtoD ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; bits           ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeLine:pipePCFtoD ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; bits           ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode:decode|mux_:muxA1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; bits           ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode:decode|mux_:muxA2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; bits           ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeDecotoExe:pipeDtoE ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; bits           ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeLine:pipeRA1DtoE ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; bits           ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeLine:pipeRA2DtoE ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; bits           ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeLine:pipeOpDtoE ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; bits           ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeLine:pipetxtDtoE ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; bits           ; 1     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3_1:muxRD1E ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; bits           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3_1:muxRD2E ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; bits           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|mux_:muxRegOrInmExt ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; bits           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|sumALU:sumAlu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|resALU:resAlu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|mulALU:mulAlu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|divALU:divAlu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|andALU:andAlu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|orALU:orAlu ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|flagN:fN ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|flagZ:fZ ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|flagO:fO ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|shiftL:sl ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|shiftR:sr ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|Alu:ALU|muxALU:muxalu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|CondUnit:unidadCond|flipflop:ff1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; bits           ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:execute|CondUnit:unidadCond|flipflop:ff2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; bits           ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeExetoMem:pipeEtoM ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; bits           ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_:muxModeMem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bits           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_:muxMemoryOrAlu ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; bits           ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory2:DataRAM2|altsyncram:RAM_rtl_0      ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped        ;
; WIDTH_A                            ; 7                                         ; Untyped        ;
; WIDTHAD_A                          ; 19                                        ; Untyped        ;
; NUMWORDS_A                         ; 264600                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 7                                         ; Untyped        ;
; WIDTHAD_B                          ; 19                                        ; Untyped        ;
; NUMWORDS_B                         ; 264600                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_76s1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:DataRAM1|altsyncram:RAM_rtl_0      ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped        ;
; WIDTH_A                            ; 7                                        ; Untyped        ;
; WIDTHAD_A                          ; 19                                       ; Untyped        ;
; NUMWORDS_A                         ; 266811                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 7                                        ; Untyped        ;
; WIDTHAD_B                          ; 19                                       ; Untyped        ;
; NUMWORDS_B                         ; 266811                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_e3s1                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 2                                         ;
; Entity Instance                           ; DataMemory2:DataRAM2|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 7                                         ;
;     -- NUMWORDS_A                         ; 264600                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 7                                         ;
;     -- NUMWORDS_B                         ; 264600                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; DataMemory:DataRAM1|altsyncram:RAM_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 7                                         ;
;     -- NUMWORDS_A                         ; 266811                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 7                                         ;
;     -- NUMWORDS_B                         ; 266811                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeMemtoWBack:pipeMtoW"                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; PCSrcW ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory2:DataRAM2"                                                                                                                                                              ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WData ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DataRAM1"                                                                                                                                                               ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WData ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeExetoMem:pipeEtoM"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; WriteDataM[31..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "pipeLine:pipetxtDtoE" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; en   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "pipeLine:pipeOpDtoE" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "pipeLine:pipeRA2DtoE" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; en   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "pipeLine:pipeRA1DtoE" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; en   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Decode:decode|mux_:muxA1" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; B    ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Fetch:fetch|sumador:add1" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; B[31..1] ; Input ; Info     ; Stuck at GND           ;
; B[0]     ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 789                         ;
;     CLR               ; 66                          ;
;     CLR SCLR          ; 101                         ;
;     CLR SLD           ; 32                          ;
;     ENA CLR           ; 2                           ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 480                         ;
;     plain             ; 12                          ;
; arriav_lcell_comb     ; 2521                        ;
;     arith             ; 696                         ;
;         0 data inputs ; 61                          ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 14                          ;
;         5 data inputs ; 589                         ;
;     extend            ; 27                          ;
;         7 data inputs ; 27                          ;
;     normal            ; 1793                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 168                         ;
;         4 data inputs ; 584                         ;
;         5 data inputs ; 319                         ;
;         6 data inputs ; 654                         ;
;     shared            ; 5                           ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 36                          ;
; stratixv_ram_block    ; 462                         ;
;                       ;                             ;
; Max LUT depth         ; 93.60                       ;
; Average LUT depth     ; 43.67                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 21 10:49:11 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: DataMemory File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/DataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_tb.sv
    Info (12023): Found entity 1: Data_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Data_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: Alu File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andalu.sv
    Info (12023): Found entity 1: andALU File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/andALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divalu.sv
    Info (12023): Found entity 1: divALU File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/divALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flagz.sv
    Info (12023): Found entity 1: flagZ File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flagZ.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruc_tb.sv
    Info (12023): Found entity 1: Instruc_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Instruc_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrucmemory.sv
    Info (12023): Found entity 1: InstrucMemory File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mulalu.sv
    Info (12023): Found entity 1: mulALU File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/mulALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxalu.sv
    Info (12023): Found entity 1: muxALU File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/muxALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oralu.sv
    Info (12023): Found entity 1: orALU File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/orALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/RegFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resalu.sv
    Info (12023): Found entity 1: resALU File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/resALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftl.sv
    Info (12023): Found entity 1: shiftL File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/shiftL.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftr.sv
    Info (12023): Found entity 1: shiftR File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/shiftR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumalu.sv
    Info (12023): Found entity 1: sumALU File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/sumALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flagn.sv
    Info (12023): Found entity 1: flagN File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flagN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flago.sv
    Info (12023): Found entity 1: flagO File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flagO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumador.sv
    Info (12023): Found entity 1: sumador File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: Alu_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxflag.sv
    Info (12023): Found entity 1: muxflag File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/muxflag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_.sv
    Info (12023): Found entity 1: mux_ File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/mux_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesador.sv
    Info (12023): Found entity 1: Procesador File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: Fetch File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.sv
    Info (12023): Found entity 1: pipeLine File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: Decode File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: Extend File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_tb.sv
    Info (12023): Found entity 1: Decode_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Decode_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_tb.sv
    Info (12023): Found entity 1: ControlUnit_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/ControlUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipedecotoexe.sv
    Info (12023): Found entity 1: pipeDecotoExe File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeDecotoExe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipedecotoexe_tb.sv
    Info (12023): Found entity 1: pipeDecotoExe_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeDecotoExe_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.sv
    Info (12023): Found entity 1: RegFile_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/RegFile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipecontunitdtoe.sv
    Info (12023): Found entity 1: pipeContUnitDtoE File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeContUnitDtoE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: Execute File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipecontunitdtoe_tb.sv
    Info (12023): Found entity 1: pipeContUnitDtoE_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeContUnitDtoE_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condunit.sv
    Info (12023): Found entity 1: CondUnit File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflop.sv
    Info (12023): Found entity 1: flipflop File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/flipflop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: CondCheck File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondCheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeexetomem.sv
    Info (12023): Found entity 1: pipeExetoMem File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeExetoMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipecondunitetom.sv
    Info (12023): Found entity 1: pipeCondUnitEtoM File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeCondUnitEtoM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipememtowback.sv
    Info (12023): Found entity 1: pipeMemtoWBack File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeMemtoWBack.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesador_tb.sv
    Info (12023): Found entity 1: Procesador_tb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardunit.sv
    Info (12023): Found entity 1: ForwardUnit File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/ForwardUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3_1.sv
    Info (12023): Found entity 1: mux3_1 File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/mux3_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stallunit.sv
    Info (12023): Found entity 1: StallUnit File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/StallUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrucmemory2.sv
    Info (12023): Found entity 1: InstrucMemory2 File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory2.sv
    Info (12023): Found entity 1: DataMemory2 File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/DataMemory2.sv Line: 1
Info (12127): Elaborating entity "Procesador" for the top level hierarchy
Info (12128): Elaborating entity "mux_" for hierarchy "mux_:muxPC2" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 22
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:fetch" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 25
Info (12128): Elaborating entity "PC" for hierarchy "Fetch:fetch|PC:pcflipflop" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Fetch.sv Line: 8
Info (12128): Elaborating entity "sumador" for hierarchy "Fetch:fetch|sumador:add1" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Fetch.sv Line: 9
Info (12128): Elaborating entity "InstrucMemory" for hierarchy "Fetch:fetch|InstrucMemory:ROM1" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Fetch.sv Line: 10
Warning (10850): Verilog HDL warning at InstrucMemory.sv(6): number of words (61) in memory file does not match the number of elements in the address range [0:80] File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory.sv Line: 6
Warning (10030): Net "ROM.data_a" at InstrucMemory.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory.sv Line: 4
Warning (10030): Net "ROM.waddr_a" at InstrucMemory.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory.sv Line: 4
Warning (10030): Net "ROM.we_a" at InstrucMemory.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory.sv Line: 4
Info (12128): Elaborating entity "InstrucMemory2" for hierarchy "Fetch:fetch|InstrucMemory2:ROM2" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Fetch.sv Line: 11
Warning (10850): Verilog HDL warning at InstrucMemory2.sv(6): number of words (50) in memory file does not match the number of elements in the address range [0:80] File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory2.sv Line: 6
Warning (10030): Net "ROM.data_a" at InstrucMemory2.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory2.sv Line: 4
Warning (10030): Net "ROM.waddr_a" at InstrucMemory2.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory2.sv Line: 4
Warning (10030): Net "ROM.we_a" at InstrucMemory2.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory2.sv Line: 4
Info (12128): Elaborating entity "pipeLine" for hierarchy "pipeLine:pipeInstrFtoD" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 29
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:decode" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 37
Info (12128): Elaborating entity "ControlUnit" for hierarchy "Decode:decode|ControlUnit:CU" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Decode.sv Line: 13
Info (12128): Elaborating entity "mux_" for hierarchy "Decode:decode|mux_:muxA1" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Decode.sv Line: 15
Info (12128): Elaborating entity "RegFile" for hierarchy "Decode:decode|RegFile:RF" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Decode.sv Line: 18
Info (12128): Elaborating entity "Extend" for hierarchy "Decode:decode|Extend:EI" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Decode.sv Line: 20
Info (12128): Elaborating entity "pipeDecotoExe" for hierarchy "pipeDecotoExe:pipeDtoE" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 42
Info (12128): Elaborating entity "pipeContUnitDtoE" for hierarchy "pipeContUnitDtoE:pipeCUDtoE" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 47
Info (12128): Elaborating entity "pipeLine" for hierarchy "pipeLine:pipeRA1DtoE" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 49
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(6): truncated value with size 32 to match size of target (4) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 6
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(9): truncated value with size 32 to match size of target (4) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 9
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(11): truncated value with size 32 to match size of target (4) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 11
Info (12128): Elaborating entity "pipeLine" for hierarchy "pipeLine:pipeOpDtoE" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 51
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(6): truncated value with size 32 to match size of target (2) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 6
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(9): truncated value with size 32 to match size of target (2) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 9
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(11): truncated value with size 32 to match size of target (2) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 11
Info (12128): Elaborating entity "pipeLine" for hierarchy "pipeLine:pipetxtDtoE" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 52
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(6): truncated value with size 32 to match size of target (1) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 6
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(9): truncated value with size 32 to match size of target (1) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 9
Warning (10230): Verilog HDL assignment warning at pipeLine.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/pipeLine.sv Line: 11
Info (12128): Elaborating entity "mux3_1" for hierarchy "mux3_1:muxRD1E" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 56
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:execute" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 61
Info (12128): Elaborating entity "Alu" for hierarchy "Execute:execute|Alu:ALU" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Execute.sv Line: 14
Info (12128): Elaborating entity "sumALU" for hierarchy "Execute:execute|Alu:ALU|sumALU:sumAlu" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 11
Info (12128): Elaborating entity "resALU" for hierarchy "Execute:execute|Alu:ALU|resALU:resAlu" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 12
Info (12128): Elaborating entity "mulALU" for hierarchy "Execute:execute|Alu:ALU|mulALU:mulAlu" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 13
Info (12128): Elaborating entity "divALU" for hierarchy "Execute:execute|Alu:ALU|divALU:divAlu" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 14
Info (12128): Elaborating entity "andALU" for hierarchy "Execute:execute|Alu:ALU|andALU:andAlu" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 16
Info (12128): Elaborating entity "orALU" for hierarchy "Execute:execute|Alu:ALU|orALU:orAlu" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 17
Info (12128): Elaborating entity "flagN" for hierarchy "Execute:execute|Alu:ALU|flagN:fN" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 20
Info (12128): Elaborating entity "flagZ" for hierarchy "Execute:execute|Alu:ALU|flagZ:fZ" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 21
Info (12128): Elaborating entity "flagO" for hierarchy "Execute:execute|Alu:ALU|flagO:fO" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 22
Info (12128): Elaborating entity "shiftL" for hierarchy "Execute:execute|Alu:ALU|shiftL:sl" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 25
Info (12128): Elaborating entity "shiftR" for hierarchy "Execute:execute|Alu:ALU|shiftR:sr" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 26
Info (12128): Elaborating entity "muxflag" for hierarchy "Execute:execute|Alu:ALU|muxflag:mf" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 30
Info (12128): Elaborating entity "muxALU" for hierarchy "Execute:execute|Alu:ALU|muxALU:muxalu" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Alu.sv Line: 42
Info (12128): Elaborating entity "CondUnit" for hierarchy "Execute:execute|CondUnit:unidadCond" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Execute.sv Line: 18
Info (12128): Elaborating entity "flipflop" for hierarchy "Execute:execute|CondUnit:unidadCond|flipflop:ff1" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondUnit.sv Line: 10
Info (12128): Elaborating entity "CondCheck" for hierarchy "Execute:execute|CondUnit:unidadCond|CondCheck:cc" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondUnit.sv Line: 13
Warning (10036): Verilog HDL or VHDL warning at CondCheck.sv(5): object "carry_" assigned a value but never read File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondCheck.sv Line: 5
Warning (10036): Verilog HDL or VHDL warning at CondCheck.sv(5): object "overflow" assigned a value but never read File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/CondCheck.sv Line: 5
Info (12128): Elaborating entity "pipeExetoMem" for hierarchy "pipeExetoMem:pipeEtoM" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 66
Info (12128): Elaborating entity "pipeCondUnitEtoM" for hierarchy "pipeCondUnitEtoM:pipeCondEtoM" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 69
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:DataRAM1" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 73
Warning (10850): Verilog HDL warning at DataMemory.sv(11): number of words (264600) in memory file does not match the number of elements in the address range [0:266810] File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/DataMemory.sv Line: 11
Info (12128): Elaborating entity "DataMemory2" for hierarchy "DataMemory2:DataRAM2" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 74
Info (12128): Elaborating entity "pipeMemtoWBack" for hierarchy "pipeMemtoWBack:pipeMtoW" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 80
Info (12128): Elaborating entity "ForwardUnit" for hierarchy "ForwardUnit:forwardU" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 88
Info (12128): Elaborating entity "StallUnit" for hierarchy "StallUnit:ldrHazard" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/Procesador.sv Line: 89
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "Fetch:fetch|InstrucMemory2:ROM2|ROM" is uninferred due to inappropriate RAM size File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory2.sv Line: 4
    Info (276004): RAM logic "Fetch:fetch|InstrucMemory:ROM1|ROM" is uninferred due to inappropriate RAM size File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/InstrucMemory.sv Line: 4
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (81) in the Memory Initialization File "C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_InstrucMemory2_cc65f594.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_InstrucMemory2_cc65f594.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (81) in the Memory Initialization File "C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_InstrucMemory_a9da4952.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_InstrucMemory_a9da4952.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory2:DataRAM2|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 264600
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 264600
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:DataRAM1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 266811
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 266811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Execute:execute|Alu:ALU|divALU:divAlu|Div0" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/divALU.sv Line: 3
Info (12130): Elaborated megafunction instantiation "DataMemory2:DataRAM2|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "DataMemory2:DataRAM2|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "264600"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "264600"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_76s1.tdf
    Info (12023): Found entity 1: altsyncram_76s1 File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/altsyncram_76s1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uma.tdf
    Info (12023): Found entity 1: decode_uma File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/decode_uma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/mux_dhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "DataMemory:DataRAM1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:DataRAM1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "266811"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "266811"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3s1.tdf
    Info (12023): Found entity 1: altsyncram_e3s1 File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/altsyncram_e3s1.tdf Line: 32
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/intel/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/intel/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0" File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/divALU.sv Line: 3
Info (12133): Instantiated megafunction "Execute:execute|Alu:ALU|divALU:divAlu|lpm_divide:Div0" with the following parameter: File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/divALU.sv Line: 3
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/db/alt_u_div_o2f.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/output_files/ASIP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3663 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 3163 logic cells
    Info (21064): Implemented 462 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 5125 megabytes
    Info: Processing ended: Fri May 21 11:18:23 2021
    Info: Elapsed time: 00:29:12
    Info: Total CPU time (on all processors): 00:28:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/danie/OneDrive/Documentos/TEC/Arqui 1/Proyectos/Proyecto Grupal/Proyecto2Arqui1Final/output_files/ASIP.map.smsg.


