// Seed: 2176646140
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output wire  id_3
    , id_20,
    output uwire id_4,
    input  uwire id_5,
    input  wor   id_6,
    output tri0  id_7,
    input  tri0  id_8,
    output uwire id_9,
    input  wire  id_10,
    input  tri0  id_11,
    output uwire id_12,
    input  tri0  id_13,
    input  tri   id_14,
    input  wire  id_15,
    input  tri   id_16,
    input  tri0  id_17,
    input  wor   id_18
);
  wire id_21;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    input uwire id_10,
    output supply0 id_11
);
  wire id_13;
  ;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_3,
      id_11,
      id_9,
      id_7,
      id_2,
      id_10,
      id_3,
      id_1,
      id_10,
      id_2,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
  assign modCall_1.id_14 = 0;
endmodule
