// Seed: 3388229936
module module_0 #(
    parameter id_2 = 32'd84,
    parameter id_3 = 32'd58
);
  if ((1) == id_1)
    if (id_1) begin
      always @(posedge 1'b0 or posedge id_1) {1} += 1;
    end else begin
      defparam id_2.id_3 = 1;
      integer id_4 = id_2;
    end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3;
  always @(id_3 or posedge 1) id_3 <= id_3;
  module_0();
  always @(posedge 1) begin
    id_3 = 1 + 1;
  end
endmodule
