// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FracNet_T_binary_conv3x3_tile_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        msb_inputs_address0,
        msb_inputs_ce0,
        msb_inputs_q0,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        p_read64,
        p_read65,
        p_read66,
        p_read67,
        p_read68,
        p_read69,
        p_read70,
        p_read71,
        p_read72,
        p_read73,
        p_read74,
        p_read75,
        p_read76,
        p_read77,
        p_read78,
        p_read79,
        p_read80,
        p_read81,
        p_read82,
        p_read83,
        p_read84,
        p_read85,
        p_read86,
        p_read87,
        p_read88,
        p_read89,
        p_read90,
        p_read91,
        p_read92,
        p_read93,
        p_read94,
        p_read95,
        p_read96,
        p_read97,
        p_read98,
        p_read99,
        p_read100,
        p_read101,
        p_read102,
        p_read103,
        p_read104,
        p_read105,
        p_read106,
        p_read107,
        p_read108,
        p_read109,
        p_read110,
        p_read111,
        p_read112,
        p_read113,
        p_read114,
        p_read115,
        p_read116,
        p_read117,
        p_read118,
        p_read119,
        p_read120,
        p_read121,
        p_read122,
        p_read123,
        p_read124,
        p_read125,
        p_read126,
        p_read127,
        p_read128,
        p_read129,
        p_read130,
        p_read131,
        p_read132,
        p_read133,
        p_read134,
        p_read135,
        p_read136,
        p_read137,
        p_read138,
        p_read139,
        p_read140,
        p_read141,
        p_read142,
        p_read143,
        msb_outputs_0_address0,
        msb_outputs_0_ce0,
        msb_outputs_0_we0,
        msb_outputs_0_d0,
        msb_outputs_1_address0,
        msb_outputs_1_ce0,
        msb_outputs_1_we0,
        msb_outputs_1_d0,
        msb_outputs_2_address0,
        msb_outputs_2_ce0,
        msb_outputs_2_we0,
        msb_outputs_2_d0,
        msb_outputs_3_address0,
        msb_outputs_3_ce0,
        msb_outputs_3_we0,
        msb_outputs_3_d0,
        msb_outputs_4_address0,
        msb_outputs_4_ce0,
        msb_outputs_4_we0,
        msb_outputs_4_d0,
        msb_outputs_5_address0,
        msb_outputs_5_ce0,
        msb_outputs_5_we0,
        msb_outputs_5_d0,
        msb_outputs_6_address0,
        msb_outputs_6_ce0,
        msb_outputs_6_we0,
        msb_outputs_6_d0,
        msb_outputs_7_address0,
        msb_outputs_7_ce0,
        msb_outputs_7_we0,
        msb_outputs_7_d0,
        msb_outputs_8_address0,
        msb_outputs_8_ce0,
        msb_outputs_8_we0,
        msb_outputs_8_d0,
        msb_outputs_9_address0,
        msb_outputs_9_ce0,
        msb_outputs_9_we0,
        msb_outputs_9_d0,
        msb_outputs_10_address0,
        msb_outputs_10_ce0,
        msb_outputs_10_we0,
        msb_outputs_10_d0,
        msb_outputs_11_address0,
        msb_outputs_11_ce0,
        msb_outputs_11_we0,
        msb_outputs_11_d0,
        msb_outputs_12_address0,
        msb_outputs_12_ce0,
        msb_outputs_12_we0,
        msb_outputs_12_d0,
        msb_outputs_13_address0,
        msb_outputs_13_ce0,
        msb_outputs_13_we0,
        msb_outputs_13_d0,
        msb_outputs_14_address0,
        msb_outputs_14_ce0,
        msb_outputs_14_we0,
        msb_outputs_14_d0,
        msb_outputs_15_address0,
        msb_outputs_15_ce0,
        msb_outputs_15_we0,
        msb_outputs_15_d0,
        comparator_0_address0,
        comparator_0_ce0,
        comparator_0_q0,
        comparator_1_address0,
        comparator_1_ce0,
        comparator_1_q0,
        comparator_2_address0,
        comparator_2_ce0,
        comparator_2_q0,
        comparator_3_address0,
        comparator_3_ce0,
        comparator_3_q0,
        comparator_4_address0,
        comparator_4_ce0,
        comparator_4_q0,
        comparator_5_address0,
        comparator_5_ce0,
        comparator_5_q0,
        comparator_6_address0,
        comparator_6_ce0,
        comparator_6_q0,
        comparator_7_address0,
        comparator_7_ce0,
        comparator_7_q0,
        comparator_8_address0,
        comparator_8_ce0,
        comparator_8_q0,
        comparator_9_address0,
        comparator_9_ce0,
        comparator_9_q0,
        comparator_10_address0,
        comparator_10_ce0,
        comparator_10_q0,
        comparator_11_address0,
        comparator_11_ce0,
        comparator_11_q0,
        comparator_12_address0,
        comparator_12_ce0,
        comparator_12_q0,
        comparator_13_address0,
        comparator_13_ce0,
        comparator_13_q0,
        comparator_14_address0,
        comparator_14_ce0,
        comparator_14_q0,
        comparator_15_address0,
        comparator_15_ce0,
        comparator_15_q0,
        p_read144,
        p_read145,
        p_read146,
        p_read147,
        p_read148,
        p_read149,
        p_read150,
        p_read151,
        p_read152,
        p_read153,
        p_read154,
        p_read155,
        p_read156,
        p_read157,
        p_read158,
        p_read159,
        switch_on,
        in_channels,
        H_fmap_out
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] msb_inputs_address0;
output   msb_inputs_ce0;
input  [63:0] msb_inputs_q0;
input  [63:0] p_read;
input  [63:0] p_read1;
input  [63:0] p_read2;
input  [63:0] p_read3;
input  [63:0] p_read4;
input  [63:0] p_read5;
input  [63:0] p_read6;
input  [63:0] p_read7;
input  [63:0] p_read8;
input  [63:0] p_read9;
input  [63:0] p_read10;
input  [63:0] p_read11;
input  [63:0] p_read12;
input  [63:0] p_read13;
input  [63:0] p_read14;
input  [63:0] p_read15;
input  [63:0] p_read16;
input  [63:0] p_read17;
input  [63:0] p_read18;
input  [63:0] p_read19;
input  [63:0] p_read20;
input  [63:0] p_read21;
input  [63:0] p_read22;
input  [63:0] p_read23;
input  [63:0] p_read24;
input  [63:0] p_read25;
input  [63:0] p_read26;
input  [63:0] p_read27;
input  [63:0] p_read28;
input  [63:0] p_read29;
input  [63:0] p_read30;
input  [63:0] p_read31;
input  [63:0] p_read32;
input  [63:0] p_read33;
input  [63:0] p_read34;
input  [63:0] p_read35;
input  [63:0] p_read36;
input  [63:0] p_read37;
input  [63:0] p_read38;
input  [63:0] p_read39;
input  [63:0] p_read40;
input  [63:0] p_read41;
input  [63:0] p_read42;
input  [63:0] p_read43;
input  [63:0] p_read44;
input  [63:0] p_read45;
input  [63:0] p_read46;
input  [63:0] p_read47;
input  [63:0] p_read48;
input  [63:0] p_read49;
input  [63:0] p_read50;
input  [63:0] p_read51;
input  [63:0] p_read52;
input  [63:0] p_read53;
input  [63:0] p_read54;
input  [63:0] p_read55;
input  [63:0] p_read56;
input  [63:0] p_read57;
input  [63:0] p_read58;
input  [63:0] p_read59;
input  [63:0] p_read60;
input  [63:0] p_read61;
input  [63:0] p_read62;
input  [63:0] p_read63;
input  [63:0] p_read64;
input  [63:0] p_read65;
input  [63:0] p_read66;
input  [63:0] p_read67;
input  [63:0] p_read68;
input  [63:0] p_read69;
input  [63:0] p_read70;
input  [63:0] p_read71;
input  [63:0] p_read72;
input  [63:0] p_read73;
input  [63:0] p_read74;
input  [63:0] p_read75;
input  [63:0] p_read76;
input  [63:0] p_read77;
input  [63:0] p_read78;
input  [63:0] p_read79;
input  [63:0] p_read80;
input  [63:0] p_read81;
input  [63:0] p_read82;
input  [63:0] p_read83;
input  [63:0] p_read84;
input  [63:0] p_read85;
input  [63:0] p_read86;
input  [63:0] p_read87;
input  [63:0] p_read88;
input  [63:0] p_read89;
input  [63:0] p_read90;
input  [63:0] p_read91;
input  [63:0] p_read92;
input  [63:0] p_read93;
input  [63:0] p_read94;
input  [63:0] p_read95;
input  [63:0] p_read96;
input  [63:0] p_read97;
input  [63:0] p_read98;
input  [63:0] p_read99;
input  [63:0] p_read100;
input  [63:0] p_read101;
input  [63:0] p_read102;
input  [63:0] p_read103;
input  [63:0] p_read104;
input  [63:0] p_read105;
input  [63:0] p_read106;
input  [63:0] p_read107;
input  [63:0] p_read108;
input  [63:0] p_read109;
input  [63:0] p_read110;
input  [63:0] p_read111;
input  [63:0] p_read112;
input  [63:0] p_read113;
input  [63:0] p_read114;
input  [63:0] p_read115;
input  [63:0] p_read116;
input  [63:0] p_read117;
input  [63:0] p_read118;
input  [63:0] p_read119;
input  [63:0] p_read120;
input  [63:0] p_read121;
input  [63:0] p_read122;
input  [63:0] p_read123;
input  [63:0] p_read124;
input  [63:0] p_read125;
input  [63:0] p_read126;
input  [63:0] p_read127;
input  [63:0] p_read128;
input  [63:0] p_read129;
input  [63:0] p_read130;
input  [63:0] p_read131;
input  [63:0] p_read132;
input  [63:0] p_read133;
input  [63:0] p_read134;
input  [63:0] p_read135;
input  [63:0] p_read136;
input  [63:0] p_read137;
input  [63:0] p_read138;
input  [63:0] p_read139;
input  [63:0] p_read140;
input  [63:0] p_read141;
input  [63:0] p_read142;
input  [63:0] p_read143;
output  [10:0] msb_outputs_0_address0;
output   msb_outputs_0_ce0;
output   msb_outputs_0_we0;
output  [15:0] msb_outputs_0_d0;
output  [10:0] msb_outputs_1_address0;
output   msb_outputs_1_ce0;
output   msb_outputs_1_we0;
output  [15:0] msb_outputs_1_d0;
output  [10:0] msb_outputs_2_address0;
output   msb_outputs_2_ce0;
output   msb_outputs_2_we0;
output  [15:0] msb_outputs_2_d0;
output  [10:0] msb_outputs_3_address0;
output   msb_outputs_3_ce0;
output   msb_outputs_3_we0;
output  [15:0] msb_outputs_3_d0;
output  [10:0] msb_outputs_4_address0;
output   msb_outputs_4_ce0;
output   msb_outputs_4_we0;
output  [15:0] msb_outputs_4_d0;
output  [10:0] msb_outputs_5_address0;
output   msb_outputs_5_ce0;
output   msb_outputs_5_we0;
output  [15:0] msb_outputs_5_d0;
output  [10:0] msb_outputs_6_address0;
output   msb_outputs_6_ce0;
output   msb_outputs_6_we0;
output  [15:0] msb_outputs_6_d0;
output  [10:0] msb_outputs_7_address0;
output   msb_outputs_7_ce0;
output   msb_outputs_7_we0;
output  [15:0] msb_outputs_7_d0;
output  [10:0] msb_outputs_8_address0;
output   msb_outputs_8_ce0;
output   msb_outputs_8_we0;
output  [15:0] msb_outputs_8_d0;
output  [10:0] msb_outputs_9_address0;
output   msb_outputs_9_ce0;
output   msb_outputs_9_we0;
output  [15:0] msb_outputs_9_d0;
output  [10:0] msb_outputs_10_address0;
output   msb_outputs_10_ce0;
output   msb_outputs_10_we0;
output  [15:0] msb_outputs_10_d0;
output  [10:0] msb_outputs_11_address0;
output   msb_outputs_11_ce0;
output   msb_outputs_11_we0;
output  [15:0] msb_outputs_11_d0;
output  [10:0] msb_outputs_12_address0;
output   msb_outputs_12_ce0;
output   msb_outputs_12_we0;
output  [15:0] msb_outputs_12_d0;
output  [10:0] msb_outputs_13_address0;
output   msb_outputs_13_ce0;
output   msb_outputs_13_we0;
output  [15:0] msb_outputs_13_d0;
output  [10:0] msb_outputs_14_address0;
output   msb_outputs_14_ce0;
output   msb_outputs_14_we0;
output  [15:0] msb_outputs_14_d0;
output  [10:0] msb_outputs_15_address0;
output   msb_outputs_15_ce0;
output   msb_outputs_15_we0;
output  [15:0] msb_outputs_15_d0;
output  [10:0] comparator_0_address0;
output   comparator_0_ce0;
input  [15:0] comparator_0_q0;
output  [10:0] comparator_1_address0;
output   comparator_1_ce0;
input  [15:0] comparator_1_q0;
output  [10:0] comparator_2_address0;
output   comparator_2_ce0;
input  [15:0] comparator_2_q0;
output  [10:0] comparator_3_address0;
output   comparator_3_ce0;
input  [15:0] comparator_3_q0;
output  [10:0] comparator_4_address0;
output   comparator_4_ce0;
input  [15:0] comparator_4_q0;
output  [10:0] comparator_5_address0;
output   comparator_5_ce0;
input  [15:0] comparator_5_q0;
output  [10:0] comparator_6_address0;
output   comparator_6_ce0;
input  [15:0] comparator_6_q0;
output  [10:0] comparator_7_address0;
output   comparator_7_ce0;
input  [15:0] comparator_7_q0;
output  [10:0] comparator_8_address0;
output   comparator_8_ce0;
input  [15:0] comparator_8_q0;
output  [10:0] comparator_9_address0;
output   comparator_9_ce0;
input  [15:0] comparator_9_q0;
output  [10:0] comparator_10_address0;
output   comparator_10_ce0;
input  [15:0] comparator_10_q0;
output  [10:0] comparator_11_address0;
output   comparator_11_ce0;
input  [15:0] comparator_11_q0;
output  [10:0] comparator_12_address0;
output   comparator_12_ce0;
input  [15:0] comparator_12_q0;
output  [10:0] comparator_13_address0;
output   comparator_13_ce0;
input  [15:0] comparator_13_q0;
output  [10:0] comparator_14_address0;
output   comparator_14_ce0;
input  [15:0] comparator_14_q0;
output  [10:0] comparator_15_address0;
output   comparator_15_ce0;
input  [15:0] comparator_15_q0;
input  [11:0] p_read144;
input  [11:0] p_read145;
input  [11:0] p_read146;
input  [11:0] p_read147;
input  [11:0] p_read148;
input  [11:0] p_read149;
input  [11:0] p_read150;
input  [11:0] p_read151;
input  [11:0] p_read152;
input  [11:0] p_read153;
input  [11:0] p_read154;
input  [11:0] p_read155;
input  [11:0] p_read156;
input  [11:0] p_read157;
input  [11:0] p_read158;
input  [11:0] p_read159;
input  [0:0] switch_on;
input  [6:0] in_channels;
input  [5:0] H_fmap_out;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] add_fu_1788_p2;
reg   [5:0] add_reg_1810;
wire   [11:0] bound_fu_1798_p2;
reg   [11:0] bound_reg_1815;
wire    ap_CS_fsm_state2;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_done;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_idle;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_ready;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_inputs_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_inputs_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_ce0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_we0;
wire   [15:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_d0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_0_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_0_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_1_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_1_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_2_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_2_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_3_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_3_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_4_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_4_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_5_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_5_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_6_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_6_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_7_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_7_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_8_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_8_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_9_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_9_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_10_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_10_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_11_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_11_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_12_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_12_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_13_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_13_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_14_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_14_ce0;
wire   [10:0] grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_15_address0;
wire    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_15_ce0;
reg    grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [5:0] bound_fu_1798_p0;
wire   [11:0] cast_fu_1794_p1;
wire   [5:0] bound_fu_1798_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start_reg = 1'b0;
end

FracNet_T_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1 grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start),
    .ap_done(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_done),
    .ap_idle(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_idle),
    .ap_ready(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_ready),
    .zext_ln81(H_fmap_out),
    .H_fmap_out(H_fmap_out),
    .bound(bound_reg_1815),
    .sext_ln1542(p_read159),
    .switch_on(switch_on),
    .p_read158_cast(p_read158),
    .p_read157_cast(p_read157),
    .p_read156_cast(p_read156),
    .p_read155_cast(p_read155),
    .p_read154_cast(p_read154),
    .p_read153_cast(p_read153),
    .p_read152_cast(p_read152),
    .p_read151_cast(p_read151),
    .p_read150_cast(p_read150),
    .p_read149_cast(p_read149),
    .p_read148_cast(p_read148),
    .p_read147_cast(p_read147),
    .p_read146_cast(p_read146),
    .p_read145_cast(p_read145),
    .p_read144_cast(p_read144),
    .add(add_reg_1810),
    .msb_inputs_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_inputs_address0),
    .msb_inputs_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_inputs_ce0),
    .msb_inputs_q0(msb_inputs_q0),
    .msb_outputs_0_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_address0),
    .msb_outputs_0_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_ce0),
    .msb_outputs_0_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_we0),
    .msb_outputs_0_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_d0),
    .msb_outputs_1_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_address0),
    .msb_outputs_1_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_ce0),
    .msb_outputs_1_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_we0),
    .msb_outputs_1_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_d0),
    .msb_outputs_2_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_address0),
    .msb_outputs_2_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_ce0),
    .msb_outputs_2_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_we0),
    .msb_outputs_2_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_d0),
    .msb_outputs_3_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_address0),
    .msb_outputs_3_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_ce0),
    .msb_outputs_3_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_we0),
    .msb_outputs_3_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_d0),
    .msb_outputs_4_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_address0),
    .msb_outputs_4_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_ce0),
    .msb_outputs_4_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_we0),
    .msb_outputs_4_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_d0),
    .msb_outputs_5_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_address0),
    .msb_outputs_5_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_ce0),
    .msb_outputs_5_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_we0),
    .msb_outputs_5_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_d0),
    .msb_outputs_6_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_address0),
    .msb_outputs_6_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_ce0),
    .msb_outputs_6_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_we0),
    .msb_outputs_6_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_d0),
    .msb_outputs_7_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_address0),
    .msb_outputs_7_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_ce0),
    .msb_outputs_7_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_we0),
    .msb_outputs_7_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_d0),
    .msb_outputs_8_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_address0),
    .msb_outputs_8_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_ce0),
    .msb_outputs_8_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_we0),
    .msb_outputs_8_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_d0),
    .msb_outputs_9_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_address0),
    .msb_outputs_9_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_ce0),
    .msb_outputs_9_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_we0),
    .msb_outputs_9_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_d0),
    .msb_outputs_10_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_address0),
    .msb_outputs_10_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_ce0),
    .msb_outputs_10_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_we0),
    .msb_outputs_10_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_d0),
    .msb_outputs_11_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_address0),
    .msb_outputs_11_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_ce0),
    .msb_outputs_11_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_we0),
    .msb_outputs_11_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_d0),
    .msb_outputs_12_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_address0),
    .msb_outputs_12_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_ce0),
    .msb_outputs_12_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_we0),
    .msb_outputs_12_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_d0),
    .msb_outputs_13_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_address0),
    .msb_outputs_13_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_ce0),
    .msb_outputs_13_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_we0),
    .msb_outputs_13_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_d0),
    .msb_outputs_14_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_address0),
    .msb_outputs_14_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_ce0),
    .msb_outputs_14_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_we0),
    .msb_outputs_14_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_d0),
    .msb_outputs_15_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_address0),
    .msb_outputs_15_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_ce0),
    .msb_outputs_15_we0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_we0),
    .msb_outputs_15_d0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_d0),
    .comparator_0_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_0_address0),
    .comparator_0_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_0_ce0),
    .comparator_0_q0(comparator_0_q0),
    .comparator_1_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_1_address0),
    .comparator_1_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_1_ce0),
    .comparator_1_q0(comparator_1_q0),
    .comparator_2_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_2_address0),
    .comparator_2_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_2_ce0),
    .comparator_2_q0(comparator_2_q0),
    .comparator_3_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_3_address0),
    .comparator_3_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_3_ce0),
    .comparator_3_q0(comparator_3_q0),
    .comparator_4_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_4_address0),
    .comparator_4_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_4_ce0),
    .comparator_4_q0(comparator_4_q0),
    .comparator_5_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_5_address0),
    .comparator_5_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_5_ce0),
    .comparator_5_q0(comparator_5_q0),
    .comparator_6_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_6_address0),
    .comparator_6_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_6_ce0),
    .comparator_6_q0(comparator_6_q0),
    .comparator_7_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_7_address0),
    .comparator_7_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_7_ce0),
    .comparator_7_q0(comparator_7_q0),
    .comparator_8_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_8_address0),
    .comparator_8_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_8_ce0),
    .comparator_8_q0(comparator_8_q0),
    .comparator_9_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_9_address0),
    .comparator_9_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_9_ce0),
    .comparator_9_q0(comparator_9_q0),
    .comparator_10_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_10_address0),
    .comparator_10_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_10_ce0),
    .comparator_10_q0(comparator_10_q0),
    .comparator_11_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_11_address0),
    .comparator_11_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_11_ce0),
    .comparator_11_q0(comparator_11_q0),
    .comparator_12_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_12_address0),
    .comparator_12_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_12_ce0),
    .comparator_12_q0(comparator_12_q0),
    .comparator_13_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_13_address0),
    .comparator_13_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_13_ce0),
    .comparator_13_q0(comparator_13_q0),
    .comparator_14_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_14_address0),
    .comparator_14_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_14_ce0),
    .comparator_14_q0(comparator_14_q0),
    .comparator_15_address0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_15_address0),
    .comparator_15_ce0(grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_15_ce0),
    .comparator_15_q0(comparator_15_q0),
    .p_read(p_read),
    .zext_ln81_4(in_channels),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .zext_ln81_3(in_channels),
    .p_read3(p_read3),
    .zext_ln81_2(in_channels),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .zext_ln81_1(in_channels),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_read8(p_read8),
    .p_read9(p_read9),
    .p_read10(p_read10),
    .p_read11(p_read11),
    .p_read12(p_read12),
    .p_read13(p_read13),
    .p_read14(p_read14),
    .p_read15(p_read15),
    .p_read16(p_read16),
    .p_read17(p_read17),
    .p_read18(p_read18),
    .p_read19(p_read19),
    .p_read20(p_read20),
    .p_read21(p_read21),
    .p_read22(p_read22),
    .p_read23(p_read23),
    .p_read24(p_read24),
    .p_read25(p_read25),
    .p_read26(p_read26),
    .p_read27(p_read27),
    .p_read28(p_read28),
    .p_read29(p_read29),
    .p_read30(p_read30),
    .p_read31(p_read31),
    .p_read32(p_read32),
    .p_read33(p_read33),
    .p_read34(p_read34),
    .p_read35(p_read35),
    .p_read36(p_read36),
    .p_read37(p_read37),
    .p_read38(p_read38),
    .p_read39(p_read39),
    .p_read40(p_read40),
    .p_read41(p_read41),
    .p_read42(p_read42),
    .p_read43(p_read43),
    .p_read44(p_read44),
    .p_read45(p_read45),
    .p_read46(p_read46),
    .p_read47(p_read47),
    .p_read48(p_read48),
    .p_read49(p_read49),
    .p_read50(p_read50),
    .p_read51(p_read51),
    .p_read52(p_read52),
    .p_read53(p_read53),
    .p_read54(p_read54),
    .p_read55(p_read55),
    .p_read56(p_read56),
    .p_read57(p_read57),
    .p_read58(p_read58),
    .p_read59(p_read59),
    .p_read60(p_read60),
    .p_read61(p_read61),
    .p_read62(p_read62),
    .p_read63(p_read63),
    .p_read64(p_read64),
    .p_read65(p_read65),
    .p_read66(p_read66),
    .p_read67(p_read67),
    .p_read68(p_read68),
    .p_read69(p_read69),
    .p_read70(p_read70),
    .p_read71(p_read71),
    .p_read72(p_read72),
    .p_read73(p_read73),
    .p_read74(p_read74),
    .p_read75(p_read75),
    .p_read76(p_read76),
    .p_read77(p_read77),
    .p_read78(p_read78),
    .p_read79(p_read79),
    .p_read80(p_read80),
    .p_read81(p_read81),
    .p_read82(p_read82),
    .p_read83(p_read83),
    .p_read84(p_read84),
    .p_read85(p_read85),
    .p_read86(p_read86),
    .p_read87(p_read87),
    .p_read88(p_read88),
    .p_read89(p_read89),
    .p_read90(p_read90),
    .p_read91(p_read91),
    .p_read92(p_read92),
    .p_read93(p_read93),
    .p_read94(p_read94),
    .p_read95(p_read95),
    .p_read96(p_read96),
    .p_read97(p_read97),
    .p_read98(p_read98),
    .p_read99(p_read99),
    .p_read100(p_read100),
    .p_read101(p_read101),
    .p_read102(p_read102),
    .p_read103(p_read103),
    .p_read104(p_read104),
    .p_read105(p_read105),
    .p_read106(p_read106),
    .p_read107(p_read107),
    .p_read108(p_read108),
    .p_read109(p_read109),
    .p_read110(p_read110),
    .p_read111(p_read111),
    .p_read112(p_read112),
    .p_read113(p_read113),
    .p_read114(p_read114),
    .p_read115(p_read115),
    .p_read116(p_read116),
    .p_read117(p_read117),
    .p_read118(p_read118),
    .p_read119(p_read119),
    .p_read120(p_read120),
    .p_read121(p_read121),
    .p_read122(p_read122),
    .p_read123(p_read123),
    .p_read124(p_read124),
    .p_read125(p_read125),
    .p_read126(p_read126),
    .p_read127(p_read127),
    .p_read128(p_read128),
    .p_read129(p_read129),
    .p_read130(p_read130),
    .p_read131(p_read131),
    .p_read132(p_read132),
    .p_read133(p_read133),
    .p_read134(p_read134),
    .p_read135(p_read135),
    .p_read136(p_read136),
    .p_read137(p_read137),
    .p_read138(p_read138),
    .p_read139(p_read139),
    .p_read140(p_read140),
    .p_read141(p_read141),
    .p_read142(p_read142),
    .p_read143(p_read143)
);

FracNet_T_mul_6ns_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6ns_6ns_12_1_1_U1258(
    .din0(bound_fu_1798_p0),
    .din1(bound_fu_1798_p1),
    .dout(bound_fu_1798_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start_reg <= 1'b1;
        end else if ((grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_ready == 1'b1)) begin
            grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_reg_1810 <= add_fu_1788_p2;
        bound_reg_1815 <= bound_fu_1798_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_fu_1788_p2 = (H_fmap_out + 6'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign bound_fu_1798_p0 = cast_fu_1794_p1;

assign bound_fu_1798_p1 = cast_fu_1794_p1;

assign cast_fu_1794_p1 = add_fu_1788_p2;

assign comparator_0_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_0_address0;

assign comparator_0_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_0_ce0;

assign comparator_10_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_10_address0;

assign comparator_10_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_10_ce0;

assign comparator_11_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_11_address0;

assign comparator_11_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_11_ce0;

assign comparator_12_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_12_address0;

assign comparator_12_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_12_ce0;

assign comparator_13_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_13_address0;

assign comparator_13_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_13_ce0;

assign comparator_14_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_14_address0;

assign comparator_14_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_14_ce0;

assign comparator_15_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_15_address0;

assign comparator_15_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_15_ce0;

assign comparator_1_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_1_address0;

assign comparator_1_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_1_ce0;

assign comparator_2_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_2_address0;

assign comparator_2_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_2_ce0;

assign comparator_3_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_3_address0;

assign comparator_3_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_3_ce0;

assign comparator_4_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_4_address0;

assign comparator_4_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_4_ce0;

assign comparator_5_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_5_address0;

assign comparator_5_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_5_ce0;

assign comparator_6_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_6_address0;

assign comparator_6_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_6_ce0;

assign comparator_7_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_7_address0;

assign comparator_7_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_7_ce0;

assign comparator_8_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_8_address0;

assign comparator_8_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_8_ce0;

assign comparator_9_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_9_address0;

assign comparator_9_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_comparator_9_ce0;

assign grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_ap_start_reg;

assign msb_inputs_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_inputs_address0;

assign msb_inputs_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_inputs_ce0;

assign msb_outputs_0_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_address0;

assign msb_outputs_0_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_ce0;

assign msb_outputs_0_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_d0;

assign msb_outputs_0_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_0_we0;

assign msb_outputs_10_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_address0;

assign msb_outputs_10_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_ce0;

assign msb_outputs_10_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_d0;

assign msb_outputs_10_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_10_we0;

assign msb_outputs_11_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_address0;

assign msb_outputs_11_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_ce0;

assign msb_outputs_11_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_d0;

assign msb_outputs_11_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_11_we0;

assign msb_outputs_12_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_address0;

assign msb_outputs_12_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_ce0;

assign msb_outputs_12_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_d0;

assign msb_outputs_12_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_12_we0;

assign msb_outputs_13_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_address0;

assign msb_outputs_13_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_ce0;

assign msb_outputs_13_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_d0;

assign msb_outputs_13_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_13_we0;

assign msb_outputs_14_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_address0;

assign msb_outputs_14_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_ce0;

assign msb_outputs_14_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_d0;

assign msb_outputs_14_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_14_we0;

assign msb_outputs_15_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_address0;

assign msb_outputs_15_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_ce0;

assign msb_outputs_15_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_d0;

assign msb_outputs_15_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_15_we0;

assign msb_outputs_1_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_address0;

assign msb_outputs_1_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_ce0;

assign msb_outputs_1_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_d0;

assign msb_outputs_1_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_1_we0;

assign msb_outputs_2_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_address0;

assign msb_outputs_2_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_ce0;

assign msb_outputs_2_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_d0;

assign msb_outputs_2_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_2_we0;

assign msb_outputs_3_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_address0;

assign msb_outputs_3_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_ce0;

assign msb_outputs_3_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_d0;

assign msb_outputs_3_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_3_we0;

assign msb_outputs_4_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_address0;

assign msb_outputs_4_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_ce0;

assign msb_outputs_4_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_d0;

assign msb_outputs_4_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_4_we0;

assign msb_outputs_5_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_address0;

assign msb_outputs_5_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_ce0;

assign msb_outputs_5_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_d0;

assign msb_outputs_5_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_5_we0;

assign msb_outputs_6_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_address0;

assign msb_outputs_6_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_ce0;

assign msb_outputs_6_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_d0;

assign msb_outputs_6_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_6_we0;

assign msb_outputs_7_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_address0;

assign msb_outputs_7_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_ce0;

assign msb_outputs_7_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_d0;

assign msb_outputs_7_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_7_we0;

assign msb_outputs_8_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_address0;

assign msb_outputs_8_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_ce0;

assign msb_outputs_8_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_d0;

assign msb_outputs_8_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_8_we0;

assign msb_outputs_9_address0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_address0;

assign msb_outputs_9_ce0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_ce0;

assign msb_outputs_9_d0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_d0;

assign msb_outputs_9_we0 = grp_binary_conv3x3_tile_1_Pipeline_Loop_Tile_VITIS_LOOP_82_1_fu_1384_msb_outputs_9_we0;

endmodule //FracNet_T_binary_conv3x3_tile_1
