/* SPDX-License-Identifier: GPL-2.0+ */

//PLL_CPU0 Control Register
#define PLL_DDR_CTRL_REG 0x00000010 //PLL_DDR Control Register
  #define PLL_DDR_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_DDR_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_DDR_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_DDR_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_DDR_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_DDR_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_DDR_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_DDR_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_DDR_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_DDR_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_DDR_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_DDR_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_DDR_CTRL_REG_LOCK_OFFSET 28
  #define PLL_DDR_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_DDR_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_DDR_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_DDR_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_DDR_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_DDR_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_DDR_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_DDR_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_DDR_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_DDR_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_DDR_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002

#define PLL_PERI0_CTRL_REG 0x00000020 //PLL_PERI0 Control Register
  #define PLL_PERI0_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_PERI0_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_PERI0_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_PERI0_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_PERI0_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_PERI0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_PERI0_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_PERI0_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_PERI0_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_PERI0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_PERI0_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_PERI0_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_PERI0_CTRL_REG_LOCK_OFFSET 28
  #define PLL_PERI0_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_PERI0_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_PERI0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_PERI0_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_PERI0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_PERI0_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_PERI0_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_PERI0_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_PERI0_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_PERI0_CTRL_REG_PLL_P1_OFFSET 16
  #define PLL_PERI0_CTRL_REG_PLL_P1_CLEAR_MASK 0b00070000
  #define PLL_PERI0_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_PERI0_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_PERI0_CTRL_REG_PLL_P2_OFFSET 2
  #define PLL_PERI0_CTRL_REG_PLL_P2_CLEAR_MASK 0b0000001c
  #define PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002

#define PLL_PERI1_CTRL_REG 0x00000028 //PLL_PERI1 Control Register
  #define PLL_PERI1_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_PERI1_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_PERI1_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_PERI1_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_PERI1_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_PERI1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_PERI1_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_PERI1_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_PERI1_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_PERI1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_PERI1_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_PERI1_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_PERI1_CTRL_REG_LOCK_OFFSET 28
  #define PLL_PERI1_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_PERI1_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_PERI1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_PERI1_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_PERI1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_PERI1_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_PERI1_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_PERI1_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_PERI1_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_PERI1_CTRL_REG_PLL_P1_OFFSET 16
  #define PLL_PERI1_CTRL_REG_PLL_P1_CLEAR_MASK 0b00070000
  #define PLL_PERI1_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_PERI1_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_PERI1_CTRL_REG_PLL_P2_OFFSET 2
  #define PLL_PERI1_CTRL_REG_PLL_P2_CLEAR_MASK 0b0000001c
  #define PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002

#define PLL_GPU_CTRL_REG 0x00000030 //PLL_GPU Control Register
  #define PLL_GPU_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_GPU_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_GPU_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_GPU_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_GPU_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_GPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_GPU_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_GPU_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_GPU_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_GPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_GPU_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_GPU_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_GPU_CTRL_REG_LOCK_OFFSET 28
  #define PLL_GPU_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_GPU_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_GPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_GPU_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_GPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_GPU_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_GPU_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_GPU_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_GPU_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_GPU_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_GPU_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002

#define PLL_VIDEO0_CTRL_REG 0x00000040 //PLL_VIDEO0 Control Register
  #define PLL_VIDEO0_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_VIDEO0_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_VIDEO0_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_VIDEO0_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_VIDEO0_CTRL_REG_LOCK_OFFSET 28
  #define PLL_VIDEO0_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_VIDEO0_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_VIDEO0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_VIDEO0_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_VIDEO0_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_VIDEO0_CTRL_REG_PLL_P1_OFFSET 16
  #define PLL_VIDEO0_CTRL_REG_PLL_P1_CLEAR_MASK 0b00070000
  #define PLL_VIDEO0_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_VIDEO0_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002
  #define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0
  #define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0b00000001

#define PLL_VIDEO1_CTRL_REG 0x00000048 //PLL_VIDEO1 Control Register
  #define PLL_VIDEO1_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_VIDEO1_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_VIDEO1_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_VIDEO1_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_VIDEO1_CTRL_REG_LOCK_OFFSET 28
  #define PLL_VIDEO1_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_VIDEO1_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_VIDEO1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_VIDEO1_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_VIDEO1_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_VIDEO1_CTRL_REG_PLL_P1_OFFSET 16
  #define PLL_VIDEO1_CTRL_REG_PLL_P1_CLEAR_MASK 0b00070000
  #define PLL_VIDEO1_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_VIDEO1_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002
  #define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0
  #define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0b00000001

#define PLL_VIDEO2_CTRL_REG 0x00000050 //PLL_VIDEO2 Control Register
  #define PLL_VIDEO2_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_VIDEO2_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_VIDEO2_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_VIDEO2_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_VIDEO2_CTRL_REG_LOCK_OFFSET 28
  #define PLL_VIDEO2_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_VIDEO2_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_VIDEO2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_VIDEO2_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_VIDEO2_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_VIDEO2_CTRL_REG_PLL_P1_OFFSET 16
  #define PLL_VIDEO2_CTRL_REG_PLL_P1_CLEAR_MASK 0b00070000
  #define PLL_VIDEO2_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_VIDEO2_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002
  #define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0
  #define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0b00000001

#define PLL_VE_CTRL_REG 0x00000058 //PLL_VE Control Register
  #define PLL_VE_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_VE_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_VE_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_VE_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_VE_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_VE_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_VE_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_VE_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_VE_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_VE_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_VE_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_VE_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_VE_CTRL_REG_LOCK_OFFSET 28
  #define PLL_VE_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_VE_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_VE_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_VE_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_VE_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_VE_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_VE_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_VE_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_VE_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_VE_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_VE_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_VE_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_VE_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002

#define PLL_ADC_CTRL_REG 0x00000060 //PLL_ADC Control Register
  #define PLL_ADC_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_ADC_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_ADC_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_ADC_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_ADC_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_ADC_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_ADC_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_ADC_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_ADC_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_ADC_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_ADC_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_ADC_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_ADC_CTRL_REG_LOCK_OFFSET 28
  #define PLL_ADC_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_ADC_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_ADC_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_ADC_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_ADC_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_ADC_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_ADC_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_ADC_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_ADC_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_ADC_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_ADC_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_ADC_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_ADC_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_ADC_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_ADC_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_ADC_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_ADC_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_ADC_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_ADC_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_ADC_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_ADC_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_ADC_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_ADC_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_ADC_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_ADC_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_ADC_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002

#define PLL_VIDEO3_CTRL_REG 0x00000068 //PLL_VIDEO3 Control Register
  #define PLL_VIDEO3_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_VIDEO3_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_VIDEO3_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_VIDEO3_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_VIDEO3_CTRL_REG_LOCK_OFFSET 28
  #define PLL_VIDEO3_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_VIDEO3_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_VIDEO3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_VIDEO3_CTRL_REG_PLL_P0_OFFSET 20
  #define PLL_VIDEO3_CTRL_REG_PLL_P0_CLEAR_MASK 0b00700000
  #define PLL_VIDEO3_CTRL_REG_PLL_P1_OFFSET 16
  #define PLL_VIDEO3_CTRL_REG_PLL_P1_CLEAR_MASK 0b00070000
  #define PLL_VIDEO3_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_VIDEO3_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002
  #define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0
  #define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0b00000001

#define PLL_AUDIO_CTRL_REG 0x00000078 //PLL_AUDIO Control Register
  #define PLL_AUDIO_CTRL_REG_PLL_EN_OFFSET 31
  #define PLL_AUDIO_CTRL_REG_PLL_EN_CLEAR_MASK 0b80000000
    #define PLL_AUDIO_CTRL_REG_PLL_EN_DISABLE 0b0
    #define PLL_AUDIO_CTRL_REG_PLL_EN_ENABLE 0b1
  #define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_OFFSET 30
  #define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0b40000000
    #define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_DISABLE 0b0
    #define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_ENABLE 0b1
  #define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_OFFSET 29
  #define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0b20000000
    #define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_DISABLE 0b0
    #define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_ENABLE 0b1
  #define PLL_AUDIO_CTRL_REG_LOCK_OFFSET 28
  #define PLL_AUDIO_CTRL_REG_LOCK_CLEAR_MASK 0b10000000
    #define PLL_AUDIO_CTRL_REG_LOCK_UNLOCKED 0b0
    #define PLL_AUDIO_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0b1
  #define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27
  #define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0b08000000
    #define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0b0
    #define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0b1
  #define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_OFFSET 24
  #define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0b01000000
    #define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_DISABLE 0b0
    #define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_ENABLE 0b1
  #define PLL_AUDIO_CTRL_REG_PLL_P_OFFSET 16
  #define PLL_AUDIO_CTRL_REG_PLL_P_CLEAR_MASK 0b003f0000
  #define PLL_AUDIO_CTRL_REG_PLL_N_OFFSET 8
  #define PLL_AUDIO_CTRL_REG_PLL_N_CLEAR_MASK 0b0000ff00
  #define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6
  #define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0b000000c0
    #define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0b00
    #define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0b01
    #define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0b10
  #define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5
  #define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0b00000020
    #define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0b0
    #define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0b1
  #define PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1
  #define PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0b00000002
  #define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0
  #define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0b00000001

#define PLL_DDR_PAT0_CTRL_REG 0x00000110 //PLL_DDR Pattern0 Control Register
  #define PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_DDR_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_DDR_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_DDR_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_DDR_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_DDR_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_DDR_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_DDR_PAT1_CTRL_REG 0x00000114 //PLL_DDR Pattern1 Control Register
  #define PLL_DDR_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_DDR_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_DDR_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_DDR_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_DDR_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_DDR_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_PERI0_PAT0_CTRL_REG 0x00000120 //PLL_PERI0 Pattern0 Control Register
  #define PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_PERI0_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_PERI0_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_PERI0_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_PERI0_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_PERI0_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_PERI0_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_PERI0_PAT1_CTRL_REG 0x00000124 //PLL_PERI0 Pattern1 Control Register
  #define PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_PERI1_PAT0_CTRL_REG 0x00000128 //PLL_PERI1 Pattern0 Control Register
  #define PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_PERI1_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_PERI1_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_PERI1_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_PERI1_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_PERI1_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_PERI1_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_PERI1_PAT1_CTRL_REG 0x0000012c //PLL_PERI1 Pattern1 Control Register
  #define PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_GPU_PAT0_CTRL_REG 0x00000130 //PLL_GPU Pattern0 Control Register
  #define PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_GPU_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_GPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_GPU_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_GPU_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_GPU_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_GPU_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_GPU_PAT1_CTRL_REG 0x00000134 //PLL_GPU Pattern1 Control Register
  #define PLL_GPU_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_GPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_GPU_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_GPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_GPU_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_GPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO0_PAT0_CTRL_REG 0x00000140 //PLL_VIDEO0 Pattern0 Control Register
  #define PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO0_PAT1_CTRL_REG 0x00000144 //PLL_VIDEO0 Pattern1 Control Register
  #define PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO1_PAT0_CTRL_REG 0x00000148 //PLL_VIDEO1 Pattern0 Control Register
  #define PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO1_PAT1_CTRL_REG 0x0000014c //PLL_VIDEO1 Pattern1 Control Register
  #define PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO2_PAT0_CTRL_REG 0x00000150 //PLL_VIDEO2 Pattern0 Control Register
  #define PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO2_PAT1_CTRL_REG 0x00000154 //PLL_VIDEO2 Pattern1 Control Register
  #define PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_VE_PAT0_CTRL_REG 0x00000158 //PLL_VE Pattern0 Control Register
  #define PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_VE_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_VE_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_VE_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_VE_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_VE_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_VE_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_VE_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_VE_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_VE_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_VE_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_VE_PAT1_CTRL_REG 0x0000015c //PLL_VE Pattern1 Control Register
  #define PLL_VE_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_VE_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_VE_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_VE_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_VE_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_VE_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_ADC_PAT0_CTRL_REG 0x00000160 //PLL_ADC Pattern0 Control Register
  #define PLL_ADC_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_ADC_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_ADC_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_ADC_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_ADC_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_ADC_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_ADC_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_ADC_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_ADC_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_ADC_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_ADC_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_ADC_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_ADC_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_ADC_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_ADC_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_ADC_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_ADC_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_ADC_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_ADC_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_ADC_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_ADC_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_ADC_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_ADC_PAT1_CTRL_REG 0x00000164 //PLL_ADC Pattern1 Control Register
  #define PLL_ADC_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_ADC_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_ADC_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_ADC_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_ADC_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_ADC_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO3_PAT0_CTRL_REG 0x00000168 //PLL_VIDEO3 Pattern0 Control Register
  #define PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_VIDEO3_PAT1_CTRL_REG 0x0000016c //PLL_VIDEO3 Pattern1 Control Register
  #define PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_AUDIO_PAT0_CTRL_REG 0x00000178 //PLL_AUDIO Pattern0 Control Register
  #define PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31
  #define PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0b80000000
  #define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29
  #define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0b60000000
    #define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0b00
    #define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0b01
    #define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0b10
    #define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0b11
  #define PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20
  #define PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0b1ff00000
  #define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19
  #define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0b00080000
    #define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0b0
    #define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0b1
  #define PLL_AUDIO_PAT0_CTRL_REG_FREQ_OFFSET 17
  #define PLL_AUDIO_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0b00060000
    #define PLL_AUDIO_PAT0_CTRL_REG_FREQ_31_5KHZ 0b00
    #define PLL_AUDIO_PAT0_CTRL_REG_FREQ_32KHZ 0b01
    #define PLL_AUDIO_PAT0_CTRL_REG_FREQ_32_5KHZ 0b10
    #define PLL_AUDIO_PAT0_CTRL_REG_FREQ_33KHZ 0b11
  #define PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0
  #define PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0b0001ffff

#define PLL_AUDIO_PAT1_CTRL_REG 0x0000017c //PLL_AUDIO Pattern1 Control Register
  #define PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_OFFSET 24
  #define PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0b01000000
  #define PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_OFFSET 20
  #define PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0b00100000
  #define PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_OFFSET 0
  #define PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0b0001ffff

#define PLL_DDR_BIAS_REG 0x00000310 //PLL_DDR Bias Register
  #define PLL_DDR_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_DDR_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_DDR_BIAS_REG_PLL_CP_0 0b4

#define PLL_PERI0_BIAS_REG 0x00000320 //PLL_PERI0 Bias Register
  #define PLL_PERI0_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_PERI0_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_PERI0_BIAS_REG_PLL_CP_0 0b4

#define PLL_PERI1_BIAS_REG 0x00000328 //PLL_PERI1 Bias Register
  #define PLL_PERI1_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_PERI1_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_PERI1_BIAS_REG_PLL_CP_0 0b4

#define PLL_GPU_BIAS_REG 0x00000330 //PLL_GPU Bias Register
  #define PLL_GPU_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_GPU_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_GPU_BIAS_REG_PLL_CP_0 0b4

#define PLL_VIDEO0_BIAS_REG 0x00000340 //PLL_VIDEO0 Bias Register
  #define PLL_VIDEO0_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_VIDEO0_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_VIDEO0_BIAS_REG_PLL_CP_0 0b4

#define PLL_VIDEO1_BIAS_REG 0x00000348 //PLL_VIDEO1 Bias Register
  #define PLL_VIDEO1_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_VIDEO1_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_VIDEO1_BIAS_REG_PLL_CP_0 0b4

#define PLL_VIDEO2_BIAS_REG 0x00000350 //PLL_VIDEO2 Bias Register
  #define PLL_VIDEO2_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_VIDEO2_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_VIDEO2_BIAS_REG_PLL_CP_0 0b4

#define PLL_VE_BIAS_REG 0x00000358 //PLL_VE Bias Register
  #define PLL_VE_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_VE_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_VE_BIAS_REG_PLL_CP_0 0b4

#define PLL_ADC_BIAS_REG 0x00000360 //PLL_ADC Bias Register
  #define PLL_ADC_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_ADC_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_ADC_BIAS_REG_PLL_CP_0 0b4

#define PLL_VIDEO3_BIAS_REG 0x00000368 //PLL_VIDEO3 Bias Register
  #define PLL_VIDEO3_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_VIDEO3_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_VIDEO3_BIAS_REG_PLL_CP_0 0b4

#define PLL_AUDIO_BIAS_REG 0x00000378 //PLL_AUDIO Bias Register
  #define PLL_AUDIO_BIAS_REG_PLL_CP_OFFSET 16
  #define PLL_AUDIO_BIAS_REG_PLL_CP_CLEAR_MASK 0b001f0000
    #define PLL_AUDIO_BIAS_REG_PLL_CP_0 0b4

#define AHB0_CLK_REG 0x00000510 //AHB0 Clock Register
  #define AHB0_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define AHB0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b03000000
    #define AHB0_CLK_REG_CLK_SRC_SEL_DCXO24M 0b00
    #define AHB0_CLK_REG_CLK_SRC_SEL_CLK32K 0b01
    #define AHB0_CLK_REG_CLK_SRC_SEL_RC16M 0b10
    #define AHB0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M_BUS 0b11
  #define AHB0_CLK_REG_FACTOR_M_OFFSET 0
  #define AHB0_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define APB0_CLK_REG 0x00000520 //APB0 Clock Register
  #define APB0_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define APB0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b03000000
    #define APB0_CLK_REG_CLK_SRC_SEL_DCXO24M 0b00
    #define APB0_CLK_REG_CLK_SRC_SEL_CLK32K 0b01
    #define APB0_CLK_REG_CLK_SRC_SEL_RC16M 0b10
    #define APB0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M_BUS 0b11
  #define APB0_CLK_REG_FACTOR_M_OFFSET 0
  #define APB0_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define APB1_CLK_REG 0x00000524 //APB1 Clock Register
  #define APB1_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define APB1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define APB1_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define APB1_CLK_REG_CLK_SRC_SEL_CLK32K 0b001
    #define APB1_CLK_REG_CLK_SRC_SEL_RC16M 0b010
    #define APB1_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M_BUS 0b011
    #define APB1_CLK_REG_CLK_SRC_SEL_PLL_PERI0_480M_BUS 0b100
  #define APB1_CLK_REG_FACTOR_M_OFFSET 0
  #define APB1_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define MBUS_CLK_REG 0x00000540 //MBUS Clock Register
  #define MBUS_CLK_REG_MBUS_GATING_OFFSET 31
  #define MBUS_CLK_REG_MBUS_GATING_CLEAR_MASK 0b80000000
    #define MBUS_CLK_REG_MBUS_GATING_CLOCK_IS_OFF 0b0
    #define MBUS_CLK_REG_MBUS_GATING_CLOCK_IS_ON 0b1
  #define MBUS_CLK_REG_MBUS_RST_OFFSET 30
  #define MBUS_CLK_REG_MBUS_RST_CLEAR_MASK 0b40000000
    #define MBUS_CLK_REG_MBUS_RST_ASSERT 0b0
    #define MBUS_CLK_REG_MBUS_RST_DE_ASSERT 0b1
  #define MBUS_CLK_REG_MBUS_DFS_EN_OFFSET 28
  #define MBUS_CLK_REG_MBUS_DFS_EN_CLEAR_MASK 0b10000000
    #define MBUS_CLK_REG_MBUS_DFS_EN_DISABLE 0b0
    #define MBUS_CLK_REG_MBUS_DFS_EN_ENABLE 0b1
  #define MBUS_CLK_REG_MBUS_UPD_OFFSET 27
  #define MBUS_CLK_REG_MBUS_UPD_CLEAR_MASK 0b08000000
    #define MBUS_CLK_REG_MBUS_UPD_INVALID 0b0
    #define MBUS_CLK_REG_MBUS_UPD_VALID 0b1
  #define MBUS_CLK_REG_MBUS_CLK_SEL_OFFSET 24
  #define MBUS_CLK_REG_MBUS_CLK_SEL_CLEAR_MASK 0b07000000
    #define MBUS_CLK_REG_MBUS_CLK_SEL_DCXO24M 0b000
    #define MBUS_CLK_REG_MBUS_CLK_SEL_PLL_DDR 0b001
    #define MBUS_CLK_REG_MBUS_CLK_SEL_PLL_PERI0_600M 0b010
    #define MBUS_CLK_REG_MBUS_CLK_SEL_PLL_PERI0_480M 0b011
    #define MBUS_CLK_REG_MBUS_CLK_SEL_PLL_PERI0_400M 0b100
  #define MBUS_CLK_REG_MBUS_DIV1_OFFSET 0
  #define MBUS_CLK_REG_MBUS_DIV1_CLEAR_MASK 0b0000001f

#define TRACE_CLK_REG 0x00000550 //TRACE Clock Register
  #define TRACE_CLK_REG_TRACE_CLK_GATING_OFFSET 31
  #define TRACE_CLK_REG_TRACE_CLK_GATING_CLEAR_MASK 0b80000000
    #define TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_OFF 0b0
    #define TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_ON 0b1
  #define TRACE_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define TRACE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define TRACE_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define TRACE_CLK_REG_CLK_SRC_SEL_CLK32K 0b001
    #define TRACE_CLK_REG_CLK_SRC_SEL_RC16M 0b010
    #define TRACE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b011
    #define CE_CLK_REG_CLK_SRC_SEL_PERI0_400M 0b100
  #define TRACE_CLK_REG_FACTOR_M_OFFSET 0
  #define TRACE_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define GIC_CLK_REG 0x00000560 //GIC Clock Register
  #define GIC_CLK_REG_GIC_CLK_GATING_OFFSET 31
  #define GIC_CLK_REG_GIC_CLK_GATING_CLEAR_MASK 0b80000000
    #define GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_OFF 0b0
    #define GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_ON 0b1
  #define GIC_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define GIC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define GIC_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define GIC_CLK_REG_CLK_SRC_SEL_CLK32K 0b001
    #define GIC_CLK_REG_CLK_SRC_SEL_RC16M 0b010
    #define GIC_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b011
    #define GIC_CLK_REG_CLK_SRC_SEL_PLL_PERI0_480M 0b100
    #define GIC_CLK_REG_CLK_SRC_SEL_PLL_PERI0_400M 0b101
  #define GIC_CLK_REG_FACTOR_M_OFFSET 0
  #define GIC_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define AHB_GATE_EN_REG 0x000005c0 //AHB Gate Enable Register
  #define AHB_GATE_EN_REG_AHB_MONITOR_EN_OFFSET 31
  #define AHB_GATE_EN_REG_AHB_MONITOR_EN_CLEAR_MASK 0b80000000
    #define AHB_GATE_EN_REG_AHB_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE 0b0
    #define AHB_GATE_EN_REG_AHB_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE 0b1
  #define AHB_GATE_EN_REG_SD_MONITOR_EN_OFFSET 29
  #define AHB_GATE_EN_REG_SD_MONITOR_EN_CLEAR_MASK 0b20000000
    #define AHB_GATE_EN_REG_SD_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE 0b0
    #define AHB_GATE_EN_REG_SD_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE 0b1
  #define AHB_GATE_EN_REG_TVDISP_AHB_GATE_SW_CFG_OFFSET 8
  #define AHB_GATE_EN_REG_TVDISP_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000100
    #define AHB_GATE_EN_REG_TVDISP_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_TVDISP_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_TVCAP_AHB_GATE_SW_CFG_OFFSET 7
  #define AHB_GATE_EN_REG_TVCAP_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000080
    #define AHB_GATE_EN_REG_TVCAP_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_TVCAP_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_TVFE_AHB_GATE_SW_CFG_OFFSET 6
  #define AHB_GATE_EN_REG_TVFE_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000040
    #define AHB_GATE_EN_REG_TVFE_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_TVFE_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_OFFSET 5
  #define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000020
    #define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_OFFSET 4
  #define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000010
    #define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_OFFSET 3
  #define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000008
    #define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_USB2_AHB_GATE_SW_CFG_OFFSET 2
  #define AHB_GATE_EN_REG_USB2_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000004
    #define AHB_GATE_EN_REG_USB2_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_USB2_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_GMAC_AHB_GATE_SW_CFG_OFFSET 1
  #define AHB_GATE_EN_REG_GMAC_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000002
    #define AHB_GATE_EN_REG_GMAC_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_GMAC_AHB_GATE_SW_CFG_ENABLE 0b1
  #define AHB_GATE_EN_REG_GPU_AHB_GATE_SW_CFG_OFFSET 0
  #define AHB_GATE_EN_REG_GPU_AHB_GATE_SW_CFG_CLEAR_MASK 0b00000001
    #define AHB_GATE_EN_REG_GPU_AHB_GATE_SW_CFG_DISABLE 0b0
    #define AHB_GATE_EN_REG_GPU_AHB_GATE_SW_CFG_ENABLE 0b1

#define MBUS_GATE_EN_REG 0x000005e0 //MBUS GATE Enable Register
  #define MBUS_GATE_EN_REG_TVDISP_MBUS_GATE_SW_CFG_OFFSET 3
  #define MBUS_GATE_EN_REG_TVDISP_MBUS_GATE_SW_CFG_CLEAR_MASK 0b00000008
    #define MBUS_GATE_EN_REG_TVDISP_MBUS_GATE_SW_CFG_DISABLE 0b0
    #define MBUS_GATE_EN_REG_TVDISP_MBUS_GATE_SW_CFG_ENABLE 0b1
  #define MBUS_GATE_EN_REG_TVCAP_MBUS_GATE_SW_CFG_OFFSET 2
  #define MBUS_GATE_EN_REG_TVCAP_MBUS_GATE_SW_CFG_CLEAR_MASK 0b00000004
    #define MBUS_GATE_EN_REG_TVCAP_MBUS_GATE_SW_CFG_DISABLE 0b0
    #define MBUS_GATE_EN_REG_TVCAP_MBUS_GATE_SW_CFG_ENABLE 0b1
  #define MBUS_GATE_EN_REG_TVFE_MBUS_GATE_SW_CFG_OFFSET 1
  #define MBUS_GATE_EN_REG_TVFE_MBUS_GATE_SW_CFG_CLEAR_MASK 0b00000002
    #define MBUS_GATE_EN_REG_TVFE_MBUS_GATE_SW_CFG_DISABLE 0b0
    #define MBUS_GATE_EN_REG_TVFE_MBUS_GATE_SW_CFG_ENABLE 0b1
  #define MBUS_GATE_EN_REG_GPU_MBUS_GATE_SW_CFG_OFFSET 0
  #define MBUS_GATE_EN_REG_GPU_MBUS_GATE_SW_CFG_CLEAR_MASK 0b00000001
    #define MBUS_GATE_EN_REG_GPU_MBUS_GATE_SW_CFG_DISABLE 0b0
    #define MBUS_GATE_EN_REG_GPU_MBUS_GATE_SW_CFG_ENABLE 0b1

#define GPU_CORE_CLK_REG 0x00000670 //GPU CORE Clock Register
  #define GPU_CORE_CLK_REG_SCLK_GATING_OFFSET 31
  #define GPU_CORE_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define GPU_CORE_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define GPU_CORE_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define GPU_CORE_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define GPU_CORE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define GPU_CORE_CLK_REG_CLK_SRC_SEL_PLL_GPU 0b000
    #define GPU_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_800M 0b001
    #define GPU_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b010
    #define GPU_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_400M 0b011
    #define GPU_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b100
    #define GPU_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b101
  #define GPU_CORE_CLK_REG_FACTOR_M_OFFSET 0
  #define GPU_CORE_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000000f
    #define GPU_CORE_CLK_REG_FACTOR_M_NOT_MASK 0b0000
    #define GPU_CORE_CLK_REG_FACTOR_M_MASK_1_CYCLE_AT_16_CYCLES 0b0001
    #define GPU_CORE_CLK_REG_FACTOR_M_MASK_2_CYCLES_AT_16_CYCLES 0b0010
    #define GPU_CORE_CLK_REG_FACTOR_M_MASK_3_CYCLES_AT_16_CYCLES 0b0011
    #define GPU_CORE_CLK_REG_FACTOR_M_MASK_15_CYCLES_AT_16_CYCLES 0b1111

#define GPU_BGR_REG 0x0000067c //GPU Bus Gating Reset Register
  #define GPU_BGR_REG_GPU_RST_OFFSET 16
  #define GPU_BGR_REG_GPU_RST_CLEAR_MASK 0b00010000
    #define GPU_BGR_REG_GPU_RST_ASSERT 0b0
    #define GPU_BGR_REG_GPU_RST_DE_ASSERT 0b1
  #define GPU_BGR_REG_GPU_GATING_OFFSET 0
  #define GPU_BGR_REG_GPU_GATING_CLEAR_MASK 0b00000001
    #define GPU_BGR_REG_GPU_GATING_MASK 0b0
    #define GPU_BGR_REG_GPU_GATING_PASS 0b1

#define CE_CLK_REG 0x00000680 //CE Clock Register
  #define CE_CLK_REG_CE_CLK_GATING_OFFSET 31
  #define CE_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define CE_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_ON 0b1
  #define CE_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define CE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define CE_CLK_REG_CLK_SRC_SEL_DCXO24M 0b00
    #define CE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b01
    #define CE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_480M 0b10
    #define CE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_400M 0b11
  #define CE_CLK_REG_FACTOR_M_OFFSET 0
  #define CE_CLK_REG_FACTOR_M_CLEAR_MASK 0b00011111

#define CE_BGR_REG 0x0000068c //CE Bus Gating Reset Register
  #define CE_BGR_REG_CE_SYS_RST_OFFSET 17
  #define CE_BGR_REG_CE_SYS_RST_CLEAR_MASK 0b00020000
    #define CE_BGR_REG_CE_SYS_RST_ASSERT 0b0
    #define CE_BGR_REG_CE_SYS_RST_DE_ASSERT 0b1
  #define CE_BGR_REG_CE_RST_OFFSET 16
  #define CE_BGR_REG_CE_RST_CLEAR_MASK 0b00010000
    #define CE_BGR_REG_CE_RST_ASSERT 0b0
    #define CE_BGR_REG_CE_RST_DE_ASSERT 0b1
  #define CE_BGR_REG_CE_SYS_GATING_OFFSET 1
  #define CE_BGR_REG_CE_SYS_GATING_CLEAR_MASK 0b00000002
    #define CE_BGR_REG_CE_SYS_GATING_MASK 0b0
    #define CE_BGR_REG_CE_SYS_GATING_PASS 0b1
  #define CE_BGR_REG_CE_GATING_OFFSET 0
  #define CE_BGR_REG_CE_GATING_CLEAR_MASK 0b00000001
    #define CE_BGR_REG_CE_GATING_MASK 0b0
    #define CE_BGR_REG_CE_GATING_PASS 0b1

#define VE_CORE_CLK_REG 0x00000690 //VE CORE Clock Register
  #define VE_CORE_CLK_REG_SCLK_GATING_OFFSET 31
  #define VE_CORE_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define VE_CORE_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define VE_CORE_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define VE_CORE_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define VE_CORE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define VE_CORE_CLK_REG_CLK_SRC_SEL_PLL_VE 0b000
    #define VE_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_800M 0b001
    #define VE_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b010
    #define VE_CORE_CLK_REG_CLK_SRC_SEL_PLL_PERI0_480M 0b011
  #define VE_CORE_CLK_REG_FACTOR_M_OFFSET 0
  #define VE_CORE_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define VE_BGR_REG 0x0000069c //VE Bus Gating Reset Register
  #define VE_BGR_REG_AV1_RST_OFFSET 17
  #define VE_BGR_REG_AV1_RST_CLEAR_MASK 0b00020000
    #define VE_BGR_REG_AV1_RST_ASSERT 0b0
    #define VE_BGR_REG_AV1_RST_DE_ASSERT 0b1
  #define VE_BGR_REG_VE_RST_OFFSET 16
  #define VE_BGR_REG_VE_RST_CLEAR_MASK 0b00010000
    #define VE_BGR_REG_VE_RST_ASSERT 0b0
    #define VE_BGR_REG_VE_RST_DE_ASSERT 0b1
  #define VE_BGR_REG_AV1_GATING_OFFSET 1
  #define VE_BGR_REG_AV1_GATING_CLEAR_MASK 0b00000002
    #define VE_BGR_REG_AV1_GATING_MASK 0b0
    #define VE_BGR_REG_AV1_GATING_PASS 0b1
  #define VE_BGR_REG_VE_GATING_OFFSET 0
  #define VE_BGR_REG_VE_GATING_CLEAR_MASK 0b00000001
    #define VE_BGR_REG_VE_GATING_MASK 0b0
    #define VE_BGR_REG_VE_GATING_PASS 0b1

#define DMA_BGR_REG 0x0000070c //DMA Bus Gating Reset Register
  #define DMA_BGR_REG_DMA_RST_OFFSET 16
  #define DMA_BGR_REG_DMA_RST_CLEAR_MASK 0b00010000
    #define DMA_BGR_REG_DMA_RST_ASSERT 0b0
    #define DMA_BGR_REG_DMA_RST_DE_ASSERT 0b1
  #define DMA_BGR_REG_DMA_GATING_OFFSET 0
  #define DMA_BGR_REG_DMA_GATING_CLEAR_MASK 0b00000001
    #define DMA_BGR_REG_DMA_GATING_MASK 0b0
    #define DMA_BGR_REG_DMA_GATING_PASS 0b1

#define MSGBOX_BGR_REG 0x0000071c //MSGBOX Bus Gating Reset Register
  #define MSGBOX_BGR_REG_MSGBOX_RST_OFFSET 16
  #define MSGBOX_BGR_REG_MSGBOX_RST_CLEAR_MASK 0b00010000
    #define MSGBOX_BGR_REG_MSGBOX_RST_ASSERT 0b0
    #define MSGBOX_BGR_REG_MSGBOX_RST_DE_ASSERT 0b1
  #define MSGBOX_BGR_REG_MSGBOX_GATING_OFFSET 0
  #define MSGBOX_BGR_REG_MSGBOX_GATING_CLEAR_MASK 0b00000001
    #define MSGBOX_BGR_REG_MSGBOX_GATING_MASK 0b0
    #define MSGBOX_BGR_REG_MSGBOX_GATING_PASS 0b1

#define SPINLOCK_BGR_REG 0x0000072c //SPINLOCK Bus Gating Reset Register
  #define SPINLOCK_BGR_REG_SPINLOCK_RST_OFFSET 16
  #define SPINLOCK_BGR_REG_SPINLOCK_RST_CLEAR_MASK 0b00010000
    #define SPINLOCK_BGR_REG_SPINLOCK_RST_ASSERT 0b0
    #define SPINLOCK_BGR_REG_SPINLOCK_RST_DE_ASSERT 0b1
  #define SPINLOCK_BGR_REG_SPINLOCK_GATING_OFFSET 0
  #define SPINLOCK_BGR_REG_SPINLOCK_GATING_CLEAR_MASK 0b00000001
    #define SPINLOCK_BGR_REG_SPINLOCK_GATING_MASK 0b0
    #define SPINLOCK_BGR_REG_SPINLOCK_GATING_PASS 0b1

#define TIMER00_CLK_REG 0x00000730 //TIMER00 Clock Register
  #define TIMER00_CLK_REG_CLK_SRC_SEL_OFFSET 4
  #define TIMER00_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b00000070
    #define TIMER00_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define TIMER00_CLK_REG_CLK_SRC_SEL_RC16M 0b001
    #define TIMER00_CLK_REG_CLK_SRC_SEL_CLK32K 0b010
    #define TIMER00_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b011
  #define TIMER00_CLK_REG_FACTOR_P_OFFSET 1
  #define TIMER00_CLK_REG_FACTOR_P_CLEAR_MASK 0b0000000e
    #define TIMER00_CLK_REG_FACTOR_P__1 0b000
    #define TIMER00_CLK_REG_FACTOR_P__2 0b001
    #define TIMER00_CLK_REG_FACTOR_P__4 0b010
    #define TIMER00_CLK_REG_FACTOR_P__8 0b011
    #define TIMER00_CLK_REG_FACTOR_P__16 0b100
    #define TIMER00_CLK_REG_FACTOR_P__32 0b101
    #define TIMER00_CLK_REG_FACTOR_P__64 0b110
    #define TIMER00_CLK_REG_FACTOR_P__128 0b111
  #define TIMER00_CLK_REG_TIMER00_CLK_GATING_OFFSET 0
  #define TIMER00_CLK_REG_TIMER00_CLK_GATING_CLEAR_MASK 0b00000001
    #define TIMER00_CLK_REG_TIMER00_CLK_GATING_DISABLE 0b0
    #define TIMER00_CLK_REG_TIMER00_CLK_GATING_ENABLE 0b1

#define TIMER01_CLK_REG 0x00000734 //TIMER01 Clock Register
  #define TIMER01_CLK_REG_CLK_SRC_SEL_OFFSET 4
  #define TIMER01_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b00000070
    #define TIMER01_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define TIMER01_CLK_REG_CLK_SRC_SEL_RC16M 0b001
    #define TIMER01_CLK_REG_CLK_SRC_SEL_CLK32K 0b010
    #define TIMER01_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b011
  #define TIMER01_CLK_REG_FACTOR_P_OFFSET 1
  #define TIMER01_CLK_REG_FACTOR_P_CLEAR_MASK 0b0000000e
    #define TIMER01_CLK_REG_FACTOR_P__1 0b000
    #define TIMER01_CLK_REG_FACTOR_P__2 0b001
    #define TIMER01_CLK_REG_FACTOR_P__4 0b010
    #define TIMER01_CLK_REG_FACTOR_P__8 0b011
    #define TIMER01_CLK_REG_FACTOR_P__16 0b100
    #define TIMER01_CLK_REG_FACTOR_P__32 0b101
    #define TIMER01_CLK_REG_FACTOR_P__64 0b110
    #define TIMER01_CLK_REG_FACTOR_P__128 0b111
  #define TIMER01_CLK_REG_TIMER01_CLK_GATING_OFFSET 0
  #define TIMER01_CLK_REG_TIMER01_CLK_GATING_CLEAR_MASK 0b00000001
    #define TIMER01_CLK_REG_TIMER01_CLK_GATING_DISABLE 0b0
    #define TIMER01_CLK_REG_TIMER01_CLK_GATING_ENABLE 0b1

#define TIMER02_CLK_REG 0x00000738 //TIMER02 Clock Register
  #define TIMER02_CLK_REG_CLK_SRC_SEL_OFFSET 4
  #define TIMER02_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b00000070
    #define TIMER02_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define TIMER02_CLK_REG_CLK_SRC_SEL_RC16M 0b001
    #define TIMER02_CLK_REG_CLK_SRC_SEL_CLK32K 0b010
    #define TIMER02_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b011
  #define TIMER02_CLK_REG_FACTOR_P_OFFSET 1
  #define TIMER02_CLK_REG_FACTOR_P_CLEAR_MASK 0b0000000e
    #define TIMER02_CLK_REG_FACTOR_P__1 0b000
    #define TIMER02_CLK_REG_FACTOR_P__2 0b001
    #define TIMER02_CLK_REG_FACTOR_P__4 0b010
    #define TIMER02_CLK_REG_FACTOR_P__8 0b011
    #define TIMER02_CLK_REG_FACTOR_P__16 0b100
    #define TIMER02_CLK_REG_FACTOR_P__32 0b101
    #define TIMER02_CLK_REG_FACTOR_P__64 0b110
    #define TIMER02_CLK_REG_FACTOR_P__128 0b111
  #define TIMER02_CLK_REG_TIMER02_CLK_GATING_OFFSET 0
  #define TIMER02_CLK_REG_TIMER02_CLK_GATING_CLEAR_MASK 0b00000001
    #define TIMER02_CLK_REG_TIMER02_CLK_GATING_DISABLE 0b0
    #define TIMER02_CLK_REG_TIMER02_CLK_GATING_ENABLE 0b1

#define TIMER_BGR_REG 0x00000750 //TIMER Bus Gating Reset Register
  #define TIMER_BGR_REG_TIMER0_RST_OFFSET 16
  #define TIMER_BGR_REG_TIMER0_RST_CLEAR_MASK 0b00010000
    #define TIMER_BGR_REG_TIMER0_RST_ASSERT 0b0
    #define TIMER_BGR_REG_TIMER0_RST_DE_ASSERT 0b1
  #define TIMER_BGR_REG_TIMER0_GATING_OFFSET 0
  #define TIMER_BGR_REG_TIMER0_GATING_CLEAR_MASK 0b00000001
    #define TIMER_BGR_REG_TIMER0_GATING_MASK 0b0
    #define TIMER_BGR_REG_TIMER0_GATING_PASS 0b1

#define DBGSYS_BGR_REG 0x0000078c //DBGSYS Bus Gating Reset Register
  #define DBGSYS_BGR_REG_DBGSYS_RST_OFFSET 16
  #define DBGSYS_BGR_REG_DBGSYS_RST_CLEAR_MASK 0b00010000
    #define DBGSYS_BGR_REG_DBGSYS_RST_ASSERT 0b0
    #define DBGSYS_BGR_REG_DBGSYS_RST_DE_ASSERT 0b1
  #define DBGSYS_BGR_REG_DBGSYS_GATING_OFFSET 0
  #define DBGSYS_BGR_REG_DBGSYS_GATING_CLEAR_MASK 0b00000001
    #define DBGSYS_BGR_REG_DBGSYS_GATING_MASK 0b0
    #define DBGSYS_BGR_REG_DBGSYS_GATING_PASS 0b1

#define PWM_BGR_REG 0x000007ac //PWM Bus Gating Reset Register
  #define PWM_BGR_REG_PWM_RST_OFFSET 16
  #define PWM_BGR_REG_PWM_RST_CLEAR_MASK 0b00010000
    #define PWM_BGR_REG_PWM_RST_ASSERT 0b0
    #define PWM_BGR_REG_PWM_RST_DE_ASSERT 0b1
  #define PWM_BGR_REG_PWM_GATING_OFFSET 0
  #define PWM_BGR_REG_PWM_GATING_CLEAR_MASK 0b00000001
    #define PWM_BGR_REG_PWM_GATING_MASK 0b0
    #define PWM_BGR_REG_PWM_GATING_PASS 0b1

#define IOMMU_BGR_REG 0x000007bc //IOMMU Bus Gating Reset Register
  #define IOMMU_BGR_REG_IOMMU_GATING_OFFSET 0
  #define IOMMU_BGR_REG_IOMMU_GATING_CLEAR_MASK 0b00000001
    #define IOMMU_BGR_REG_IOMMU_GATING_MASK 0b0
    #define IOMMU_BGR_REG_IOMMU_GATING_PASS 0b1

#define DRAM_CLK_REG 0x00000800 //DRAM Clock Register
  #define DRAM_CLK_REG_DRAM_SCLK_GATING_OFFSET 31
  #define DRAM_CLK_REG_DRAM_SCLK_GATING_CLEAR_MASK 0b80000000
    #define DRAM_CLK_REG_DRAM_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define DRAM_CLK_REG_DRAM_SCLK_GATING_CLOCK_IS_ON 0b1
  #define DRAM_CLK_REG_DRAM_MODULE_RST_OFFSET 30
  #define DRAM_CLK_REG_DRAM_MODULE_RST_CLEAR_MASK 0b40000000
    #define DRAM_CLK_REG_DRAM_MODULE_RST_ASSERT 0b0
    #define DRAM_CLK_REG_DRAM_MODULE_RST_DE_ASSERT 0b1
  #define DRAM_CLK_REG_DRAM_UPD_OFFSET 27
  #define DRAM_CLK_REG_DRAM_UPD_CLEAR_MASK 0b08000000
    #define DRAM_CLK_REG_DRAM_UPD_INVALID 0b0
    #define DRAM_CLK_REG_DRAM_UPD_VALID 0b1
  #define DRAM_CLK_REG_DRAM_CLK_SRC_SEL_OFFSET 24
  #define DRAM_CLK_REG_DRAM_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define DRAM_CLK_REG_DRAM_CLK_SRC_SEL_PLL_DDR 0b000
    #define DRAM_CLK_REG_DRAM_CLK_SRC_SEL_PLL_PERI1_800M 0b001
    #define DRAM_CLK_REG_DRAM_CLK_SRC_SEL_PLL_PERI1_600M 0b010
    #define DRAM_CLK_REG_DRAM_CLK_SRC_SEL_PLL_PERI1_480M 0b011
  #define DRAM_CLK_REG_DRAM_DIV1_OFFSET 0
  #define DRAM_CLK_REG_DRAM_DIV1_CLEAR_MASK 0b0000001f

#define MBUS_MAT_CLK_GATING_REG 0x00000804 //MBUS Master Clock Gating Register
  #define MBUS_MAT_CLK_GATING_REG_AV1_MCLK_GATING_OFFSET 3
  #define MBUS_MAT_CLK_GATING_REG_AV1_MCLK_GATING_CLEAR_MASK 0b00000008
    #define MBUS_MAT_CLK_GATING_REG_AV1_MCLK_GATING_MASK 0b0
    #define MBUS_MAT_CLK_GATING_REG_AV1_MCLK_GATING_PASS 0b1
  #define   MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_OFFSET 2
  #define MBUS_MAT_CLK_GATING_REG_CE_MCLK_GATING_CLEAR_MASK 0b00000004
    #define MBUS_MAT_CLK_GATING_REG_CE_MCLK_GATING_MASK 0b0
    #define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_PASS 0b1
  #define MBUS_MAT_CLK_GATING_REG_VE3_MCLK_GATING_OFFSET 1
  #define MBUS_MAT_CLK_GATING_REG_VE3_MCLK_GATING_CLEAR_MASK 0b00000002
    #define MBUS_MAT_CLK_GATING_REG_VE3_MCLK_GATING_MASK 0b0
    #define MBUS_MAT_CLK_GATING_REG_VE3_MCLK_GATING_PASS 0b1
  #define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_GATING_OFFSET 0
  #define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_GATING_CLEAR_MASK 0b00000001
    #define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_GATING_MASK 0b0
    #define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_GATING_PASS 0b1

#define DRAM_BGR_REG 0x0000080c //DRAM Bus Gating Reset Register
  #define DRAM_BGR_REG_DRAM_RST_OFFSET 16
  #define DRAM_BGR_REG_DRAM_RST_CLEAR_MASK 0b00010000
    #define DRAM_BGR_REG_DRAM_RST_ASSERT 0b0
    #define DRAM_BGR_REG_DRAM_RST_DE_ASSERT 0b1
  #define DRAM_BGR_REG_DRAM_GATING_OFFSET 0
  #define DRAM_BGR_REG_DRAM_GATING_CLEAR_MASK 0b00000001
    #define DRAM_BGR_REG_DRAM_GATING_MASK 0b0
    #define DRAM_BGR_REG_DRAM_GATING_PASS 0b1

#define SMHC0_CLK_REG 0x00000830 //SMHC0 Clock Register
  #define SMHC0_CLK_REG_SCLK_GATING_OFFSET 31
  #define SMHC0_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SMHC0_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SMHC0_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SMHC0_CLK_REG_CLK_SRC_SEL_HOSC	24
  #define SMHC0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SMHC0_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_400M	0b001
    #define SMHC0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b010
    #define SMHC0_CLK_REG_CLK_SRC_SEL_PLL_PERI1_400M 0b011
    #define SMHC0_CLK_REG_CLK_SRC_SEL_PLL_PERI1_300M 0b100
  #define SMHC0_CLK_REG_FACTOR_N_OFFSET 8
  #define SMHC0_CLK_REG_FACTOR_N_CLEAR_MASK 0b00001f00
  #define SMHC0_CLK_REG_FACTOR_M_OFFSET 0
  #define SMHC0_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SMHC1_CLK_REG 0x00000834 //SMHC1 Clock Register
  #define SMHC1_CLK_REG_SCLK_GATING_OFFSET 31
  #define SMHC1_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SMHC1_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SMHC1_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SMHC1_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SMHC1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SMHC1_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define SMHC1_CLK_REG_CLK_SRC_SEL_PLL_PERI0_400M 0b001
    #define SMHC1_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b010
    #define SMHC1_CLK_REG_CLK_SRC_SEL_PLL_PERI1_400M 0b011
    #define SMHC1_CLK_REG_CLK_SRC_SEL_PLL_PERI1_300M 0b100
  #define SMHC1_CLK_REG_FACTOR_N_OFFSET 8
  #define SMHC1_CLK_REG_FACTOR_N_CLEAR_MASK 0b00001f00
  #define SMHC1_CLK_REG_FACTOR_M_OFFSET 0
  #define SMHC1_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SMHC2_CLK_REG 0x00000838 //SMHC2 Clock Register
  #define SMHC2_CLK_REG_SCLK_GATING_OFFSET 31
  #define SMHC2_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SMHC2_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SMHC2_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SMHC0_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SMHC2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SMHC2_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define SMHC2_CLK_REG_CLK_SRC_SEL_PLL_PERI0_800M 0b001
    #define SMHC2_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b010
    #define SMHC2_CLK_REG_CLK_SRC_SEL_PLL_PERI1_800M 0b011
    #define SMHC2_CLK_REG_CLK_SRC_SEL_PLL_PERI1_600M 0b100
  #define SMHC2_CLK_REG_FACTOR_N_OFFSET 8
  #define SMHC2_CLK_REG_FACTOR_N_CLEAR_MASK 0b00001f00
  #define SMHC2_CLK_REG_FACTOR_M_OFFSET 0
  #define SMHC2_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SMHC_BGR_REG 0x0000084c //SMHC Bus Gating Reset Register
  #define SMHC_BGR_REG_SMHC2_RST_OFFSET 18
  #define SMHC_BGR_REG_SMHC2_RST_CLEAR_MASK 0b00040000
    #define SMHC_BGR_REG_SMHC2_RST_ASSERT 0b0
    #define SMHC_BGR_REG_SMHC2_RST_DE_ASSERT 0b1
  #define SMHC_BGR_REG_SMHC1_RST_OFFSET 17
  #define SMHC_BGR_REG_SMHC1_RST_CLEAR_MASK 0b00020000
    #define SMHC_BGR_REG_SMHC1_RST_ASSERT 0b0
    #define SMHC_BGR_REG_SMHC1_RST_DE_ASSERT 0b1
  #define SMHC_BGR_REG_SMHC0_RST_OFFSET 16
  #define SMHC_BGR_REG_SMHC0_RST_CLEAR_MASK 0b00010000
    #define SMHC_BGR_REG_SMHC0_RST_ASSERT 0b0
    #define SMHC_BGR_REG_SMHC0_RST_DE_ASSERT 0b1
  #define SMHC_BGR_REG_SMHC2_GATING_OFFSET 2
  #define SMHC_BGR_REG_SMHC2_GATING_CLEAR_MASK 0b00000004
    #define SMHC_BGR_REG_SMHC2_GATING_MASK 0b0
    #define SMHC_BGR_REG_SMHC2_GATING_PASS 0b1
    #define SMHC_BGR_REG_SMHC2_GATING____CCU_AUTO_GEN_SMHC2_PROT 0b2
  #define SMHC_BGR_REG_SMHC1_GATING_OFFSET 1
  #define SMHC_BGR_REG_SMHC1_GATING_CLEAR_MASK 0b00000002
    #define SMHC_BGR_REG_SMHC1_GATING_MASK 0b0
    #define SMHC_BGR_REG_SMHC1_GATING_PASS 0b1
  #define SMHC_BGR_REG_SMHC0_GATING_OFFSET 0
  #define SMHC_BGR_REG_SMHC0_GATING_CLEAR_MASK 0b00000001
    #define SMHC_BGR_REG_SMHC0_GATING_MASK 0b0
    #define SMHC_BGR_REG_SMHC0_GATING_PASS 0b1

#define UART_BGR_REG 0x0000090c //UART Bus Gating Reset Register
  #define UART_BGR_REG_UART3_RST_OFFSET 19
  #define UART_BGR_REG_UART3_RST_CLEAR_MASK 0b00080000
    #define UART_BGR_REG_UART3_RST_ASSERT 0b0
    #define UART_BGR_REG_UART3_RST_DE_ASSERT 0b1
  #define UART_BGR_REG_UART2_RST_OFFSET 18
  #define UART_BGR_REG_UART2_RST_CLEAR_MASK 0b00040000
    #define UART_BGR_REG_UART2_RST_ASSERT 0b0
    #define UART_BGR_REG_UART2_RST_DE_ASSERT 0b1
  #define UART_BGR_REG_UART1_RST_OFFSET 17
  #define UART_BGR_REG_UART1_RST_CLEAR_MASK 0b00020000
    #define UART_BGR_REG_UART1_RST_ASSERT 0b0
    #define UART_BGR_REG_UART1_RST_DE_ASSERT 0b1
  #define UART_BGR_REG_UART0_RST_OFFSET 16
  #define UART_BGR_REG_UART0_RST_CLEAR_MASK 0b00010000
    #define UART_BGR_REG_UART0_RST_ASSERT 0b0
    #define UART_BGR_REG_UART0_RST_DE_ASSERT 0b1
  #define UART_BGR_REG_UART3_GATING_OFFSET 3
  #define UART_BGR_REG_UART3_GATING_CLEAR_MASK 0b00000008
    #define UART_BGR_REG_UART3_GATING_MASK 0b0
    #define UART_BGR_REG_UART3_GATING_PASS 0b1
    #define UART_BGR_REG_UART3_GATING____CCU_AUTO_GEN_UART3_PROT 0b3
  #define UART_BGR_REG_UART2_GATING_OFFSET 2
  #define UART_BGR_REG_UART2_GATING_CLEAR_MASK 0b00000004
    #define UART_BGR_REG_UART2_GATING_MASK 0b0
    #define UART_BGR_REG_UART2_GATING_PASS 0b1
    #define UART_BGR_REG_UART2_GATING____CCU_AUTO_GEN_UART2_PROT 0b2
  #define UART_BGR_REG_UART1_GATING_OFFSET 1
  #define UART_BGR_REG_UART1_GATING_CLEAR_MASK 0b00000002
    #define UART_BGR_REG_UART1_GATING_MASK 0b0
    #define UART_BGR_REG_UART1_GATING_PASS 0b1
  #define UART_BGR_REG_UART0_GATING_OFFSET 0
  #define UART_BGR_REG_UART0_GATING_CLEAR_MASK 0b00000001
    #define UART_BGR_REG_UART0_GATING_MASK 0b0
    #define UART_BGR_REG_UART0_GATING_PASS 0b1

#define TWI_BGR_REG 0x0000091c //TWI Bus Gating Reset Register
  #define TWI_BGR_REG_TWI4_RST_OFFSET 20
  #define TWI_BGR_REG_TWI4_RST_CLEAR_MASK 0b00100000
    #define TWI_BGR_REG_TWI4_RST_ASSERT 0b0
    #define TWI_BGR_REG_TWI4_RST_DE_ASSERT 0b1
  #define TWI_BGR_REG_TWI3_RST_OFFSET 19
  #define TWI_BGR_REG_TWI3_RST_CLEAR_MASK 0b00080000
    #define TWI_BGR_REG_TWI3_RST_ASSERT 0b0
    #define TWI_BGR_REG_TWI3_RST_DE_ASSERT 0b1
  #define TWI_BGR_REG_TWI2_RST_OFFSET 18
  #define TWI_BGR_REG_TWI2_RST_CLEAR_MASK 0b00040000
    #define TWI_BGR_REG_TWI2_RST_ASSERT 0b0
    #define TWI_BGR_REG_TWI2_RST_DE_ASSERT 0b1
  #define TWI_BGR_REG_TWI1_RST_OFFSET 17
  #define TWI_BGR_REG_TWI1_RST_CLEAR_MASK 0b00020000
    #define TWI_BGR_REG_TWI1_RST_ASSERT 0b0
    #define TWI_BGR_REG_TWI1_RST_DE_ASSERT 0b1
  #define TWI_BGR_REG_TWI0_RST_OFFSET 16
  #define TWI_BGR_REG_TWI0_RST_CLEAR_MASK 0b00010000
    #define TWI_BGR_REG_TWI0_RST_ASSERT 0b0
    #define TWI_BGR_REG_TWI0_RST_DE_ASSERT 0b1
  #define TWI_BGR_REG_TWI4_GATING_OFFSET 4
  #define TWI_BGR_REG_TWI4_GATING_CLEAR_MASK 0b00000010
    #define TWI_BGR_REG_TWI4_GATING_MASK 0b0
    #define TWI_BGR_REG_TWI4_GATING_PASS 0b1
    #define TWI_BGR_REG_TWI4_GATING____CCU_AUTO_GEN_TWI4_PROT 0b4
  #define TWI_BGR_REG_TWI3_GATING_OFFSET 3
  #define TWI_BGR_REG_TWI3_GATING_CLEAR_MASK 0b00000008
    #define TWI_BGR_REG_TWI3_GATING_MASK 0b0
    #define TWI_BGR_REG_TWI3_GATING_PASS 0b1
    #define TWI_BGR_REG_TWI3_GATING____CCU_AUTO_GEN_TWI3_PROT 0b3
  #define TWI_BGR_REG_TWI2_GATING_OFFSET 2
  #define TWI_BGR_REG_TWI2_GATING_CLEAR_MASK 0b00000004
    #define TWI_BGR_REG_TWI2_GATING_MASK 0b0
    #define TWI_BGR_REG_TWI2_GATING_PASS 0b1
    #define TWI_BGR_REG_TWI2_GATING____CCU_AUTO_GEN_TWI2_PROT 0b2
  #define TWI_BGR_REG_TWI1_GATING_OFFSET 1
  #define TWI_BGR_REG_TWI1_GATING_CLEAR_MASK 0b00000002
    #define TWI_BGR_REG_TWI1_GATING_MASK 0b0
    #define TWI_BGR_REG_TWI1_GATING_PASS 0b1
  #define TWI_BGR_REG_TWI0_GATING_OFFSET 0
  #define TWI_BGR_REG_TWI0_GATING_CLEAR_MASK 0b00000001
    #define TWI_BGR_REG_TWI0_GATING_MASK 0b0
    #define TWI_BGR_REG_TWI0_GATING_PASS 0b1

#define SPI0_CLK_REG 0x00000940 //SPI0 Clock Register
  #define SPI0_CLK_REG_SCLK_GATING_OFFSET 31
  #define SPI0_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SPI0_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SPI0_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SPI0_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SPI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SPI0_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define SPI0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b001
    #define SPI0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b010
    #define SPI0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_160M 0b011
    #define SPI0_CLK_REG_CLK_SRC_SEL_PLL_PERI1_300M 0b100
    #define SPI0_CLK_REG_CLK_SRC_SEL_PLL_PERI1_200M 0b101
    #define SPI0_CLK_REG_CLK_SRC_SEL_PLL_PERI1_160M 0b110
  #define SPI0_CLK_REG_FACTOR_N_OFFSET 8
  #define SPI0_CLK_REG_FACTOR_N_CLEAR_MASK 0b00001f00
  #define SPI0_CLK_REG_FACTOR_M_OFFSET 0
  #define SPI0_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SPI1_CLK_REG 0x00000944 //SPI1 Clock Register
  #define SPI1_CLK_REG_SCLK_GATING_OFFSET 31
  #define SPI1_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SPI1_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SPI1_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SPI1_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SPI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SPI1_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define SPI1_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b001
    #define SPI1_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b010
    #define SPI1_CLK_REG_CLK_SRC_SEL_PLL_PERI0_160M 0b011
    #define SPI1_CLK_REG_CLK_SRC_SEL_PLL_PERI1_300M 0b100
    #define SPI1_CLK_REG_CLK_SRC_SEL_PLL_PERI1_200M 0b101
    #define SPI1_CLK_REG_CLK_SRC_SEL_PLL_PERI1_160M 0b110
  #define SPI1_CLK_REG_FACTOR_N_OFFSET 8
  #define SPI1_CLK_REG_FACTOR_N_CLEAR_MASK 0b00001f00
  #define SPI1_CLK_REG_FACTOR_M_OFFSET 0
  #define SPI1_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SPI2_CLK_REG 0x00000948 //SPI2 Clock Register
  #define SPI2_CLK_REG_SCLK_GATING_OFFSET 31
  #define SPI2_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SPI2_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SPI2_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SPI2_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SPI2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SPI2_CLK_REG_CLK_SRC_SEL_DCXO24M 0b000
    #define SPI2_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b001
    #define SPI2_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b010
    #define SPI2_CLK_REG_CLK_SRC_SEL_PLL_PERI0_160M 0b011
    #define SPI2_CLK_REG_CLK_SRC_SEL_PLL_PERI1_300M 0b100
    #define SPI2_CLK_REG_CLK_SRC_SEL_PLL_PERI1_200M 0b101
    #define SPI2_CLK_REG_CLK_SRC_SEL_PLL_PERI1_160M 0b110
  #define SPI2_CLK_REG_FACTOR_N_OFFSET 8
  #define SPI2_CLK_REG_FACTOR_N_CLEAR_MASK 0b00001f00
  #define SPI2_CLK_REG_FACTOR_M_OFFSET 0
  #define SPI2_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SPI_BGR_REG 0x0000096c //SPI Bus Gating Reset Register
  #define SPI_BGR_REG_SPI2_RST_OFFSET 18
  #define SPI_BGR_REG_SPI2_RST_CLEAR_MASK 0b00040000
    #define SPI_BGR_REG_SPI2_RST_ASSERT 0b0
    #define SPI_BGR_REG_SPI2_RST_DE_ASSERT 0b1
  #define SPI_BGR_REG_SPI1_RST_OFFSET 17
  #define SPI_BGR_REG_SPI1_RST_CLEAR_MASK 0b00020000
    #define SPI_BGR_REG_SPI1_RST_ASSERT 0b0
    #define SPI_BGR_REG_SPI1_RST_DE_ASSERT 0b1
  #define SPI_BGR_REG_SPI0_RST_OFFSET 16
  #define SPI_BGR_REG_SPI0_RST_CLEAR_MASK 0b00010000
    #define SPI_BGR_REG_SPI0_RST_ASSERT 0b0
    #define SPI_BGR_REG_SPI0_RST_DE_ASSERT 0b1
  #define SPI_BGR_REG_SPI2_GATING_OFFSET 2
  #define SPI_BGR_REG_SPI2_GATING_CLEAR_MASK 0b00000004
    #define SPI_BGR_REG_SPI2_GATING_MASK 0b0
    #define SPI_BGR_REG_SPI2_GATING_PASS 0b1
    #define SPI_BGR_REG_SPI2_GATING____CCU_AUTO_GEN_SPI2_PROT 0b2
  #define SPI_BGR_REG_SPI1_GATING_OFFSET 1
  #define SPI_BGR_REG_SPI1_GATING_CLEAR_MASK 0b00000002
    #define SPI_BGR_REG_SPI1_GATING_MASK 0b0
    #define SPI_BGR_REG_SPI1_GATING_PASS 0b1
  #define SPI_BGR_REG_SPI0_GATING_OFFSET 0
  #define SPI_BGR_REG_SPI0_GATING_CLEAR_MASK 0b00000001
    #define SPI_BGR_REG_SPI0_GATING_MASK 0b0
    #define SPI_BGR_REG_SPI0_GATING_PASS 0b1

#define GMAC0_PHY_CLK_REG 0x00000970 //GMAC0 PHY Clock Register
  #define GMAC0_PHY_CLK_REG_GMAC0_PHY_CLK_GATING_OFFSET 31
  #define GMAC0_PHY_CLK_REG_GMAC0_PHY_CLK_GATING_CLEAR_MASK 0b80000000
    #define GMAC0_PHY_CLK_REG_GMAC0_PHY_CLK_GATING_CLOCK_IS_OFF 0b0
    #define GMAC0_PHY_CLK_REG_GMAC0_PHY_CLK_GATING_CLOCK_IS_ON 0b1
  #define GMAC0_PHY_CLK_REG_FACTOR_M_OFFSET 0
  #define GMAC0_PHY_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define GMAC0_BGR_REG 0x0000097c //GMAC0 Bus Gating Reset Register
  #define GMAC0_BGR_REG_GMAC0_RST_OFFSET 16
  #define GMAC0_BGR_REG_GMAC0_RST_CLEAR_MASK 0b00010000
    #define GMAC0_BGR_REG_GMAC0_RST_ASSERT 0b0
    #define GMAC0_BGR_REG_GMAC0_RST_DE_ASSERT 0b1
  #define GMAC0_BGR_REG_GMAC0_GATING_OFFSET 0
  #define GMAC0_BGR_REG_GMAC0_GATING_CLEAR_MASK 0b00000001
    #define GMAC0_BGR_REG_GMAC0_GATING_MASK 0b0
    #define GMAC0_BGR_REG_GMAC0_GATING_PASS 0b1

#define I2SPCM0_CLK_REG 0x00000a10 //I2SPCM0 Clock Register
  #define I2SPCM0_CLK_REG_SCLK_GATING_OFFSET 31
  #define I2SPCM0_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define I2SPCM0_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define I2SPCM0_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define I2SPCM0_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define I2SPCM0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define I2SPCM0_CLK_REG_CLK_SRC_SEL_PLL_AUDIO_4X 0b000
    #define I2SPCM0_CLK_REG_CLK_SRC_SEL_TVFE_AUDIO_CLK 0b001
    #define I2SPCM0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_200M 0b010
  #define I2SPCM0_CLK_REG_FACTOR_M_OFFSET 0
  #define I2SPCM0_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define I2SPCM_BGR_REG 0x00000a20 //I2SPCM Bus Gating Reset Register
  #define I2SPCM_BGR_REG_I2SPCM0_RST_OFFSET 16
  #define I2SPCM_BGR_REG_I2SPCM0_RST_CLEAR_MASK 0b00010000
    #define I2SPCM_BGR_REG_I2SPCM0_RST_ASSERT 0b0
    #define I2SPCM_BGR_REG_I2SPCM0_RST_DE_ASSERT 0b1
  #define I2SPCM_BGR_REG_I2SPCM0_GATING_OFFSET 0
  #define I2SPCM_BGR_REG_I2SPCM0_GATING_CLEAR_MASK 0b00000001
    #define I2SPCM_BGR_REG_I2SPCM0_GATING_MASK 0b0
    #define I2SPCM_BGR_REG_I2SPCM0_GATING_PASS 0b1

#define SPDIF_BGR_REG 0x00000a2c //SPDIF Bus Gating Reset Register
  #define SPDIF_BGR_REG_SPDIF1_RST_OFFSET 17
  #define SPDIF_BGR_REG_SPDIF1_RST_CLEAR_MASK 0b00020000
    #define SPDIF_BGR_REG_SPDIF1_RST_ASSERT 0b0
    #define SPDIF_BGR_REG_SPDIF1_RST_DE_ASSERT 0b1
  #define SPDIF_BGR_REG_SPDIF0_RST_OFFSET 16
  #define SPDIF_BGR_REG_SPDIF0_RST_CLEAR_MASK 0b00010000
    #define SPDIF_BGR_REG_SPDIF0_RST_ASSERT 0b0
    #define SPDIF_BGR_REG_SPDIF0_RST_DE_ASSERT 0b1
  #define SPDIF_BGR_REG_SPDIF1_GATING_OFFSET 1
  #define SPDIF_BGR_REG_SPDIF1_GATING_CLEAR_MASK 0b00000002
    #define SPDIF_BGR_REG_SPDIF1_GATING_MASK 0b0
    #define SPDIF_BGR_REG_SPDIF1_GATING_PASS 0b1
  #define SPDIF_BGR_REG_SPDIF0_GATING_OFFSET 0
  #define SPDIF_BGR_REG_SPDIF0_GATING_CLEAR_MASK 0b00000001
    #define SPDIF_BGR_REG_SPDIF0_GATING_MASK 0b0
    #define SPDIF_BGR_REG_SPDIF0_GATING_PASS 0b1

#define SPDIF0_RX_CLK_REG 0x00000a30 //SPDIF0 RX Clock Register
  #define SPDIF0_RX_CLK_REG_SCLK_GATING_OFFSET 31
  #define SPDIF0_RX_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SPDIF0_RX_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SPDIF0_RX_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SPDIF0_RX_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SPDIF0_RX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SPDIF0_RX_CLK_REG_CLK_SRC_SEL_PLL_PERI0_400M 0b000
    #define SPDIF0_RX_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b001
    #define SPDIF0_RX_CLK_REG_CLK_SRC_SEL_PLL_AUDIO 0b010
  #define SPDIF0_RX_CLK_REG_FACTOR_M_OFFSET 0
  #define SPDIF0_RX_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SPDIF0_TX_CLK_REG 0x00000a34 //SPDIF0 TX Clock Register
  #define SPDIF0_TX_CLK_REG_SCLK_GATING_OFFSET 31
  #define SPDIF0_TX_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SPDIF0_TX_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SPDIF0_TX_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SPDIF0_TX_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SPDIF0_TX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define SPDIF0_TX_CLK_REG_CLK_SRC_SEL_PLL_AUDIO_4X 0b000
    #define SPDIF0_TX_CLK_REG_CLK_SRC_SEL_TVFE_AUDIO_CLK 0b001
  #define SPDIF0_TX_CLK_REG_FACTOR_M_OFFSET 0
  #define SPDIF0_TX_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SPDIF1_RX_CLK_REG 0x00000a40 //SPDIF1 RX Clock Register
  #define SPDIF1_RX_CLK_REG_SCLK_GATING_OFFSET 31
  #define SPDIF1_RX_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SPDIF1_RX_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SPDIF1_RX_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SPDIF1_RX_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SPDIF1_RX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SPDIF1_RX_CLK_REG_CLK_SRC_SEL_PLL_PERI0_400M 0b000
    #define SPDIF1_RX_CLK_REG_CLK_SRC_SEL_PLL_PERI0_300M 0b001
    #define SPDIF1_RX_CLK_REG_CLK_SRC_SEL_PLL_AUDIO 0b010
  #define SPDIF1_RX_CLK_REG_FACTOR_M_OFFSET 0
  #define SPDIF1_RX_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SPDIF1_TX_CLK_REG 0x00000a44 //SPDIF1 TX Clock Register
  #define SPDIF1_TX_CLK_REG_SCLK_GATING_OFFSET 31
  #define SPDIF1_TX_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SPDIF1_TX_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SPDIF1_TX_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SPDIF1_TX_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SPDIF1_TX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define SPDIF1_TX_CLK_REG_CLK_SRC_SEL_PLL_AUDIO_4X 0b000
    #define SPDIF1_TX_CLK_REG_CLK_SRC_SEL_TVFE_AUDIO_CLK 0b001
  #define SPDIF1_TX_CLK_REG_FACTOR_M_OFFSET 0
  #define SPDIF1_TX_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define AUDIO_CODEC_DAC_1X_CLK_REG 0x00000a60 //AUDIO CODEC DAC 1X Clock Register
  #define AUDIO_CODEC_DAC_1X_CLK_REG_SCLK_GATING_OFFSET 31
  #define AUDIO_CODEC_DAC_1X_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define AUDIO_CODEC_DAC_1X_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define AUDIO_CODEC_DAC_1X_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define AUDIO_CODEC_DAC_1X_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define AUDIO_CODEC_DAC_1X_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define AUDIO_CODEC_DAC_1X_CLK_REG_CLK_SRC_SEL_PLL_AUDIO_4X 0b000
    #define AUDIO_CODEC_DAC_1X_CLK_REG_CLK_SRC_SEL_TVFE_AUDIO_CLK 0b001
  #define AUDIO_CODEC_DAC_1X_CLK_REG_FACTOR_M_OFFSET 0
  #define AUDIO_CODEC_DAC_1X_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define AUDIO_CODEC_ADC_1X_CLK_REG 0x00000a64 //AUDIO CODEC ADC 1X Clock Register
  #define AUDIO_CODEC_ADC_1X_CLK_REG_SCLK_GATING_OFFSET 31
  #define AUDIO_CODEC_ADC_1X_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define AUDIO_CODEC_ADC_1X_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define AUDIO_CODEC_ADC_1X_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define AUDIO_CODEC_ADC_1X_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define AUDIO_CODEC_ADC_1X_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define AUDIO_CODEC_ADC_1X_CLK_REG_CLK_SRC_SEL_PLL_AUDIO_4X 0b0
    #define AUDIO_CODEC_ADC_1X_CLK_REG_CLK_SRC_SEL_TVFE_AUDIO_CLK 0b1
  #define AUDIO_CODEC_ADC_1X_CLK_REG_FACTOR_M_OFFSET 0
  #define AUDIO_CODEC_ADC_1X_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define AUDIO_CODEC_BGR_REG 0x00000a6c //AUDIO CODEC Bus Gating Reset Register
  #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_RST_OFFSET 16
  #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_RST_CLEAR_MASK 0b00010000
    #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_RST_ASSERT 0b0
    #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_RST_DE_ASSERT 0b1
  #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_GATING_OFFSET 0
  #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_GATING_CLEAR_MASK 0b00000001
    #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_GATING_MASK 0b0
    #define AUDIO_CODEC_BGR_REG_AUDIO_CODEC_GATING_PASS 0b1

#define USB0_CLK_REG 0x00000a70 //USB0 Clock Register
  #define USB0_CLK_REG_USB0_CLK_GATING_OFFSET 31
  #define USB0_CLK_REG_USB0_CLK_GATING_CLEAR_MASK 0b80000000
    #define USB0_CLK_REG_USB0_CLK_GATING_CLOCK_IS_OFF 0b0
    #define USB0_CLK_REG_USB0_CLK_GATING_CLOCK_IS_ON 0b1
  #define USB0_CLK_REG_USBPHY0_RSTN_OFFSET 30
  #define USB0_CLK_REG_USBPHY0_RSTN_CLEAR_MASK 0b40000000
    #define USB0_CLK_REG_USBPHY0_RSTN_ASSERT 0b0
    #define USB0_CLK_REG_USBPHY0_RSTN_DE_ASSERT 0b1
  #define USB0_CLK_REG_USB0_CLK12M_SEL_OFFSET 24
  #define USB0_CLK_REG_USB0_CLK12M_SEL_CLEAR_MASK 0b07000000
    #define USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ 0b000
    #define USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ 0b001
    #define USB0_CLK_REG_USB0_CLK12M_SEL_CLK32K 0b010
    #define USB0_CLK_REG_USB0_CLK12M_SEL_CLK16M_RC 0b011

#define USB1_CLK_REG 0x00000a78 //USB1 Clock Register
  #define USB1_CLK_REG_USB1_CLK_GATING_OFFSET 31
  #define USB1_CLK_REG_USB1_CLK_GATING_CLEAR_MASK 0b80000000
    #define USB1_CLK_REG_USB1_CLK_GATING_CLOCK_IS_OFF 0b0
    #define USB1_CLK_REG_USB1_CLK_GATING_CLOCK_IS_ON 0b1
  #define USB1_CLK_REG_USBPHY1_RSTN_OFFSET 30
  #define USB1_CLK_REG_USBPHY1_RSTN_CLEAR_MASK 0b40000000
    #define USB1_CLK_REG_USBPHY1_RSTN_ASSERT 0b0
    #define USB1_CLK_REG_USBPHY1_RSTN_DE_ASSERT 0b1
  #define USB1_CLK_REG_USB1_CLK12M_SEL_OFFSET 24
  #define USB1_CLK_REG_USB1_CLK12M_SEL_CLEAR_MASK 0b07000000
    #define USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ 0b000
    #define USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ 0b001
    #define USB1_CLK_REG_USB1_CLK12M_SEL_CLK32K 0b010
    #define USB1_CLK_REG_USB1_CLK12M_SEL_CLK16M_RC 0b011

#define USB2_CLK_REG 0x00000a80 //USB2 Clock Register
  #define USB2_CLK_REG_USB2_CLK_GATING_OFFSET 31
  #define USB2_CLK_REG_USB2_CLK_GATING_CLEAR_MASK 0b80000000
    #define USB2_CLK_REG_USB2_CLK_GATING_CLOCK_IS_OFF 0b0
    #define USB2_CLK_REG_USB2_CLK_GATING_CLOCK_IS_ON 0b1
  #define USB2_CLK_REG_USBPHY2_RSTN_OFFSET 30
  #define USB2_CLK_REG_USBPHY2_RSTN_CLEAR_MASK 0b40000000
    #define USB2_CLK_REG_USBPHY2_RSTN_ASSERT 0b0
    #define USB2_CLK_REG_USBPHY2_RSTN_DE_ASSERT 0b1
  #define USB2_CLK_REG_USB2_CLK12M_SEL_OFFSET 24
  #define USB2_CLK_REG_USB2_CLK12M_SEL_CLEAR_MASK 0b07000000
    #define USB2_CLK_REG_USB2_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ 0b00
    #define USB2_CLK_REG_USB2_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ 0b01
    #define USB2_CLK_REG_USB2_CLK12M_SEL_CLK32K 0b10
    #define USB2_CLK_REG_USB2_CLK12M_SEL_CLK16M_RC 0b11

#define USB_BGR_REG 0x00000a8c //USB Bus Gating Reset Register
  #define USB_BGR_REG_USBOTG_RST_OFFSET 24
  #define USB_BGR_REG_USBOTG_RST_CLEAR_MASK 0b01000000
    #define USB_BGR_REG_USBOTG_RST_ASSERT 0b0
    #define USB_BGR_REG_USBOTG_RST_DE_ASSERT 0b1
  #define USB_BGR_REG_USBEHCI2_RST_OFFSET 22
  #define USB_BGR_REG_USBEHCI2_RST_CLEAR_MASK 0b00400000
    #define USB_BGR_REG_USBEHCI2_RST_ASSERT 0b0
    #define USB_BGR_REG_USBEHCI2_RST_DE_ASSERT 0b1
  #define USB_BGR_REG_USBEHCI1_RST_OFFSET 21
  #define USB_BGR_REG_USBEHCI1_RST_CLEAR_MASK 0b00200000
    #define USB_BGR_REG_USBEHCI1_RST_ASSERT 0b0
    #define USB_BGR_REG_USBEHCI1_RST_DE_ASSERT 0b1
  #define USB_BGR_REG_USBEHCI0_RST_OFFSET 20
  #define USB_BGR_REG_USBEHCI0_RST_CLEAR_MASK 0b00100000
    #define USB_BGR_REG_USBEHCI0_RST_ASSERT 0b0
    #define USB_BGR_REG_USBEHCI0_RST_DE_ASSERT 0b1
  #define USB_BGR_REG_USBOHCI2_RST_OFFSET 18
  #define USB_BGR_REG_USBOHCI2_RST_CLEAR_MASK 0b00040000
    #define USB_BGR_REG_USBOHCI2_RST_ASSERT 0b0
    #define USB_BGR_REG_USBOHCI2_RST_DE_ASSERT 0b1
  #define USB_BGR_REG_USBOHCI1_RST_OFFSET 17
  #define USB_BGR_REG_USBOHCI1_RST_CLEAR_MASK 0b00020000
    #define USB_BGR_REG_USBOHCI1_RST_ASSERT 0b0
    #define USB_BGR_REG_USBOHCI1_RST_DE_ASSERT 0b1
  #define USB_BGR_REG_USBOHCI0_RST_OFFSET 16
  #define USB_BGR_REG_USBOHCI0_RST_CLEAR_MASK 0b00010000
    #define USB_BGR_REG_USBOHCI0_RST_ASSERT 0b0
    #define USB_BGR_REG_USBOHCI0_RST_DE_ASSERT 0b1
  #define USB_BGR_REG_USBOTG_GATING_OFFSET 8
  #define USB_BGR_REG_USBOTG_GATING_CLEAR_MASK 0b00000100
    #define USB_BGR_REG_USBOTG_GATING_MASK 0b0
    #define USB_BGR_REG_USBOTG_GATING_PASS 0b1
  #define USB_BGR_REG_USBEHCI2_GATING_OFFSET 6
  #define USB_BGR_REG_USBEHCI2_GATING_CLEAR_MASK 0b00000040
    #define USB_BGR_REG_USBEHCI2_GATING_MASK 0b0
    #define USB_BGR_REG_USBEHCI2_GATING_PASS 0b1
    #define USB_BGR_REG_USBEHCI2_GATING____CCU_AUTO_GEN_USB2_PROT 0b2
  #define USB_BGR_REG_USBEHCI1_GATING_OFFSET 5
  #define USB_BGR_REG_USBEHCI1_GATING_CLEAR_MASK 0b00000020
    #define USB_BGR_REG_USBEHCI1_GATING_MASK 0b0
    #define USB_BGR_REG_USBEHCI1_GATING_PASS 0b1
  #define USB_BGR_REG_USBEHCI0_GATING_OFFSET 4
  #define USB_BGR_REG_USBEHCI0_GATING_CLEAR_MASK 0b00000010
    #define USB_BGR_REG_USBEHCI0_GATING_MASK 0b0
    #define USB_BGR_REG_USBEHCI0_GATING_PASS 0b1
  #define USB_BGR_REG_USBOHCI2_GATING_OFFSET 2
  #define USB_BGR_REG_USBOHCI2_GATING_CLEAR_MASK 0b00000004
    #define USB_BGR_REG_USBOHCI2_GATING_MASK 0b0
    #define USB_BGR_REG_USBOHCI2_GATING_PASS 0b1
    #define USB_BGR_REG_USBOHCI2_GATING____CCU_AUTO_GEN_USB2_PROT 0b2
  #define USB_BGR_REG_USBOHCI1_GATING_OFFSET 1
  #define USB_BGR_REG_USBOHCI1_GATING_CLEAR_MASK 0b00000002
    #define USB_BGR_REG_USBOHCI1_GATING_MASK 0b0
    #define USB_BGR_REG_USBOHCI1_GATING_PASS 0b1
  #define USB_BGR_REG_USBOHCI0_GATING_OFFSET 0
  #define USB_BGR_REG_USBOHCI0_GATING_CLEAR_MASK 0b00000001
    #define USB_BGR_REG_USBOHCI0_GATING_MASK 0b0
    #define USB_BGR_REG_USBOHCI0_GATING_PASS 0b1

#define LVDS_BGR_REG 0x00000bac //LVDS BUS GATING RESET Register
  #define LVDS_BGR_REG_LVDS_RST_OFFSET 16
  #define LVDS_BGR_REG_LVDS_RST_CLEAR_MASK 0b00010000
    #define LVDS_BGR_REG_LVDS_RST_ASSERT 0b0
    #define LVDS_BGR_REG_LVDS_RST_DE_ASSERT 0b1

#define ADC_CLK_REG 0x00000d10 //ADC Clock Register
  #define ADC_CLK_REG_SCLK_GATING_OFFSET 31
  #define ADC_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define ADC_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define ADC_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define ADC_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define ADC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define ADC_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b0
    #define ADC_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_1X 0b1
  #define ADC_CLK_REG_FACTOR_M_OFFSET 0
  #define ADC_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define DTMB_CLK120M_CLK_REG 0x00000d18 //DTMB_CLK120M Clock Register
  #define DTMB_CLK120M_CLK_REG_SCLK_GATING_OFFSET 31
  #define DTMB_CLK120M_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define DTMB_CLK120M_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define DTMB_CLK120M_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define DTMB_CLK120M_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define DTMB_CLK120M_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define DTMB_CLK120M_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b00
    #define DTMB_CLK120M_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b01
  #define DTMB_CLK120M_CLK_REG_FACTOR_M_OFFSET 0
  #define DTMB_CLK120M_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define TVFE_1296M_CLK_REG 0x00000d20 //TVFE_1296M Clock Register
  #define TVFE_1296M_CLK_REG_SCLK_GATING_OFFSET 31
  #define TVFE_1296M_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define TVFE_1296M_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define TVFE_1296M_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define TVFE_1296M_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define TVFE_1296M_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define TVFE_1296M_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b00
    #define TVFE_1296M_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b01
  #define TVFE_1296M_CLK_REG_FACTOR_M_OFFSET 0
  #define TVFE_1296M_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define I2H_CLK_REG 0x00000d24 //I2H Clock Register
  #define I2H_CLK_REG_SCLK_GATING_OFFSET 31
  #define I2H_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define I2H_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define I2H_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define I2H_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define I2H_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define I2H_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b000
    #define I2H_CLK_REG_CLK_SRC_SEL_PLL_PERI0_2X 0b001
    #define I2H_CLK_REG_CLK_SRC_SEL_PLL_PERI1_2X 0b010
  #define I2H_CLK_REG_FACTOR_M_OFFSET 0
  #define I2H_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define CIP_TSX_CLK_REG 0x00000d28 //CIP_TSX Clock Register
  #define CIP_TSX_CLK_REG_SCLK_GATING_OFFSET 31
  #define CIP_TSX_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define CIP_TSX_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define CIP_TSX_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define CIP_TSX_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define CIP_TSX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define CIP_TSX_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b0
    #define CIP_TSX_CLK_REG_CLK_SRC_SEL_PLL_PERI1_600M 0b1
  #define CIP_TSX_CLK_REG_FACTOR_M_OFFSET 0
  #define CIP_TSX_CLK_REG_FACTOR_M_CLEAR_MASK 0b00000007

#define CIP_MCX_CLK_REG 0x00000d2c //CIP_MCX Clock Register
  #define CIP_MCX_CLK_REG_SCLK_GATING_OFFSET 31
  #define CIP_MCX_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define CIP_MCX_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define CIP_MCX_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define CIP_MCX_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define CIP_MCX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define CIP_MCX_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b0
    #define CIP_MCX_CLK_REG_CLK_SRC_SEL_PLL_PERI1_600M 0b1
  #define CIP_MCX_CLK_REG_FACTOR_M_OFFSET 0
  #define CIP_MCX_CLK_REG_FACTOR_M_CLEAR_MASK 0b00000007

#define CIP_TSP_CLK_REG 0x00000d30 //CIP_TSP Clock Register
  #define CIP_TSP_CLK_REG_SCLK_GATING_OFFSET 31
  #define CIP_TSP_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define CIP_TSP_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define CIP_TSP_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define CIP_TSP_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define CIP_TSP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define CIP_TSP_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b0
    #define CIP_TSP_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b1
  #define CIP_TSP_CLK_REG_FACTOR_M_OFFSET 0
  #define CIP_TSP_CLK_REG_FACTOR_M_CLEAR_MASK 0b00000007

#define TSA_TSP_CLK_REG 0x00000d34 //TSA_TSP Clock Register
  #define TSA_TSP_CLK_REG_SCLK_GATING_OFFSET 31
  #define TSA_TSP_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define TSA_TSP_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define TSA_TSP_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define TSA_TSP_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define TSA_TSP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define TSA_TSP_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b0
    #define TSA_TSP_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b1
  #define TSA_TSP_CLK_REG_FACTOR_M_OFFSET 0
  #define TSA_TSP_CLK_REG_FACTOR_M_CLEAR_MASK 0b00000007

#define CIP27_CLK_REG 0x00000d38 //CIP27 Clock Register
  #define CIP27_CLK_REG_SCLK_GATING_OFFSET 31
  #define CIP27_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define CIP27_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define CIP27_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define CIP27_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define CIP27_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define CIP27_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_1X 0b0
    #define CIP27_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b1
  #define CIP27_CLK_REG_FACTOR_M_OFFSET 0
  #define CIP27_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define CIP_MTS0_CLK_REG 0x00000d40 //CIP_MTS0 Clock Register
  #define CIP_MTS0_CLK_REG_SCLK_GATING_OFFSET 31
  #define CIP_MTS0_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define CIP_MTS0_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define CIP_MTS0_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define CIP_MTS0_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define CIP_MTS0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define CIP_MTS0_CLK_REG_CLK_SRC_SEL_PLL_VIDEO1_4X 0b000
    #define CIP_MTS0_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b001
    #define CIP_MTS0_CLK_REG_CLK_SRC_SEL_PLL_VIDEO3_4X 0b010
    #define CIP_MTS0_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b011
    #define CIP_MTS0_CLK_REG_CLK_SRC_SEL_PLL_PERI0_2X 0b100
  #define CIP_MTS0_CLK_REG_FACTOR_M_OFFSET 0
  #define CIP_MTS0_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define AUDIO_CPU_CLK_REG 0x00000d48 //AUDIO_CPU Clock Register
  #define AUDIO_CPU_CLK_REG_SCLK_GATING_OFFSET 31
  #define AUDIO_CPU_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define AUDIO_CPU_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define AUDIO_CPU_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_PLL_PERI0_800M 0b000
    #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b001
    #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_PLL_PERI0_480M 0b010
    #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_PLL_PERI1_800M 0b011
    #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_PLL_PERI1_600M 0b100
    #define AUDIO_CPU_CLK_REG_CLK_SRC_SEL_PLL_PERI1_480M 0b101
  #define AUDIO_CPU_CLK_REG_FACTOR_M_OFFSET 0
  #define AUDIO_CPU_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define AUDIO_UMAC_CLK_REG 0x00000d4c //AUDIO_UMAC Clock Register
  #define AUDIO_UMAC_CLK_REG_SCLK_GATING_OFFSET 31
  #define AUDIO_UMAC_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define AUDIO_UMAC_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define AUDIO_UMAC_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define AUDIO_UMAC_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define AUDIO_UMAC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define AUDIO_UMAC_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b000
    #define AUDIO_UMAC_CLK_REG_CLK_SRC_SEL_PLL_PERI1_600M 0b001
  #define AUDIO_UMAC_CLK_REG_FACTOR_M_OFFSET 0
  #define AUDIO_UMAC_CLK_REG_FACTOR_M_CLEAR_MASK 0b00000007

#define AUDIO_IHB_CLK_REG 0x00000d50 //AUDIO_IHB Clock Register
  #define AUDIO_IHB_CLK_REG_SCLK_GATING_OFFSET 31
  #define AUDIO_IHB_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define AUDIO_IHB_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define AUDIO_IHB_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define AUDIO_IHB_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define AUDIO_IHB_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define AUDIO_IHB_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b00
    #define AUDIO_IHB_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b01
    #define AUDIO_IHB_CLK_REG_CLK_SRC_SEL_PLL_PERI1_600M 0b10
  #define AUDIO_IHB_CLK_REG_FACTOR_M_OFFSET 0
  #define AUDIO_IHB_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define TSA432_CLK_REG 0x00000d58 //TSA432 Clock Register
  #define TSA432_CLK_REG_SCLK_GATING_OFFSET 31
  #define TSA432_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define TSA432_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define TSA432_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define TSA432_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define TSA432_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define TSA432_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b0
    #define TSA432_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b1
  #define TSA432_CLK_REG_FACTOR_M_OFFSET 0
  #define TSA432_CLK_REG_FACTOR_M_CLEAR_MASK 0b00000007

#define MPG0_CLK_REG 0x00000d5c //MPG0 Clock Register
  #define MPG0_CLK_REG_SCLK_GATING_OFFSET 31
  #define MPG0_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define MPG0_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define MPG0_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define MPG0_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define MPG0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define MPG0_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b000
    #define MPG0_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_1X 0b001
    #define MPG0_CLK_REG_CLK_SRC_SEL_DCXO24M 0b010
    #define MPG0_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b011
  #define MPG0_CLK_REG_FACTOR_M_OFFSET 0
  #define MPG0_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define MPG1_CLK_REG 0x00000d60 //MPG1 Clock Register
  #define MPG1_CLK_REG_SCLK_GATING_OFFSET 31
  #define MPG1_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define MPG1_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define MPG1_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define MPG1_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define MPG1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define MPG1_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b000
    #define MPG1_CLK_REG_CLK_SRC_SEL_DCXO24M 0b001
    #define MPG1_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b010
  #define MPG1_CLK_REG_FACTOR_M_OFFSET 0
  #define MPG1_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define DEMOD_BGR_REG 0x00000d64 //DEMOD Bus Gating Reset Register
  #define DEMOD_BGR_REG_DEMOD_RST_OFFSET 16
  #define DEMOD_BGR_REG_DEMOD_RST_CLEAR_MASK 0b00010000
    #define DEMOD_BGR_REG_DEMOD_RST_ASSERT 0b0
    #define DEMOD_BGR_REG_DEMOD_RST_DE_ASSERT 0b1
  #define DEMOD_BGR_REG_DEMOD_GATING_OFFSET 0
  #define DEMOD_BGR_REG_DEMOD_GATING_CLEAR_MASK 0b00000001
    #define DEMOD_BGR_REG_DEMOD_GATING_MASK 0b0
    #define DEMOD_BGR_REG_DEMOD_GATING_PASS 0b1

#define TCD3_CLK_REG 0x00000d6c //TCD3 Clock Register
  #define TCD3_CLK_REG_SCLK_GATING_OFFSET 31
  #define TCD3_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define TCD3_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define TCD3_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define TCD3_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define TCD3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define TCD3_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b000
    #define TCD3_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_1X 0b001
    #define TCD3_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b010
  #define TCD3_CLK_REG_FACTOR_M_OFFSET 0
  #define TCD3_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define VINCAP_DMA_CLK_REG 0x00000d74 //VINCAP_DMA Clock Register
  #define VINCAP_DMA_CLK_REG_SCLK_GATING_OFFSET 31
  #define VINCAP_DMA_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define VINCAP_DMA_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define VINCAP_DMA_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define VINCAP_DMA_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define VINCAP_DMA_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define VINCAP_DMA_CLK_REG_CLK_SRC_SEL_PLL_VIDEO2_4X 0b0
    #define VINCAP_DMA_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b1
  #define VINCAP_DMA_CLK_REG_FACTOR_M_OFFSET 0
  #define VINCAP_DMA_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define CAP_TEST_CLK_REG 0x00000d80 //Capture Test Clock Register
  #define CAP_TEST_CLK_REG_HDMI_AUDIO_EN_OFFSET 31
  #define CAP_TEST_CLK_REG_HDMI_AUDIO_EN_CLEAR_MASK 0b80000000
    #define CAP_TEST_CLK_REG_HDMI_AUDIO_EN_CLOCK_IS_OFF 0b0
    #define CAP_TEST_CLK_REG_HDMI_AUDIO_EN_CLOCK_IS_ON 0b1
  #define CAP_TEST_CLK_REG_CAP_300M_EN_OFFSET 30
  #define CAP_TEST_CLK_REG_CAP_300M_EN_CLEAR_MASK 0b40000000
    #define CAP_TEST_CLK_REG_CAP_300M_EN_CLOCK_IS_OFF 0b0
    #define CAP_TEST_CLK_REG_CAP_300M_EN_CLOCK_IS_ON 0b1

#define HDMI_AUDIO_CLK_REG 0x00000d84 //HDMI AUDIO Clock Register
  #define HDMI_AUDIO_CLK_REG_SCLK_GATING_OFFSET 31
  #define HDMI_AUDIO_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define HDMI_AUDIO_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define HDMI_AUDIO_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define HDMI_AUDIO_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define HDMI_AUDIO_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define HDMI_AUDIO_CLK_REG_CLK_SRC_SEL_PLL_VIDEO3_4X 0b0
    #define HDMI_AUDIO_CLK_REG_CLK_SRC_SEL_PLL_PERI0_2X 0b1
  #define HDMI_AUDIO_CLK_REG_FACTOR_M_OFFSET 0
  #define HDMI_AUDIO_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define TVCAP_BGR_REG 0x00000d88 //TVCAP Bus Gating Reset Register
  #define TVCAP_BGR_REG_TVCAP_RST_OFFSET 16
  #define TVCAP_BGR_REG_TVCAP_RST_CLEAR_MASK 0b00010000
    #define TVCAP_BGR_REG_TVCAP_RST_ASSERT 0b0
    #define TVCAP_BGR_REG_TVCAP_RST_DE_ASSERT 0b1
  #define TVCAP_BGR_REG_TVCAP_GATING_OFFSET 0
  #define TVCAP_BGR_REG_TVCAP_GATING_CLEAR_MASK 0b00000001
    #define TVCAP_BGR_REG_TVCAP_GATING_MASK 0b0
    #define TVCAP_BGR_REG_TVCAP_GATING_PASS 0b1

#define DEINT_CLK_REG 0x00000db0 //DEINT Clock Register
  #define DEINT_CLK_REG_SCLK_GATING_OFFSET 31
  #define DEINT_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define DEINT_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define DEINT_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define DEINT_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define DEINT_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define DEINT_CLK_REG_CLK_SRC_SEL_PLL_VIDEO2_4X 0b0
    #define DEINT_CLK_REG_CLK_SRC_SEL_LVDS_CLK 0b1
  #define DEINT_CLK_REG_FACTOR_M_OFFSET 0
  #define DEINT_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define PANEL_CLK_REG 0x00000db4 //PANEL Clock Register
  #define PANEL_CLK_REG_SCLK_GATING_OFFSET 31
  #define PANEL_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define PANEL_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define PANEL_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define PANEL_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define PANEL_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b01000000
    #define PANEL_CLK_REG_CLK_SRC_SEL_PLL_VIDEO2_4X 0b0
    #define PANEL_CLK_REG_CLK_SRC_SEL_LVDS_CLK 0b1
  #define PANEL_CLK_REG_FACTOR_M_OFFSET 0
  #define PANEL_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define SVP_DTL_CLK_REG 0x00000db8 //SVP_DTL Clock Register
  #define SVP_DTL_CLK_REG_SCLK_GATING_OFFSET 31
  #define SVP_DTL_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define SVP_DTL_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define SVP_DTL_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define SVP_DTL_CLK_REG_TVCAP_DTL_GATING_OFFSET 30
  #define SVP_DTL_CLK_REG_TVCAP_DTL_GATING_CLEAR_MASK 0b40000000
    #define SVP_DTL_CLK_REG_TVCAP_DTL_GATING_CLOCK_IS_OFF 0b0
    #define SVP_DTL_CLK_REG_TVCAP_DTL_GATING_CLOCK_IS_ON 0b1
  #define SVP_DTL_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define SVP_DTL_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define SVP_DTL_CLK_REG_CLK_SRC_SEL_PLL_PERI0_2X 0b00
    #define SVP_DTL_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b01
    #define SVP_DTL_CLK_REG_CLK_SRC_SEL_PLL_PERI1_2X 0b10
  #define SVP_DTL_CLK_REG_FACTOR_M_OFFSET 0
  #define SVP_DTL_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define AFBD_CLK_REG 0x00000dc0 //AFBD Clock Register
  #define AFBD_CLK_REG_SCLK_GATING_OFFSET 31
  #define AFBD_CLK_REG_SCLK_GATING_CLEAR_MASK 0b80000000
    #define AFBD_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0b0
    #define AFBD_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0b1
  #define AFBD_CLK_REG_CLK_SRC_SEL_OFFSET 24
  #define AFBD_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0b07000000
    #define AFBD_CLK_REG_CLK_SRC_SEL_PLL_PERI0_800M 0b000
    #define AFBD_CLK_REG_CLK_SRC_SEL_PLL_PERI0_600M 0b001
    #define AFBD_CLK_REG_CLK_SRC_SEL_PLL_PERI0_480M 0b010
    #define AFBD_CLK_REG_CLK_SRC_SEL_PLL_VIDEO0_4X 0b011
    #define AFBD_CLK_REG_CLK_SRC_SEL_PLL_ADC 0b100
  #define AFBD_CLK_REG_FACTOR_M_OFFSET 0
  #define AFBD_CLK_REG_FACTOR_M_CLEAR_MASK 0b0000001f

#define DISP_BGR_REG 0x00000dd8 //DISP Bus Gating Reset Register
  #define DISP_BGR_REG_DISP_RST_OFFSET 16
  #define DISP_BGR_REG_DISP_RST_CLEAR_MASK 0b00010000
    #define DISP_BGR_REG_DISP_RST_ASSERT 0b0
    #define DISP_BGR_REG_DISP_RST_DE_ASSERT 0b1
  #define DISP_BGR_REG_DISP_GATING_OFFSET 0
  #define DISP_BGR_REG_DISP_GATING_CLEAR_MASK 0b00000001
    #define DISP_BGR_REG_DISP_GATING_MASK 0b0
    #define DISP_BGR_REG_DISP_GATING_PASS 0b1

#define PLL_PERI0_GATE_EN_REG 0x00000e00 //PLL_PERI0 Gate Enable Register
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_GATE_SW_CFG_OFFSET 27
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_GATE_SW_CFG_CLEAR_MASK 0b08000000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_GATE_SW_CFG_OFFSET 26
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_GATE_SW_CFG_CLEAR_MASK 0b04000000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_ALL_CFG_OFFSET 25
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_ALL_CFG_CLEAR_MASK 0b02000000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_ALL_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_ALL_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_SW_CFG_OFFSET 24
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_SW_CFG_CLEAR_MASK 0b01000000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_GATE_SW_CFG_OFFSET 23
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_GATE_SW_CFG_CLEAR_MASK 0b00800000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_GATE_SW_CFG_OFFSET 22
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_GATE_SW_CFG_CLEAR_MASK 0b00400000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_ALL_CFG_OFFSET 21
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_ALL_CFG_CLEAR_MASK 0b00200000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_ALL_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_ALL_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_SW_CFG_OFFSET 20
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_SW_CFG_CLEAR_MASK 0b00100000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_GATE_SW_CFG_OFFSET 19
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_GATE_SW_CFG_CLEAR_MASK 0b00080000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_ALL_CFG_OFFSET 18
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_ALL_CFG_CLEAR_MASK 0b00040000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_ALL_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_ALL_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_SW_CFG_OFFSET 17
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_SW_CFG_CLEAR_MASK 0b00020000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_GATE_SW_CFG_OFFSET 16
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_GATE_SW_CFG_CLEAR_MASK 0b00010000
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_AUTO_GATE_EN_OFFSET 11
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_AUTO_GATE_EN_CLEAR_MASK 0b00000800
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_2X_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_AUTO_GATE_EN_OFFSET 10
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_AUTO_GATE_EN_CLEAR_MASK 0b00000400
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_600M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_ALL_OFFSET 9
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_ALL_CLEAR_MASK 0b00000200
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_ALL_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_ALL_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_OFFSET 8
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_CLEAR_MASK 0b00000100
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_300M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_AUTO_GATE_EN_OFFSET 7
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_AUTO_GATE_EN_CLEAR_MASK 0b00000080
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_150M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_AUTO_GATE_EN_OFFSET 6
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_AUTO_GATE_EN_CLEAR_MASK 0b00000040
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_800M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_ALL_OFFSET 5
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_ALL_CLEAR_MASK 0b00000020
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_ALL_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_ALL_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_OFFSET 4
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_CLEAR_MASK 0b00000010
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_400M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_AUTO_GATE_EN_OFFSET 3
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_AUTO_GATE_EN_CLEAR_MASK 0b00000008
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_200M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_ALL_OFFSET 2
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_ALL_CLEAR_MASK 0b00000004
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_ALL_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_ALL_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_OFFSET 1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_CLEAR_MASK 0b00000002
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_480M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_AUTO_GATE_EN_OFFSET 0
  #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_AUTO_GATE_EN_CLEAR_MASK 0b00000001
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI0_GATE_EN_REG_PLL_PERI0_160M_AUTO_GATE_EN_NO_AUTO 0b1

#define PLL_PERI1_GATE_EN_REG 0x00000e04 //PLL_PERI1 Gate Enable Register
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_GATE_SW_CFG_OFFSET 28
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_GATE_SW_CFG_CLEAR_MASK 0b10000000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_GATE_SW_CFG_OFFSET 27
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_GATE_SW_CFG_CLEAR_MASK 0b08000000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_ALL_CFG_OFFSET 26
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_ALL_CFG_CLEAR_MASK 0b04000000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_ALL_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_ALL_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_SW_CFG_OFFSET 25
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_SW_CFG_CLEAR_MASK 0b02000000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_GATE_SW_CFG_OFFSET 24
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_GATE_SW_CFG_CLEAR_MASK 0b01000000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_ALL_CFG_OFFSET 23
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_ALL_CFG_CLEAR_MASK 0b00800000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_ALL_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_ALL_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_SW_CFG_OFFSET 22
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_SW_CFG_CLEAR_MASK 0b00400000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_GATE_SW_CFG_OFFSET 20
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_GATE_SW_CFG_CLEAR_MASK 0b00100000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_ALL_CFG_OFFSET 18
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_ALL_CFG_CLEAR_MASK 0b00040000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_ALL_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_ALL_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_SW_CFG_OFFSET 17
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_SW_CFG_CLEAR_MASK 0b00020000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_GATE_SW_CFG_OFFSET 16
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_GATE_SW_CFG_CLEAR_MASK 0b00010000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_GATE_SW_CFG_DISABLE 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_GATE_SW_CFG_ENABLE 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_AUTO_GATE_EN_OFFSET 12
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_AUTO_GATE_EN_CLEAR_MASK 0b00001000
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_2X_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_AUTO_GATE_EN_OFFSET 11
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_AUTO_GATE_EN_CLEAR_MASK 0b00000800
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_800M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_ALL_OFFSET 10
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_ALL_CLEAR_MASK 0b00000400
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_ALL_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_ALL_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_OFFSET 9
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_CLEAR_MASK 0b00000200
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_400M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_AUTO_GATE_EN_OFFSET 8
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_AUTO_GATE_EN_CLEAR_MASK 0b00000100
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_200M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_ALL_OFFSET 7
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_ALL_CLEAR_MASK 0b00000080
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_ALL_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_ALL_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_OFFSET 6
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_CLEAR_MASK 0b00000040
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_600M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_AUTO_GATE_EN_OFFSET 4
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_AUTO_GATE_EN_CLEAR_MASK 0b00000010
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_300M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_ALL_OFFSET 2
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_ALL_CLEAR_MASK 0b00000004
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_ALL_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_ALL_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_OFFSET 1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_CLEAR_MASK 0b00000002
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_480M_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_AUTO_GATE_EN_OFFSET 0
  #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_AUTO_GATE_EN_CLEAR_MASK 0b00000001
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_AUTO_GATE_EN_AUTO 0b0
    #define PLL_PERI1_GATE_EN_REG_PLL_PERI1_160M_AUTO_GATE_EN_NO_AUTO 0b1

#define PLL_VIDEO_GATE_EN_REG 0x00000e08 //PLL_VIDEO Gate Enable Register
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_GATE_SW_CFG_OFFSET 20
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_GATE_SW_CFG_CLEAR_MASK 0b00100000
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_GATE_SW_CFG_DISABLE 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_GATE_SW_CFG_ENABLE 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_GATE_SW_CFG_OFFSET 19
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_GATE_SW_CFG_CLEAR_MASK 0b00080000
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_GATE_SW_CFG_DISABLE 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_GATE_SW_CFG_ENABLE 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_GATE_SW_CFG_OFFSET 18
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_GATE_SW_CFG_CLEAR_MASK 0b00040000
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_GATE_SW_CFG_DISABLE 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_GATE_SW_CFG_ENABLE 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_GATE_SW_CFG_OFFSET 17
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_GATE_SW_CFG_CLEAR_MASK 0b00020000
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_GATE_SW_CFG_DISABLE 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_GATE_SW_CFG_ENABLE 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_GATE_SW_CFG_OFFSET 16
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_GATE_SW_CFG_CLEAR_MASK 0b00010000
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_GATE_SW_CFG_DISABLE 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_GATE_SW_CFG_ENABLE 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_AUTO_GATE_EN_OFFSET 4
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_AUTO_GATE_EN_CLEAR_MASK 0b00000010
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_AUTO_GATE_EN_AUTO 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_1X_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_AUTO_GATE_EN_OFFSET 3
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_AUTO_GATE_EN_CLEAR_MASK 0b00000008
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_AUTO_GATE_EN_AUTO 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO3_4X_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_AUTO_GATE_EN_OFFSET 2
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_AUTO_GATE_EN_CLEAR_MASK 0b00000004
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_AUTO_GATE_EN_AUTO 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO2_4X_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_AUTO_GATE_EN_OFFSET 1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_AUTO_GATE_EN_CLEAR_MASK 0b00000002
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_AUTO_GATE_EN_AUTO 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO1_4X_AUTO_GATE_EN_NO_AUTO 0b1
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_AUTO_GATE_EN_OFFSET 0
  #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_AUTO_GATE_EN_CLEAR_MASK 0b00000001
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_AUTO_GATE_EN_AUTO 0b0
    #define PLL_VIDEO_GATE_EN_REG_PLL_VIDEO0_4X_AUTO_GATE_EN_NO_AUTO 0b1

#define PLL_PERI0_GATE_STAT_REG 0x00000e40 //PLL_PERI0 Gate Status Register
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_2X_GATE_STAT_OFFSET 27
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_2X_GATE_STAT_CLEAR_MASK 0b08000000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_2X_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_2X_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_800M_GATE_STAT_OFFSET 26
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_800M_GATE_STAT_CLEAR_MASK 0b04000000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_800M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_800M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_600M_GATE_STAT_OFFSET 25
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_600M_GATE_STAT_CLEAR_MASK 0b02000000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_600M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_600M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_ALL_STAT_OFFSET 24
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_ALL_STAT_CLEAR_MASK 0b01000000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_ALL_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_ALL_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_STAT_OFFSET 23
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_STAT_CLEAR_MASK 0b00800000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_480M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_160M_GATE_STAT_OFFSET 22
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_160M_GATE_STAT_CLEAR_MASK 0b00400000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_160M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_160M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_ALL_STAT_OFFSET 21
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_ALL_STAT_CLEAR_MASK 0b00200000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_ALL_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_ALL_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_STAT_OFFSET 20
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_STAT_CLEAR_MASK 0b00100000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_300M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_150M_GATE_STAT_OFFSET 19
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_150M_GATE_STAT_CLEAR_MASK 0b00080000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_150M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_150M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_ALL_STAT_OFFSET 18
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_ALL_STAT_CLEAR_MASK 0b00040000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_ALL_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_ALL_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_STAT_OFFSET 17
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_STAT_CLEAR_MASK 0b00020000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_400M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_200M_GATE_STAT_OFFSET 16
  #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_200M_GATE_STAT_CLEAR_MASK 0b00010000
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_200M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI0_GATE_STAT_REG_PLL_PERI0_200M_GATE_STAT_ENABLE 0b1

#define PLL_PERI1_GATE_STAT_REG 0x00000e44 //PLL_PERI1 Gate Status Register
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_2X_GATE_STAT_OFFSET 28
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_2X_GATE_STAT_CLEAR_MASK 0b10000000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_2X_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_2X_GATE_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_800M_GATE_STAT_OFFSET 27
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_800M_GATE_STAT_CLEAR_MASK 0b08000000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_800M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_800M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_ALL_STAT_OFFSET 26
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_ALL_STAT_CLEAR_MASK 0b04000000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_ALL_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_ALL_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_STAT_OFFSET 25
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_STAT_CLEAR_MASK 0b02000000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_600M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_ALL_STAT_OFFSET 24
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_ALL_STAT_CLEAR_MASK 0b01000000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_ALL_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_ALL_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_STAT_OFFSET 23
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_STAT_CLEAR_MASK 0b00800000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_480M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_160M_GATE_STAT_OFFSET 22
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_160M_GATE_STAT_CLEAR_MASK 0b00400000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_160M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_160M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_300M_GATE_STAT_OFFSET 20
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_300M_GATE_STAT_CLEAR_MASK 0b00100000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_300M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_300M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_ALL_STAT_OFFSET 18
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_ALL_STAT_CLEAR_MASK 0b00040000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_ALL_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_ALL_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_STAT_OFFSET 17
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_STAT_CLEAR_MASK 0b00020000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_400M_GATE_STAT_ENABLE 0b1
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_200M_GATE_STAT_OFFSET 16
  #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_200M_GATE_STAT_CLEAR_MASK 0b00010000
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_200M_GATE_STAT_DISABLE 0b0
    #define PLL_PERI1_GATE_STAT_REG_PLL_PERI1_200M_GATE_STAT_ENABLE 0b1

#define PLL_VIDEO_GATE_STAT_REG 0x00000e48 //PLL_VIDEO Gate Status Register
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_1X_GATE_STAT_OFFSET 20
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_1X_GATE_STAT_CLEAR_MASK 0b00100000
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_1X_GATE_STAT_DISABLE 0b0
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_1X_GATE_STAT_ENABLE 0b1
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO3_4X_GATE_STAT_OFFSET 19
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO3_4X_GATE_STAT_CLEAR_MASK 0b00080000
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO3_4X_GATE_STAT_DISABLE 0b0
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO3_4X_GATE_STAT_ENABLE 0b1
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO2_4X_GATE_STAT_OFFSET 18
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO2_4X_GATE_STAT_CLEAR_MASK 0b00040000
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO2_4X_GATE_STAT_DISABLE 0b0
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO2_4X_GATE_STAT_ENABLE 0b1
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO1_4X_GATE_STAT_OFFSET 17
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO1_4X_GATE_STAT_CLEAR_MASK 0b00020000
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO1_4X_GATE_STAT_DISABLE 0b0
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO1_4X_GATE_STAT_ENABLE 0b1
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_4X_GATE_STAT_OFFSET 16
  #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_4X_GATE_STAT_CLEAR_MASK 0b00010000
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_4X_GATE_STAT_DISABLE 0b0
    #define PLL_VIDEO_GATE_STAT_REG_PLL_VIDEO0_4X_GATE_STAT_ENABLE 0b1

#define CM_GPU_CFG_REG 0x00000ea0 //CM GPU Enable Configuration Register
  #define CM_GPU_CFG_REG_CM_GPU_STATUS_OFFSET 16
  #define CM_GPU_CFG_REG_CM_GPU_STATUS_CLEAR_MASK 0b00030000
    #define CM_GPU_CFG_REG_CM_GPU_STATUS_POWER_OFF 0b01
    #define CM_GPU_CFG_REG_CM_GPU_STATUS_POWER_ON 0b10
  #define CM_GPU_CFG_REG_CM_GPU_MODULE_MODE_OFFSET 0
  #define CM_GPU_CFG_REG_CM_GPU_MODULE_MODE_CLEAR_MASK 0b00000001
    #define CM_GPU_CFG_REG_CM_GPU_MODULE_MODE_DISABLE 0b0
    #define CM_GPU_CFG_REG_CM_GPU_MODULE_MODE_ENABLE 0b1

#define CM_TVFE_CFG_REG 0x00000ea4 //CM TVFE Enable Configuration Register
  #define CM_TVFE_CFG_REG_CM_TVFE_STATUS_OFFSET 16
  #define CM_TVFE_CFG_REG_CM_TVFE_STATUS_CLEAR_MASK 0b00030000
    #define CM_TVFE_CFG_REG_CM_TVFE_STATUS_POWER_OFF 0b01
    #define CM_TVFE_CFG_REG_CM_TVFE_STATUS_POWER_ON 0b10
  #define CM_TVFE_CFG_REG_CM_TVFE_MODULE_MODE_OFFSET 0
  #define CM_TVFE_CFG_REG_CM_TVFE_MODULE_MODE_CLEAR_MASK 0b00000001
    #define CM_TVFE_CFG_REG_CM_TVFE_MODULE_MODE_DISABLE 0b0
    #define CM_TVFE_CFG_REG_CM_TVFE_MODULE_MODE_ENABLE 0b1

#define CM_TVCAP_CFG_REG 0x00000ea8 //CM TVCAP Enable Configuration Register
  #define CM_TVCAP_CFG_REG_CM_TVCAP_STATUS_OFFSET 16
  #define CM_TVCAP_CFG_REG_CM_TVCAP_STATUS_CLEAR_MASK 0b00030000
    #define CM_TVCAP_CFG_REG_CM_TVCAP_STATUS_POWER_OFF 0b01
    #define CM_TVCAP_CFG_REG_CM_TVCAP_STATUS_POWER_ON 0b10
  #define CM_TVCAP_CFG_REG_CM_TVCAP_MODULE_MODE_OFFSET 0
  #define CM_TVCAP_CFG_REG_CM_TVCAP_MODULE_MODE_CLEAR_MASK 0b00000001
    #define CM_TVCAP_CFG_REG_CM_TVCAP_MODULE_MODE_DISABLE 0b0
    #define CM_TVCAP_CFG_REG_CM_TVCAP_MODULE_MODE_ENABLE 0b1

#define CM_VE_CFG_REG 0x00000eac //CM VE Enable Configuration Register
  #define CM_VE_CFG_REG_CM_VE_STATUS_OFFSET 16
  #define CM_VE_CFG_REG_CM_VE_STATUS_CLEAR_MASK 0b00030000
    #define CM_VE_CFG_REG_CM_VE_STATUS_POWER_OFF 0b01
    #define CM_VE_CFG_REG_CM_VE_STATUS_POWER_ON 0b10
  #define CM_VE_CFG_REG_CM_VE_MODULE_MODE_OFFSET 0
  #define CM_VE_CFG_REG_CM_VE_MODULE_MODE_CLEAR_MASK 0b00000001
    #define CM_VE_CFG_REG_CM_VE_MODULE_MODE_DISABLE 0b0
    #define CM_VE_CFG_REG_CM_VE_MODULE_MODE_ENABLE 0b1

#define CM_AV1_CFG_REG 0x00000eb0 //CM AV1 Enable Configuration Register
  #define CM_AV1_CFG_REG_CM_AV1_STATUS_OFFSET 16
  #define CM_AV1_CFG_REG_CM_AV1_STATUS_CLEAR_MASK 0b00030000
    #define CM_AV1_CFG_REG_CM_AV1_STATUS_POWER_OFF 0b01
    #define CM_AV1_CFG_REG_CM_AV1_STATUS_POWER_ON 0b10
  #define CM_AV1_CFG_REG_CM_AV1_MODULE_MODE_OFFSET 0
  #define CM_AV1_CFG_REG_CM_AV1_MODULE_MODE_CLEAR_MASK 0b00000001
    #define CM_AV1_CFG_REG_CM_AV1_MODULE_MODE_DISABLE 0b0
    #define CM_AV1_CFG_REG_CM_AV1_MODULE_MODE_ENABLE 0b1

#define CCMU_SEC_SWITCH_REG 0x00000f00 //CCMU Security Switch Register
  #define CCMU_SEC_SWITCH_REG_MBUS_SEC_OFFSET 2
  #define CCMU_SEC_SWITCH_REG_MBUS_SEC_CLEAR_MASK 0b00000004
    #define CCMU_SEC_SWITCH_REG_MBUS_SEC_SECURE 0b0
    #define CCMU_SEC_SWITCH_REG_MBUS_SEC_NON_SECURE 0b1
  #define CCMU_SEC_SWITCH_REG_BUS_SEC_OFFSET 1
  #define CCMU_SEC_SWITCH_REG_BUS_SEC_CLEAR_MASK 0b00000002
    #define CCMU_SEC_SWITCH_REG_BUS_SEC_SECURE 0b0
    #define CCMU_SEC_SWITCH_REG_BUS_SEC_NON_SECURE 0b1
  #define CCMU_SEC_SWITCH_REG_PLL_SEC_OFFSET 0
  #define CCMU_SEC_SWITCH_REG_PLL_SEC_CLEAR_MASK 0b00000001
    #define CCMU_SEC_SWITCH_REG_PLL_SEC_SECURE 0b0
    #define CCMU_SEC_SWITCH_REG_PLL_SEC_NON_SECURE 0b1

#define PLL_LOCK_DBG_CTRL_REG 0x00000f04 //PLL Lock Debug Control Register
  #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_EN_OFFSET 31
  #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_EN_CLEAR_MASK 0b80000000
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_EN_DISABLE 0b0
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_EN_ENABLE 0b1
  #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_OFFSET 20
  #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_CLEAR_MASK 0b01f00000
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_00001 0b00000
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_DDR 0b00010
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_PERI0_2X 0b00100
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_PERI1_2X 0b00101
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_GPU 0b00110
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_VIDEO0_4X 0b01000
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_VIDEO1_4X 0b01001
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_VIDEO2_4X 0b01010
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_VE 0b01011
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_ADC 0b01100
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_VIDEO3_4X 0b01101
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_AUDIO 0b01111
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_CPU0 0b10000
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_CPU1 0b10001
    #define PLL_LOCK_DBG_CTRL_REG_LOCK_FLAG_SEL_PLL_CPU2 0b10010

#define CCMU_VERSION_REG 0x00000ff0 //CCMU Version Register
  #define CCMU_VERSION_REG_MAIN_VERSION_OFFSET 16
  #define CCMU_VERSION_REG_MAIN_VERSION_CLEAR_MASK 0bffff0000
  #define CCMU_VERSION_REG_SUB_VERSION_OFFSET 0
  #define CCMU_VERSION_REG_SUB_VERSION_CLEAR_MASK 0b0000ffff

struct CCMU_st {
	uint32_t pad_until_0x0010[4];
	uint32_t pll_ddr_ctrl_reg;//pll_ddr control register
	uint32_t pad_until_0x0020[3];
	uint32_t pll_peri0_ctrl_reg;//pll_peri0 control register
	uint32_t pad_until_0x0028[1];
	uint32_t pll_peri1_ctrl_reg;//pll_peri1 control register
	uint32_t pad_until_0x0030[1];
	uint32_t pll_gpu_ctrl_reg;//pll_gpu control register
	uint32_t pad_until_0x0040[3];
	uint32_t pll_video0_ctrl_reg;//pll_video0 control register
	uint32_t pad_until_0x0048[1];
	uint32_t pll_video1_ctrl_reg;//pll_video1 control register
	uint32_t pad_until_0x0050[1];
	uint32_t pll_video2_ctrl_reg;//pll_video2 control register
	uint32_t pad_until_0x0058[1];
	uint32_t pll_ve_ctrl_reg;//pll_ve control register
	uint32_t pad_until_0x0060[1];
	uint32_t pll_adc_ctrl_reg;//pll_adc control register
	uint32_t pad_until_0x0068[1];
	uint32_t pll_video3_ctrl_reg;//pll_video3 control register
	uint32_t pad_until_0x0078[3];
	uint32_t pll_audio_ctrl_reg;//pll_audio control register
	uint32_t pad_until_0x0110[37];
	uint32_t pll_ddr_pat0_ctrl_reg;//pll_ddr pattern0 control register
	uint32_t pll_ddr_pat1_ctrl_reg;//pll_ddr pattern1 control register
	uint32_t pad_until_0x0120[2];
	uint32_t pll_peri0_pat0_ctrl_reg;//pll_peri0 pattern0 control register
	uint32_t pll_peri0_pat1_ctrl_reg;//pll_peri0 pattern1 control register
	uint32_t pll_peri1_pat0_ctrl_reg;//pll_peri1 pattern0 control register
	uint32_t pll_peri1_pat1_ctrl_reg;//pll_peri1 pattern1 control register
	uint32_t pll_gpu_pat0_ctrl_reg;//pll_gpu pattern0 control register
	uint32_t pll_gpu_pat1_ctrl_reg;//pll_gpu pattern1 control register
	uint32_t pad_until_0x0140[2];
	uint32_t pll_video0_pat0_ctrl_reg;//pll_video0 pattern0 control register
	uint32_t pll_video0_pat1_ctrl_reg;//pll_video0 pattern1 control register
	uint32_t pll_video1_pat0_ctrl_reg;//pll_video1 pattern0 control register
	uint32_t pll_video1_pat1_ctrl_reg;//pll_video1 pattern1 control register
	uint32_t pll_video2_pat0_ctrl_reg;//pll_video2 pattern0 control register
	uint32_t pll_video2_pat1_ctrl_reg;//pll_video2 pattern1 control register
	uint32_t pll_ve_pat0_ctrl_reg;//pll_ve pattern0 control register
	uint32_t pll_ve_pat1_ctrl_reg;//pll_ve pattern1 control register
	uint32_t pll_adc_pat0_ctrl_reg;//pll_adc pattern0 control register
	uint32_t pll_adc_pat1_ctrl_reg;//pll_adc pattern1 control register
	uint32_t pll_video3_pat0_ctrl_reg;//pll_video3 pattern0 control register
	uint32_t pll_video3_pat1_ctrl_reg;//pll_video3 pattern1 control register
	uint32_t pad_until_0x0178[2];
	uint32_t pll_audio_pat0_ctrl_reg;//pll_audio pattern0 control register
	uint32_t pll_audio_pat1_ctrl_reg;//pll_audio pattern1 control register
	uint32_t pad_until_0x0310[100];
	uint32_t pll_ddr_bias_reg;//pll_ddr bias register
	uint32_t pad_until_0x0320[3];
	uint32_t pll_peri0_bias_reg;//pll_peri0 bias register
	uint32_t pad_until_0x0328[1];
	uint32_t pll_peri1_bias_reg;//pll_peri1 bias register
	uint32_t pad_until_0x0330[1];
	uint32_t pll_gpu_bias_reg;//pll_gpu bias register
	uint32_t pad_until_0x0340[3];
	uint32_t pll_video0_bias_reg;//pll_video0 bias register
	uint32_t pad_until_0x0348[1];
	uint32_t pll_video1_bias_reg;//pll_video1 bias register
	uint32_t pad_until_0x0350[1];
	uint32_t pll_video2_bias_reg;//pll_video2 bias register
	uint32_t pad_until_0x0358[1];
	uint32_t pll_ve_bias_reg;//pll_ve bias register
	uint32_t pad_until_0x0360[1];
	uint32_t pll_adc_bias_reg;//pll_adc bias register
	uint32_t pad_until_0x0368[1];
	uint32_t pll_video3_bias_reg;//pll_video3 bias register
	uint32_t pad_until_0x0378[3];
	uint32_t pll_audio_bias_reg;//pll_audio bias register
	uint32_t pad_until_0x0510[101];
	uint32_t ahb0_clk_reg;//ahb0 clock register
	uint32_t pad_until_0x0520[3];
	uint32_t apb0_clk_reg;//apb0 clock register
	uint32_t apb1_clk_reg;//apb1 clock register
	uint32_t pad_until_0x0540[6];
	uint32_t mbus_clk_reg;//mbus clock register
	uint32_t pad_until_0x0550[3];
	uint32_t trace_clk_reg;//trace clock register
	uint32_t pad_until_0x0560[3];
	uint32_t gic_clk_reg;//gic clock register
	uint32_t pad_until_0x05c0[23];
	uint32_t ahb_gate_en_reg;//ahb gate enable register
	uint32_t pad_until_0x05e0[7];
	uint32_t mbus_gate_en_reg;//mbus gate enable register
	uint32_t pad_until_0x0670[35];
	uint32_t gpu_core_clk_reg;//gpu core clock register
	uint32_t pad_until_0x067c[2];
	uint32_t gpu_bgr_reg;//gpu bus gating reset register
	uint32_t ce_clk_reg;//ce clock register
	uint32_t pad_until_0x068c[2];
	uint32_t ce_bgr_reg;//ce bus gating reset register
	uint32_t ve_core_clk_reg;//ve core clock register
	uint32_t pad_until_0x069c[2];
	uint32_t ve_bgr_reg;//ve bus gating reset register
	uint32_t pad_until_0x070c[27];
	uint32_t dma_bgr_reg;//dma bus gating reset register
	uint32_t pad_until_0x071c[3];
	uint32_t msgbox_bgr_reg;//msgbox bus gating reset register
	uint32_t pad_until_0x072c[3];
	uint32_t spinlock_bgr_reg;//spinlock bus gating reset register
	uint32_t timer00_clk_reg;//timer00 clock register
	uint32_t timer01_clk_reg;//timer01 clock register
	uint32_t timer02_clk_reg;//timer02 clock register
	uint32_t pad_until_0x0750[5];
	uint32_t timer_bgr_reg;//timer bus gating reset register
	uint32_t pad_until_0x078c[14];
	uint32_t dbgsys_bgr_reg;//dbgsys bus gating reset register
	uint32_t pad_until_0x07ac[7];
	uint32_t pwm_bgr_reg;//pwm bus gating reset register
	uint32_t pad_until_0x07bc[3];
	uint32_t iommu_bgr_reg;//iommu bus gating reset register
	uint32_t pad_until_0x0800[16];
	uint32_t dram_clk_reg;//dram clock register
	uint32_t mbus_mat_clk_gating_reg;//mbus master clock gating register
	uint32_t pad_until_0x080c[1];
	uint32_t dram_bgr_reg;//dram bus gating reset register
	uint32_t pad_until_0x0830[8];
	uint32_t smhc0_clk_reg;//smhc0 clock register
	uint32_t smhc1_clk_reg;//smhc1 clock register
	uint32_t smhc2_clk_reg;//smhc2 clock register
	uint32_t pad_until_0x084c[4];
	uint32_t smhc_bgr_reg;//smhc bus gating reset register
	uint32_t pad_until_0x090c[47];
	uint32_t uart_bgr_reg;//uart bus gating reset register
	uint32_t pad_until_0x091c[3];
	uint32_t twi_bgr_reg;//twi bus gating reset register
	uint32_t pad_until_0x0940[8];
	uint32_t spi0_clk_reg;//spi0 clock register
	uint32_t spi1_clk_reg;//spi1 clock register
	uint32_t spi2_clk_reg;//spi2 clock register
	uint32_t pad_until_0x096c[8];
	uint32_t spi_bgr_reg;//spi bus gating reset register
	uint32_t gmac0_phy_clk_reg;//gmac0 phy clock register
	uint32_t pad_until_0x097c[2];
	uint32_t gmac0_bgr_reg;//gmac0 bus gating reset register
	uint32_t pad_until_0x0a10[36];
	uint32_t i2spcm0_clk_reg;//i2spcm0 clock register
	uint32_t pad_until_0x0a20[3];
	uint32_t i2spcm_bgr_reg;//i2spcm bus gating reset register
	uint32_t pad_until_0x0a2c[2];
	uint32_t spdif_bgr_reg;//spdif bus gating reset register
	uint32_t spdif0_rx_clk_reg;//spdif0 rx clock register
	uint32_t spdif0_tx_clk_reg;//spdif0 tx clock register
	uint32_t pad_until_0x0a40[2];
	uint32_t spdif1_rx_clk_reg;//spdif1 rx clock register
	uint32_t spdif1_tx_clk_reg;//spdif1 tx clock register
	uint32_t pad_until_0x0a60[6];
	uint32_t audio_codec_dac_1x_clk_reg;//audio codec dac 1x clock register
	uint32_t audio_codec_adc_1x_clk_reg;//audio codec adc 1x clock register
	uint32_t pad_until_0x0a6c[1];
	uint32_t audio_codec_bgr_reg;//audio codec bus gating reset register
	uint32_t usb0_clk_reg;//usb0 clock register
	uint32_t pad_until_0x0a78[1];
	uint32_t usb1_clk_reg;//usb1 clock register
	uint32_t pad_until_0x0a80[1];
	uint32_t usb2_clk_reg;//usb2 clock register
	uint32_t pad_until_0x0a8c[2];
	uint32_t usb_bgr_reg;//usb bus gating reset register
	uint32_t pad_until_0x0bac[71];
	uint32_t lvds_bgr_reg;//lvds bus gating reset register
	uint32_t pad_until_0x0d10[88];
	uint32_t adc_clk_reg;//adc clock register
	uint32_t pad_until_0x0d18[1];
	uint32_t dtmb_clk120m_clk_reg;//dtmb_clk120m clock register
	uint32_t pad_until_0x0d20[1];
	uint32_t tvfe_1296m_clk_reg;//tvfe_1296m clock register
	uint32_t i2h_clk_reg;//i2h clock register
	uint32_t cip_tsx_clk_reg;//cip_tsx clock register
	uint32_t cip_mcx_clk_reg;//cip_mcx clock register
	uint32_t cip_tsp_clk_reg;//cip_tsp clock register
	uint32_t tsa_tsp_clk_reg;//tsa_tsp clock register
	uint32_t cip27_clk_reg;//cip27 clock register
	uint32_t pad_until_0x0d40[1];
	uint32_t cip_mts0_clk_reg;//cip_mts0 clock register
	uint32_t pad_until_0x0d48[1];
	uint32_t audio_cpu_clk_reg;//audio_cpu clock register
	uint32_t audio_umac_clk_reg;//audio_umac clock register
	uint32_t audio_ihb_clk_reg;//audio_ihb clock register
	uint32_t pad_until_0x0d58[1];
	uint32_t tsa432_clk_reg;//tsa432 clock register
	uint32_t mpg0_clk_reg;//mpg0 clock register
	uint32_t mpg1_clk_reg;//mpg1 clock register
	uint32_t demod_bgr_reg;//demod bus gating reset register
	uint32_t pad_until_0x0d6c[1];
	uint32_t tcd3_clk_reg;//tcd3 clock register
	uint32_t pad_until_0x0d74[1];
	uint32_t vincap_dma_clk_reg;//vincap_dma clock register
	uint32_t pad_until_0x0d80[2];
	uint32_t cap_test_clk_reg;//capture test clock register
	uint32_t hdmi_audio_clk_reg;//hdmi audio clock register
	uint32_t tvcap_bgr_reg;//tvcap bus gating reset register
	uint32_t pad_until_0x0db0[9];
	uint32_t deint_clk_reg;//deint clock register
	uint32_t panel_clk_reg;//panel clock register
	uint32_t svp_dtl_clk_reg;//svp_dtl clock register
	uint32_t pad_until_0x0dc0[1];
	uint32_t afbd_clk_reg;//afbd clock register
	uint32_t pad_until_0x0dd8[5];
	uint32_t disp_bgr_reg;//disp bus gating reset register
	uint32_t pad_until_0x0e00[9];
	uint32_t pll_peri0_gate_en_reg;//pll_peri0 gate enable register
	uint32_t pll_peri1_gate_en_reg;//pll_peri1 gate enable register
	uint32_t pll_video_gate_en_reg;//pll_video gate enable register
	uint32_t pad_until_0x0e40[13];
	uint32_t pll_peri0_gate_stat_reg;//pll_peri0 gate status register
	uint32_t pll_peri1_gate_stat_reg;//pll_peri1 gate status register
	uint32_t pll_video_gate_stat_reg;//pll_video gate status register
	uint32_t pad_until_0x0ea0[21];
	uint32_t cm_gpu_cfg_reg;//cm gpu enable configuration register
	uint32_t cm_tvfe_cfg_reg;//cm tvfe enable configuration register
	uint32_t cm_tvcap_cfg_reg;//cm tvcap enable configuration register
	uint32_t cm_ve_cfg_reg;//cm ve enable configuration register
	uint32_t cm_av1_cfg_reg;//cm av1 enable configuration register
	uint32_t pad_until_0x0f00[19];
	uint32_t ccmu_sec_switch_reg;//ccmu security switch register
	uint32_t pll_lock_dbg_ctrl_reg;//pll lock debug control register
	uint32_t pad_until_0x0ff0[58];
	uint32_t ccmu_version_reg;//ccmu version register
};
