INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/reports/link
	Log files: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/stream_kernels_multi.xclbin.link_summary, at Tue Apr 14 20:09:26 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Apr 14 20:09:26 2020
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/reports/link/v++_link_stream_kernels_multi_guidance.html', at Tue Apr 14 20:09:27 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:09:34] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/tmp_compile/stream_kernels_multi.xo --config /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Apr 14 20:09:41 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/tmp_compile/stream_kernels_multi.xo
INFO: [KernelCheck 83-118] 'calc_0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'in1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'scalar' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'array_size' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'operation_type' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:09:42] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/iprepo/xilinx_com_hls_calc_0_1_0,calc_0 -o /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:09:47] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 306009 ; free virtual = 436456
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:09:47] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk calc_0:16 -slr calc_0_1:SLR0 -slr calc_0_2:SLR1 -slr calc_0_3:SLR2 -slr calc_0_4:SLR0 -slr calc_0_5:SLR1 -slr calc_0_6:SLR2 -slr calc_0_7:SLR0 -slr calc_0_8:SLR1 -slr calc_0_9:SLR2 -slr calc_0_10:SLR0 -slr calc_0_11:SLR1 -slr calc_0_12:SLR2 -slr calc_0_13:SLR0 -slr calc_0_14:SLR1 -slr calc_0_15:SLR2 -slr calc_0_16:SLR0 -sp calc_0_1.m_axi_gmem0:HBM[0] -sp calc_0_1.m_axi_gmem1:HBM[1] -sp calc_0_2.m_axi_gmem0:HBM[2] -sp calc_0_2.m_axi_gmem1:HBM[3] -sp calc_0_3.m_axi_gmem0:HBM[4] -sp calc_0_3.m_axi_gmem1:HBM[5] -sp calc_0_4.m_axi_gmem0:HBM[6] -sp calc_0_4.m_axi_gmem1:HBM[7] -sp calc_0_5.m_axi_gmem0:HBM[8] -sp calc_0_5.m_axi_gmem1:HBM[9] -sp calc_0_6.m_axi_gmem0:HBM[10] -sp calc_0_6.m_axi_gmem1:HBM[11] -sp calc_0_7.m_axi_gmem0:HBM[12] -sp calc_0_7.m_axi_gmem1:HBM[13] -sp calc_0_8.m_axi_gmem0:HBM[14] -sp calc_0_8.m_axi_gmem1:HBM[15] -sp calc_0_9.m_axi_gmem0:HBM[16] -sp calc_0_9.m_axi_gmem1:HBM[17] -sp calc_0_10.m_axi_gmem0:HBM[18] -sp calc_0_10.m_axi_gmem1:HBM[19] -sp calc_0_11.m_axi_gmem0:HBM[20] -sp calc_0_11.m_axi_gmem1:HBM[21] -sp calc_0_12.m_axi_gmem0:HBM[22] -sp calc_0_12.m_axi_gmem1:HBM[23] -sp calc_0_13.m_axi_gmem0:HBM[24] -sp calc_0_13.m_axi_gmem1:HBM[25] -sp calc_0_14.m_axi_gmem0:HBM[26] -sp calc_0_14.m_axi_gmem1:HBM[27] -sp calc_0_15.m_axi_gmem0:HBM[28] -sp calc_0_15.m_axi_gmem1:HBM[29] -sp calc_0_16.m_axi_gmem0:HBM[30] -sp calc_0_16.m_axi_gmem1:HBM[31] -dmclkid 0 -r /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0, num: 16  {calc_0_1 calc_0_2 calc_0_3 calc_0_4 calc_0_5 calc_0_6 calc_0_7 calc_0_8 calc_0_9 calc_0_10 calc_0_11 calc_0_12 calc_0_13 calc_0_14 calc_0_15 calc_0_16}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0_1, k_port: m_axi_gmem0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: calc_0_1, k_port: m_axi_gmem1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: calc_0_2, k_port: m_axi_gmem0, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: calc_0_2, k_port: m_axi_gmem1, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: calc_0_3, k_port: m_axi_gmem0, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: calc_0_3, k_port: m_axi_gmem1, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: calc_0_4, k_port: m_axi_gmem0, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: calc_0_4, k_port: m_axi_gmem1, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: calc_0_5, k_port: m_axi_gmem0, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: calc_0_5, k_port: m_axi_gmem1, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: calc_0_6, k_port: m_axi_gmem0, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: calc_0_6, k_port: m_axi_gmem1, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: calc_0_7, k_port: m_axi_gmem0, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: calc_0_7, k_port: m_axi_gmem1, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: calc_0_8, k_port: m_axi_gmem0, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: calc_0_8, k_port: m_axi_gmem1, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: calc_0_9, k_port: m_axi_gmem0, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: calc_0_9, k_port: m_axi_gmem1, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: calc_0_10, k_port: m_axi_gmem0, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: calc_0_10, k_port: m_axi_gmem1, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: calc_0_11, k_port: m_axi_gmem0, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: calc_0_11, k_port: m_axi_gmem1, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: calc_0_12, k_port: m_axi_gmem0, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: calc_0_12, k_port: m_axi_gmem1, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: calc_0_13, k_port: m_axi_gmem0, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: calc_0_13, k_port: m_axi_gmem1, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: calc_0_14, k_port: m_axi_gmem0, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: calc_0_14, k_port: m_axi_gmem1, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: calc_0_15, k_port: m_axi_gmem0, sptag: HBM[28]
INFO: [CFGEN 83-0]   kernel: calc_0_15, k_port: m_axi_gmem1, sptag: HBM[29]
INFO: [CFGEN 83-0]   kernel: calc_0_16, k_port: m_axi_gmem0, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: calc_0_16, k_port: m_axi_gmem1, sptag: HBM[31]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: calc_0_1, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_10, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_11, SLR: SLR1
INFO: [CFGEN 83-0]   instance: calc_0_12, SLR: SLR2
INFO: [CFGEN 83-0]   instance: calc_0_13, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_14, SLR: SLR1
INFO: [CFGEN 83-0]   instance: calc_0_15, SLR: SLR2
INFO: [CFGEN 83-0]   instance: calc_0_16, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_2, SLR: SLR1
INFO: [CFGEN 83-0]   instance: calc_0_3, SLR: SLR2
INFO: [CFGEN 83-0]   instance: calc_0_4, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_5, SLR: SLR1
INFO: [CFGEN 83-0]   instance: calc_0_6, SLR: SLR2
INFO: [CFGEN 83-0]   instance: calc_0_7, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_8, SLR: SLR1
INFO: [CFGEN 83-0]   instance: calc_0_9, SLR: SLR2
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.in1 to HBM[0] for directive calc_0_1.m_axi_gmem0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.out to HBM[1] for directive calc_0_1.m_axi_gmem1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.in1 to HBM[2] for directive calc_0_2.m_axi_gmem0:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.out to HBM[3] for directive calc_0_2.m_axi_gmem1:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_3.in1 to HBM[4] for directive calc_0_3.m_axi_gmem0:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_3.out to HBM[5] for directive calc_0_3.m_axi_gmem1:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_4.in1 to HBM[6] for directive calc_0_4.m_axi_gmem0:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_4.out to HBM[7] for directive calc_0_4.m_axi_gmem1:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_5.in1 to HBM[8] for directive calc_0_5.m_axi_gmem0:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_5.out to HBM[9] for directive calc_0_5.m_axi_gmem1:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_6.in1 to HBM[10] for directive calc_0_6.m_axi_gmem0:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_6.out to HBM[11] for directive calc_0_6.m_axi_gmem1:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_7.in1 to HBM[12] for directive calc_0_7.m_axi_gmem0:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_7.out to HBM[13] for directive calc_0_7.m_axi_gmem1:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_8.in1 to HBM[14] for directive calc_0_8.m_axi_gmem0:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_8.out to HBM[15] for directive calc_0_8.m_axi_gmem1:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_9.in1 to HBM[16] for directive calc_0_9.m_axi_gmem0:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_9.out to HBM[17] for directive calc_0_9.m_axi_gmem1:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_10.in1 to HBM[18] for directive calc_0_10.m_axi_gmem0:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_10.out to HBM[19] for directive calc_0_10.m_axi_gmem1:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_11.in1 to HBM[20] for directive calc_0_11.m_axi_gmem0:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_11.out to HBM[21] for directive calc_0_11.m_axi_gmem1:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_12.in1 to HBM[22] for directive calc_0_12.m_axi_gmem0:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_12.out to HBM[23] for directive calc_0_12.m_axi_gmem1:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_13.in1 to HBM[24] for directive calc_0_13.m_axi_gmem0:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_13.out to HBM[25] for directive calc_0_13.m_axi_gmem1:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_14.in1 to HBM[26] for directive calc_0_14.m_axi_gmem0:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_14.out to HBM[27] for directive calc_0_14.m_axi_gmem1:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_15.in1 to HBM[28] for directive calc_0_15.m_axi_gmem0:HBM[28]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_15.out to HBM[29] for directive calc_0_15.m_axi_gmem1:HBM[29]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_16.in1 to HBM[30] for directive calc_0_16.m_axi_gmem0:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_16.out to HBM[31] for directive calc_0_16.m_axi_gmem1:HBM[31]
INFO: [SYSTEM_LINK 82-37] [20:09:54] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 304522 ; free virtual = 434970
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:09:54] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/_sysl/.xsd --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:10:02] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 298412 ; free virtual = 428865
INFO: [v++ 60-1441] [20:10:02] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 298659 ; free virtual = 428796
INFO: [v++ 60-1443] [20:10:02] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/sdsl.dat -rtd /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/cf2sw.rtd -xclbin /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/xclbin_orig.xml -o /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link
INFO: [v++ 60-1441] [20:10:09] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 298544 ; free virtual = 428681
INFO: [v++ 60-1443] [20:10:09] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/cf2sw.rtd --diagramJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --config /home/marimeyer/repos/stream_fpga/settings/settings.compile.xilinx.ini -t hw -I/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/../common --platform xilinx_u280_xdma_201920_3 -R2 -l --config /home/marimeyer/repos/stream_fpga/settings/settings.link.xilinx.stream_kernels_multi.16.ini -j 40 -o /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/stream_kernels_multi.xclbin /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/tmp_compile/stream_kernels_multi.xo  --generatedByXclbinName stream_kernels_multi --kernelInfoDataFileName /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/kernel_info.dat'.
INFO: [v++ 60-1441] [20:10:11] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 298542 ; free virtual = 428679
INFO: [v++ 60-1443] [20:10:11] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -j 40 --kernel_frequency 450 --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int --log_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/logs/link --report_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/reports/link --config /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/vplConfig.ini -k /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link --no-info --tlog_dir /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/.tlog/v++_link_stream_kernels_multi --iprepo /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0 --messageDb /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link/vpl.pb /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/.local/hw_platform
[20:11:27] Run vpl: Step create_project: Started
Creating Vivado project.
[20:11:30] Run vpl: Step create_project: Completed
[20:11:30] Run vpl: Step create_bd: Started
[20:12:55] Run vpl: Step create_bd: RUNNING...
[20:14:21] Run vpl: Step create_bd: RUNNING...
[20:15:43] Run vpl: Step create_bd: RUNNING...
[20:17:09] Run vpl: Step create_bd: RUNNING...
[20:18:32] Run vpl: Step create_bd: RUNNING...
[20:19:58] Run vpl: Step create_bd: RUNNING...
[20:20:19] Run vpl: Step create_bd: Completed
[20:20:19] Run vpl: Step update_bd: Started
[20:21:01] Run vpl: Step update_bd: Completed
[20:21:01] Run vpl: Step generate_target: Started
[20:22:24] Run vpl: Step generate_target: RUNNING...
[20:23:45] Run vpl: Step generate_target: RUNNING...
[20:25:07] Run vpl: Step generate_target: RUNNING...
[20:26:32] Run vpl: Step generate_target: RUNNING...
[20:28:15] Run vpl: Step generate_target: RUNNING...
[20:29:30] Run vpl: Step generate_target: Completed
[20:29:30] Run vpl: Step config_hw_runs: Started
[20:29:53] Run vpl: Step config_hw_runs: Completed
[20:29:53] Run vpl: Step synth: Started
[20:30:36] Block-level synthesis in progress, 0 of 55 jobs complete, 40 jobs running.
[20:31:21] Block-level synthesis in progress, 0 of 55 jobs complete, 40 jobs running.
[20:32:06] Block-level synthesis in progress, 0 of 55 jobs complete, 40 jobs running.
[20:33:03] Block-level synthesis in progress, 1 of 55 jobs complete, 39 jobs running.
[20:33:45] Block-level synthesis in progress, 3 of 55 jobs complete, 38 jobs running.
[20:34:37] Block-level synthesis in progress, 13 of 55 jobs complete, 28 jobs running.
[20:35:19] Block-level synthesis in progress, 38 of 55 jobs complete, 3 jobs running.
[20:36:03] Block-level synthesis in progress, 51 of 55 jobs complete, 3 jobs running.
[20:36:40] Block-level synthesis in progress, 53 of 55 jobs complete, 1 job running.
[20:37:23] Block-level synthesis in progress, 54 of 55 jobs complete, 0 jobs running.
[20:38:01] Block-level synthesis in progress, 54 of 55 jobs complete, 0 jobs running.
[20:38:44] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[20:39:23] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[20:40:04] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[20:40:44] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[20:41:25] Block-level synthesis in progress, 55 of 55 jobs complete, 0 jobs running.
[20:42:03] Top-level synthesis in progress.
[20:42:46] Top-level synthesis in progress.
[20:43:26] Top-level synthesis in progress.
[20:44:18] Top-level synthesis in progress.
[20:44:57] Top-level synthesis in progress.
[20:45:43] Top-level synthesis in progress.
[20:46:21] Top-level synthesis in progress.
[20:47:04] Top-level synthesis in progress.
[20:47:41] Top-level synthesis in progress.
[20:48:23] Top-level synthesis in progress.
[20:49:01] Top-level synthesis in progress.
[20:49:44] Top-level synthesis in progress.
[20:50:22] Top-level synthesis in progress.
[20:51:11] Top-level synthesis in progress.
[20:51:49] Top-level synthesis in progress.
[20:52:33] Top-level synthesis in progress.
[20:53:11] Top-level synthesis in progress.
[20:53:56] Top-level synthesis in progress.
[20:54:36] Top-level synthesis in progress.
[20:55:34] Top-level synthesis in progress.
[20:56:17] Top-level synthesis in progress.
[20:57:06] Top-level synthesis in progress.
[20:57:52] Run vpl: Step synth: Completed
[20:57:52] Run vpl: Step impl: Started
[21:17:39] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 07m 26s 

[21:17:39] Starting logic optimization..
[21:18:56] Phase 1 Retarget
[21:19:35] Phase 2 Constant propagation
[21:20:12] Phase 3 Sweep
[21:23:16] Phase 4 BUFG optimization
[21:23:53] Phase 5 Shift Register Optimization
[21:23:53] Phase 6 Post Processing Netlist
[21:36:34] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 18m 54s 

[21:36:34] Starting logic placement..
[21:37:11] Phase 1 Placer Initialization
[21:37:11] Phase 1.1 Placer Initialization Netlist Sorting
[21:40:20] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[21:42:17] Phase 1.3 Build Placer Netlist Model
[21:44:49] Phase 1.4 Constrain Clocks/Macros
[21:45:26] Phase 2 Global Placement
[21:45:26] Phase 2.1 Floorplanning
[21:49:57] Phase 2.2 Global Placement Core
[22:03:24] Phase 2.2.1 Physical Synthesis In Placer
[22:10:00] Phase 3 Detail Placement
[22:10:00] Phase 3.1 Commit Multi Column Macros
[22:10:42] Phase 3.2 Commit Most Macros & LUTRAMs
[22:11:29] Phase 3.3 Area Swap Optimization
[22:11:29] Phase 3.4 Pipeline Register Optimization
[22:11:29] Phase 3.5 IO Cut Optimizer
[22:12:14] Phase 3.6 Fast Optimization
[22:13:00] Phase 3.7 Small Shape DP
[22:13:00] Phase 3.7.1 Small Shape Clustering
[22:13:42] Phase 3.7.2 Flow Legalize Slice Clusters
[22:13:42] Phase 3.7.3 Slice Area Swap
[22:15:16] Phase 3.7.4 Commit Slice Clusters
[22:16:05] Phase 3.8 Place Remaining
[22:16:05] Phase 3.9 Re-assign LUT pins
[22:16:05] Phase 3.10 Pipeline Register Optimization
[22:16:55] Phase 3.11 Fast Optimization
[22:18:18] Phase 4 Post Placement Optimization and Clean-Up
[22:18:18] Phase 4.1 Post Commit Optimization
[22:19:55] Phase 4.1.1 Post Placement Optimization
[22:19:55] Phase 4.1.1.1 BUFG Insertion
[22:20:41] Phase 4.1.1.2 BUFG Replication
[22:26:31] Phase 4.1.1.3 Replication
[22:27:18] Phase 4.2 Post Placement Cleanup
[22:28:10] Phase 4.3 Placer Reporting
[22:28:10] Phase 4.4 Final Placement Cleanup
[22:49:15] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 12m 41s 

[22:49:15] Starting logic routing..
[22:50:59] Phase 1 Build RT Design
[22:54:29] Phase 2 Router Initialization
[22:54:29] Phase 2.1 Fix Topology Constraints
[22:55:04] Phase 2.2 Pre Route Cleanup
[22:55:41] Phase 2.3 Global Clock Net Routing
[22:56:16] Phase 2.4 Update Timing
[23:00:00] Phase 2.5 Update Timing for Bus Skew
[23:00:00] Phase 2.5.1 Update Timing
[23:02:05] Phase 3 Initial Routing
[23:02:05] Phase 3.1 Global Routing
[23:03:57] Phase 4 Rip-up And Reroute
[23:03:57] Phase 4.1 Global Iteration 0
[23:21:55] Phase 4.2 Global Iteration 1
[23:31:14] Phase 4.3 Global Iteration 2
[23:38:04] Phase 4.4 Global Iteration 3
[23:44:49] Phase 4.5 Global Iteration 4
[23:54:43] Phase 4.6 Global Iteration 5
[00:04:22] Phase 4.7 Global Iteration 6
[00:10:40] Phase 4.8 Global Iteration 7
[00:18:43] Phase 5 Delay and Skew Optimization
[00:18:43] Phase 5.1 Delay CleanUp
[00:18:43] Phase 5.1.1 Update Timing
[00:19:56] Phase 5.1.2 Update Timing
[00:21:10] Phase 5.2 Clock Skew Optimization
[00:21:47] Phase 6 Post Hold Fix
[00:21:47] Phase 6.1 Hold Fix Iter
[00:21:47] Phase 6.1.1 Update Timing
[00:23:03] Phase 6.1.2 Lut RouteThru Assignment for hold
[00:23:39] Phase 6.2 Additional Hold Fix
[00:26:46] Phase 7 Leaf Clock Prog Delay Opt
[00:28:00] Phase 8 Route finalize
[00:28:00] Phase 9 Verifying routed nets
[00:28:37] Phase 10 Depositing Routes
[00:29:15] Phase 11 Post Router Timing
[00:29:15] Phase 11.1 Update Timing
[00:31:44] Phase 12 Physical Synthesis in Router
[00:31:44] Phase 12.1 Physical Synthesis Initialization
[00:33:38] Phase 12.2 Critical Path Optimization
[00:34:16] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 45m 00s 

[00:34:16] Starting bitstream generation..
[00:59:58] Creating bitmap...
[01:07:27] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[01:07:27] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 33m 10s 
[01:08:04] Run vpl: Step impl: Completed
[01:08:15] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [01:08:26] Run run_link: Step vpl: Completed
Time (s): cpu = 00:07:59 ; elapsed = 04:58:15 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 322196 ; free virtual = 441101
INFO: [v++ 60-1443] [01:08:26] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 448, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/address_map.xml -sdsl /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/sdsl.dat -xclbin /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/xclbin_orig.xml -rtd /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.rtd -o /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:08:35] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 322185 ; free virtual = 441090
INFO: [v++ 60-1443] [01:08:35] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.rtd --append-section :JSON:/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi_xml.rtd --add-section BUILD_METADATA:JSON:/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.xml --add-section SYSTEM_METADATA:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.xclbin
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 66557847 bytes
Format : RAW
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3695 bytes
Format : JSON
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12148 bytes
Format : RAW
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 29582 bytes
Format : RAW
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (66628423 bytes) to the output file: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:08:35] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 322178 ; free virtual = 441147
INFO: [v++ 60-1443] [01:08:35] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.xclbin.info --input /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/stream_kernels_multi.xclbin
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/run_link
INFO: [v++ 60-1441] [01:08:36] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 322180 ; free virtual = 441149
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/reports/link/system_estimate_stream_kernels_multi.xtxt
INFO: [v++ 60-586] Created /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/stream_kernels_multi.ltx
INFO: [v++ 60-586] Created /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/stream_kernels_multi.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/reports/link/v++_link_stream_kernels_multi_guidance.html
	Timing Report: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/reports/link/imp/xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/logs/link/vivado.log
	Steps Log File: /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 4h 59m 20s
