    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LED__0__MASK EQU 0x10
LED__0__PC EQU CYREG_PRT5_PC4
LED__0__PORT EQU 5
LED__0__SHIFT EQU 4
LED__AG EQU CYREG_PRT5_AG
LED__AMUX EQU CYREG_PRT5_AMUX
LED__BIE EQU CYREG_PRT5_BIE
LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED__BYP EQU CYREG_PRT5_BYP
LED__CTL EQU CYREG_PRT5_CTL
LED__DM0 EQU CYREG_PRT5_DM0
LED__DM1 EQU CYREG_PRT5_DM1
LED__DM2 EQU CYREG_PRT5_DM2
LED__DR EQU CYREG_PRT5_DR
LED__INP_DIS EQU CYREG_PRT5_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT5_LCD_EN
LED__MASK EQU 0x10
LED__PORT EQU 5
LED__PRT EQU CYREG_PRT5_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED__PS EQU CYREG_PRT5_PS
LED__SHIFT EQU 4
LED__SLW EQU CYREG_PRT5_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT6_PC6
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT6_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT6_PC7
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT6_SLW

; APWM1
APWM1__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
APWM1__0__MASK EQU 0x20
APWM1__0__PC EQU CYREG_PRT4_PC5
APWM1__0__PORT EQU 4
APWM1__0__SHIFT EQU 5
APWM1__AG EQU CYREG_PRT4_AG
APWM1__AMUX EQU CYREG_PRT4_AMUX
APWM1__BIE EQU CYREG_PRT4_BIE
APWM1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
APWM1__BYP EQU CYREG_PRT4_BYP
APWM1__CTL EQU CYREG_PRT4_CTL
APWM1__DM0 EQU CYREG_PRT4_DM0
APWM1__DM1 EQU CYREG_PRT4_DM1
APWM1__DM2 EQU CYREG_PRT4_DM2
APWM1__DR EQU CYREG_PRT4_DR
APWM1__INP_DIS EQU CYREG_PRT4_INP_DIS
APWM1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
APWM1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
APWM1__LCD_EN EQU CYREG_PRT4_LCD_EN
APWM1__MASK EQU 0x20
APWM1__PORT EQU 4
APWM1__PRT EQU CYREG_PRT4_PRT
APWM1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
APWM1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
APWM1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
APWM1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
APWM1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
APWM1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
APWM1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
APWM1__PS EQU CYREG_PRT4_PS
APWM1__SHIFT EQU 5
APWM1__SLW EQU CYREG_PRT4_SLW

; APWM2
APWM2__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
APWM2__0__MASK EQU 0x10
APWM2__0__PC EQU CYREG_PRT4_PC4
APWM2__0__PORT EQU 4
APWM2__0__SHIFT EQU 4
APWM2__AG EQU CYREG_PRT4_AG
APWM2__AMUX EQU CYREG_PRT4_AMUX
APWM2__BIE EQU CYREG_PRT4_BIE
APWM2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
APWM2__BYP EQU CYREG_PRT4_BYP
APWM2__CTL EQU CYREG_PRT4_CTL
APWM2__DM0 EQU CYREG_PRT4_DM0
APWM2__DM1 EQU CYREG_PRT4_DM1
APWM2__DM2 EQU CYREG_PRT4_DM2
APWM2__DR EQU CYREG_PRT4_DR
APWM2__INP_DIS EQU CYREG_PRT4_INP_DIS
APWM2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
APWM2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
APWM2__LCD_EN EQU CYREG_PRT4_LCD_EN
APWM2__MASK EQU 0x10
APWM2__PORT EQU 4
APWM2__PRT EQU CYREG_PRT4_PRT
APWM2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
APWM2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
APWM2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
APWM2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
APWM2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
APWM2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
APWM2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
APWM2__PS EQU CYREG_PRT4_PS
APWM2__SHIFT EQU 4
APWM2__SLW EQU CYREG_PRT4_SLW

; APWM3
APWM3__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
APWM3__0__MASK EQU 0x08
APWM3__0__PC EQU CYREG_PRT4_PC3
APWM3__0__PORT EQU 4
APWM3__0__SHIFT EQU 3
APWM3__AG EQU CYREG_PRT4_AG
APWM3__AMUX EQU CYREG_PRT4_AMUX
APWM3__BIE EQU CYREG_PRT4_BIE
APWM3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
APWM3__BYP EQU CYREG_PRT4_BYP
APWM3__CTL EQU CYREG_PRT4_CTL
APWM3__DM0 EQU CYREG_PRT4_DM0
APWM3__DM1 EQU CYREG_PRT4_DM1
APWM3__DM2 EQU CYREG_PRT4_DM2
APWM3__DR EQU CYREG_PRT4_DR
APWM3__INP_DIS EQU CYREG_PRT4_INP_DIS
APWM3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
APWM3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
APWM3__LCD_EN EQU CYREG_PRT4_LCD_EN
APWM3__MASK EQU 0x08
APWM3__PORT EQU 4
APWM3__PRT EQU CYREG_PRT4_PRT
APWM3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
APWM3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
APWM3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
APWM3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
APWM3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
APWM3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
APWM3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
APWM3__PS EQU CYREG_PRT4_PS
APWM3__SHIFT EQU 3
APWM3__SLW EQU CYREG_PRT4_SLW

; APWM4
APWM4__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
APWM4__0__MASK EQU 0x04
APWM4__0__PC EQU CYREG_PRT4_PC2
APWM4__0__PORT EQU 4
APWM4__0__SHIFT EQU 2
APWM4__AG EQU CYREG_PRT4_AG
APWM4__AMUX EQU CYREG_PRT4_AMUX
APWM4__BIE EQU CYREG_PRT4_BIE
APWM4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
APWM4__BYP EQU CYREG_PRT4_BYP
APWM4__CTL EQU CYREG_PRT4_CTL
APWM4__DM0 EQU CYREG_PRT4_DM0
APWM4__DM1 EQU CYREG_PRT4_DM1
APWM4__DM2 EQU CYREG_PRT4_DM2
APWM4__DR EQU CYREG_PRT4_DR
APWM4__INP_DIS EQU CYREG_PRT4_INP_DIS
APWM4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
APWM4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
APWM4__LCD_EN EQU CYREG_PRT4_LCD_EN
APWM4__MASK EQU 0x04
APWM4__PORT EQU 4
APWM4__PRT EQU CYREG_PRT4_PRT
APWM4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
APWM4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
APWM4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
APWM4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
APWM4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
APWM4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
APWM4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
APWM4__PS EQU CYREG_PRT4_PS
APWM4__SHIFT EQU 2
APWM4__SLW EQU CYREG_PRT4_SLW

; APWM5
APWM5__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
APWM5__0__MASK EQU 0x80
APWM5__0__PC EQU CYREG_PRT0_PC7
APWM5__0__PORT EQU 0
APWM5__0__SHIFT EQU 7
APWM5__AG EQU CYREG_PRT0_AG
APWM5__AMUX EQU CYREG_PRT0_AMUX
APWM5__BIE EQU CYREG_PRT0_BIE
APWM5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM5__BYP EQU CYREG_PRT0_BYP
APWM5__CTL EQU CYREG_PRT0_CTL
APWM5__DM0 EQU CYREG_PRT0_DM0
APWM5__DM1 EQU CYREG_PRT0_DM1
APWM5__DM2 EQU CYREG_PRT0_DM2
APWM5__DR EQU CYREG_PRT0_DR
APWM5__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM5__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM5__MASK EQU 0x80
APWM5__PORT EQU 0
APWM5__PRT EQU CYREG_PRT0_PRT
APWM5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM5__PS EQU CYREG_PRT0_PS
APWM5__SHIFT EQU 7
APWM5__SLW EQU CYREG_PRT0_SLW

; APWM6
APWM6__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
APWM6__0__MASK EQU 0x40
APWM6__0__PC EQU CYREG_PRT0_PC6
APWM6__0__PORT EQU 0
APWM6__0__SHIFT EQU 6
APWM6__AG EQU CYREG_PRT0_AG
APWM6__AMUX EQU CYREG_PRT0_AMUX
APWM6__BIE EQU CYREG_PRT0_BIE
APWM6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM6__BYP EQU CYREG_PRT0_BYP
APWM6__CTL EQU CYREG_PRT0_CTL
APWM6__DM0 EQU CYREG_PRT0_DM0
APWM6__DM1 EQU CYREG_PRT0_DM1
APWM6__DM2 EQU CYREG_PRT0_DM2
APWM6__DR EQU CYREG_PRT0_DR
APWM6__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM6__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM6__MASK EQU 0x40
APWM6__PORT EQU 0
APWM6__PRT EQU CYREG_PRT0_PRT
APWM6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM6__PS EQU CYREG_PRT0_PS
APWM6__SHIFT EQU 6
APWM6__SLW EQU CYREG_PRT0_SLW

; APWM7
APWM7__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
APWM7__0__MASK EQU 0x20
APWM7__0__PC EQU CYREG_PRT0_PC5
APWM7__0__PORT EQU 0
APWM7__0__SHIFT EQU 5
APWM7__AG EQU CYREG_PRT0_AG
APWM7__AMUX EQU CYREG_PRT0_AMUX
APWM7__BIE EQU CYREG_PRT0_BIE
APWM7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM7__BYP EQU CYREG_PRT0_BYP
APWM7__CTL EQU CYREG_PRT0_CTL
APWM7__DM0 EQU CYREG_PRT0_DM0
APWM7__DM1 EQU CYREG_PRT0_DM1
APWM7__DM2 EQU CYREG_PRT0_DM2
APWM7__DR EQU CYREG_PRT0_DR
APWM7__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM7__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM7__MASK EQU 0x20
APWM7__PORT EQU 0
APWM7__PRT EQU CYREG_PRT0_PRT
APWM7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM7__PS EQU CYREG_PRT0_PS
APWM7__SHIFT EQU 5
APWM7__SLW EQU CYREG_PRT0_SLW

; APWM8
APWM8__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
APWM8__0__MASK EQU 0x10
APWM8__0__PC EQU CYREG_PRT0_PC4
APWM8__0__PORT EQU 0
APWM8__0__SHIFT EQU 4
APWM8__AG EQU CYREG_PRT0_AG
APWM8__AMUX EQU CYREG_PRT0_AMUX
APWM8__BIE EQU CYREG_PRT0_BIE
APWM8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM8__BYP EQU CYREG_PRT0_BYP
APWM8__CTL EQU CYREG_PRT0_CTL
APWM8__DM0 EQU CYREG_PRT0_DM0
APWM8__DM1 EQU CYREG_PRT0_DM1
APWM8__DM2 EQU CYREG_PRT0_DM2
APWM8__DR EQU CYREG_PRT0_DR
APWM8__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM8__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM8__MASK EQU 0x10
APWM8__PORT EQU 0
APWM8__PRT EQU CYREG_PRT0_PRT
APWM8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM8__PS EQU CYREG_PRT0_PS
APWM8__SHIFT EQU 4
APWM8__SLW EQU CYREG_PRT0_SLW

; APWM9
APWM9__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
APWM9__0__MASK EQU 0x08
APWM9__0__PC EQU CYREG_PRT0_PC3
APWM9__0__PORT EQU 0
APWM9__0__SHIFT EQU 3
APWM9__AG EQU CYREG_PRT0_AG
APWM9__AMUX EQU CYREG_PRT0_AMUX
APWM9__BIE EQU CYREG_PRT0_BIE
APWM9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM9__BYP EQU CYREG_PRT0_BYP
APWM9__CTL EQU CYREG_PRT0_CTL
APWM9__DM0 EQU CYREG_PRT0_DM0
APWM9__DM1 EQU CYREG_PRT0_DM1
APWM9__DM2 EQU CYREG_PRT0_DM2
APWM9__DR EQU CYREG_PRT0_DR
APWM9__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM9__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM9__MASK EQU 0x08
APWM9__PORT EQU 0
APWM9__PRT EQU CYREG_PRT0_PRT
APWM9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM9__PS EQU CYREG_PRT0_PS
APWM9__SHIFT EQU 3
APWM9__SLW EQU CYREG_PRT0_SLW

; I2C_1_I2C_FF
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_1_I2C_IRQ
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; APWM10
APWM10__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
APWM10__0__MASK EQU 0x04
APWM10__0__PC EQU CYREG_PRT0_PC2
APWM10__0__PORT EQU 0
APWM10__0__SHIFT EQU 2
APWM10__AG EQU CYREG_PRT0_AG
APWM10__AMUX EQU CYREG_PRT0_AMUX
APWM10__BIE EQU CYREG_PRT0_BIE
APWM10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM10__BYP EQU CYREG_PRT0_BYP
APWM10__CTL EQU CYREG_PRT0_CTL
APWM10__DM0 EQU CYREG_PRT0_DM0
APWM10__DM1 EQU CYREG_PRT0_DM1
APWM10__DM2 EQU CYREG_PRT0_DM2
APWM10__DR EQU CYREG_PRT0_DR
APWM10__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM10__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM10__MASK EQU 0x04
APWM10__PORT EQU 0
APWM10__PRT EQU CYREG_PRT0_PRT
APWM10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM10__PS EQU CYREG_PRT0_PS
APWM10__SHIFT EQU 2
APWM10__SLW EQU CYREG_PRT0_SLW

; APWM11
APWM11__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
APWM11__0__MASK EQU 0x02
APWM11__0__PC EQU CYREG_PRT0_PC1
APWM11__0__PORT EQU 0
APWM11__0__SHIFT EQU 1
APWM11__AG EQU CYREG_PRT0_AG
APWM11__AMUX EQU CYREG_PRT0_AMUX
APWM11__BIE EQU CYREG_PRT0_BIE
APWM11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM11__BYP EQU CYREG_PRT0_BYP
APWM11__CTL EQU CYREG_PRT0_CTL
APWM11__DM0 EQU CYREG_PRT0_DM0
APWM11__DM1 EQU CYREG_PRT0_DM1
APWM11__DM2 EQU CYREG_PRT0_DM2
APWM11__DR EQU CYREG_PRT0_DR
APWM11__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM11__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM11__MASK EQU 0x02
APWM11__PORT EQU 0
APWM11__PRT EQU CYREG_PRT0_PRT
APWM11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM11__PS EQU CYREG_PRT0_PS
APWM11__SHIFT EQU 1
APWM11__SLW EQU CYREG_PRT0_SLW

; APWM12
APWM12__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
APWM12__0__MASK EQU 0x01
APWM12__0__PC EQU CYREG_PRT0_PC0
APWM12__0__PORT EQU 0
APWM12__0__SHIFT EQU 0
APWM12__AG EQU CYREG_PRT0_AG
APWM12__AMUX EQU CYREG_PRT0_AMUX
APWM12__BIE EQU CYREG_PRT0_BIE
APWM12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
APWM12__BYP EQU CYREG_PRT0_BYP
APWM12__CTL EQU CYREG_PRT0_CTL
APWM12__DM0 EQU CYREG_PRT0_DM0
APWM12__DM1 EQU CYREG_PRT0_DM1
APWM12__DM2 EQU CYREG_PRT0_DM2
APWM12__DR EQU CYREG_PRT0_DR
APWM12__INP_DIS EQU CYREG_PRT0_INP_DIS
APWM12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
APWM12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
APWM12__LCD_EN EQU CYREG_PRT0_LCD_EN
APWM12__MASK EQU 0x01
APWM12__PORT EQU 0
APWM12__PRT EQU CYREG_PRT0_PRT
APWM12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
APWM12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
APWM12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
APWM12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
APWM12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
APWM12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
APWM12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
APWM12__PS EQU CYREG_PRT0_PS
APWM12__SHIFT EQU 0
APWM12__SLW EQU CYREG_PRT0_SLW

; APWM13
APWM13__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
APWM13__0__MASK EQU 0x02
APWM13__0__PC EQU CYREG_PRT4_PC1
APWM13__0__PORT EQU 4
APWM13__0__SHIFT EQU 1
APWM13__AG EQU CYREG_PRT4_AG
APWM13__AMUX EQU CYREG_PRT4_AMUX
APWM13__BIE EQU CYREG_PRT4_BIE
APWM13__BIT_MASK EQU CYREG_PRT4_BIT_MASK
APWM13__BYP EQU CYREG_PRT4_BYP
APWM13__CTL EQU CYREG_PRT4_CTL
APWM13__DM0 EQU CYREG_PRT4_DM0
APWM13__DM1 EQU CYREG_PRT4_DM1
APWM13__DM2 EQU CYREG_PRT4_DM2
APWM13__DR EQU CYREG_PRT4_DR
APWM13__INP_DIS EQU CYREG_PRT4_INP_DIS
APWM13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
APWM13__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
APWM13__LCD_EN EQU CYREG_PRT4_LCD_EN
APWM13__MASK EQU 0x02
APWM13__PORT EQU 4
APWM13__PRT EQU CYREG_PRT4_PRT
APWM13__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
APWM13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
APWM13__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
APWM13__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
APWM13__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
APWM13__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
APWM13__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
APWM13__PS EQU CYREG_PRT4_PS
APWM13__SHIFT EQU 1
APWM13__SLW EQU CYREG_PRT4_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

; A_PWM_IN
A_PWM_IN__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
A_PWM_IN__0__MASK EQU 0x80
A_PWM_IN__0__PC EQU CYREG_PRT4_PC7
A_PWM_IN__0__PORT EQU 4
A_PWM_IN__0__SHIFT EQU 7
A_PWM_IN__AG EQU CYREG_PRT4_AG
A_PWM_IN__AMUX EQU CYREG_PRT4_AMUX
A_PWM_IN__BIE EQU CYREG_PRT4_BIE
A_PWM_IN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
A_PWM_IN__BYP EQU CYREG_PRT4_BYP
A_PWM_IN__CTL EQU CYREG_PRT4_CTL
A_PWM_IN__DM0 EQU CYREG_PRT4_DM0
A_PWM_IN__DM1 EQU CYREG_PRT4_DM1
A_PWM_IN__DM2 EQU CYREG_PRT4_DM2
A_PWM_IN__DR EQU CYREG_PRT4_DR
A_PWM_IN__INP_DIS EQU CYREG_PRT4_INP_DIS
A_PWM_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
A_PWM_IN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
A_PWM_IN__LCD_EN EQU CYREG_PRT4_LCD_EN
A_PWM_IN__MASK EQU 0x80
A_PWM_IN__PORT EQU 4
A_PWM_IN__PRT EQU CYREG_PRT4_PRT
A_PWM_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
A_PWM_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
A_PWM_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
A_PWM_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
A_PWM_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
A_PWM_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
A_PWM_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
A_PWM_IN__PS EQU CYREG_PRT4_PS
A_PWM_IN__SHIFT EQU 7
A_PWM_IN__SLW EQU CYREG_PRT4_SLW

; B_PWM_IN
B_PWM_IN__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
B_PWM_IN__0__MASK EQU 0x40
B_PWM_IN__0__PC EQU CYREG_PRT4_PC6
B_PWM_IN__0__PORT EQU 4
B_PWM_IN__0__SHIFT EQU 6
B_PWM_IN__AG EQU CYREG_PRT4_AG
B_PWM_IN__AMUX EQU CYREG_PRT4_AMUX
B_PWM_IN__BIE EQU CYREG_PRT4_BIE
B_PWM_IN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
B_PWM_IN__BYP EQU CYREG_PRT4_BYP
B_PWM_IN__CTL EQU CYREG_PRT4_CTL
B_PWM_IN__DM0 EQU CYREG_PRT4_DM0
B_PWM_IN__DM1 EQU CYREG_PRT4_DM1
B_PWM_IN__DM2 EQU CYREG_PRT4_DM2
B_PWM_IN__DR EQU CYREG_PRT4_DR
B_PWM_IN__INP_DIS EQU CYREG_PRT4_INP_DIS
B_PWM_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
B_PWM_IN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
B_PWM_IN__LCD_EN EQU CYREG_PRT4_LCD_EN
B_PWM_IN__MASK EQU 0x40
B_PWM_IN__PORT EQU 4
B_PWM_IN__PRT EQU CYREG_PRT4_PRT
B_PWM_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
B_PWM_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
B_PWM_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
B_PWM_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
B_PWM_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
B_PWM_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
B_PWM_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
B_PWM_IN__PS EQU CYREG_PRT4_PS
B_PWM_IN__SHIFT EQU 6
B_PWM_IN__SLW EQU CYREG_PRT4_SLW

; B_PWM_OUT1
B_PWM_OUT1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
B_PWM_OUT1__0__MASK EQU 0x01
B_PWM_OUT1__0__PC EQU CYREG_PRT4_PC0
B_PWM_OUT1__0__PORT EQU 4
B_PWM_OUT1__0__SHIFT EQU 0
B_PWM_OUT1__AG EQU CYREG_PRT4_AG
B_PWM_OUT1__AMUX EQU CYREG_PRT4_AMUX
B_PWM_OUT1__BIE EQU CYREG_PRT4_BIE
B_PWM_OUT1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
B_PWM_OUT1__BYP EQU CYREG_PRT4_BYP
B_PWM_OUT1__CTL EQU CYREG_PRT4_CTL
B_PWM_OUT1__DM0 EQU CYREG_PRT4_DM0
B_PWM_OUT1__DM1 EQU CYREG_PRT4_DM1
B_PWM_OUT1__DM2 EQU CYREG_PRT4_DM2
B_PWM_OUT1__DR EQU CYREG_PRT4_DR
B_PWM_OUT1__INP_DIS EQU CYREG_PRT4_INP_DIS
B_PWM_OUT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
B_PWM_OUT1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
B_PWM_OUT1__LCD_EN EQU CYREG_PRT4_LCD_EN
B_PWM_OUT1__MASK EQU 0x01
B_PWM_OUT1__PORT EQU 4
B_PWM_OUT1__PRT EQU CYREG_PRT4_PRT
B_PWM_OUT1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
B_PWM_OUT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
B_PWM_OUT1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
B_PWM_OUT1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
B_PWM_OUT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
B_PWM_OUT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
B_PWM_OUT1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
B_PWM_OUT1__PS EQU CYREG_PRT4_PS
B_PWM_OUT1__SHIFT EQU 0
B_PWM_OUT1__SLW EQU CYREG_PRT4_SLW

; B_PWM_OUT2
B_PWM_OUT2__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
B_PWM_OUT2__0__MASK EQU 0x08
B_PWM_OUT2__0__PC EQU CYREG_PRT12_PC3
B_PWM_OUT2__0__PORT EQU 12
B_PWM_OUT2__0__SHIFT EQU 3
B_PWM_OUT2__AG EQU CYREG_PRT12_AG
B_PWM_OUT2__BIE EQU CYREG_PRT12_BIE
B_PWM_OUT2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
B_PWM_OUT2__BYP EQU CYREG_PRT12_BYP
B_PWM_OUT2__DM0 EQU CYREG_PRT12_DM0
B_PWM_OUT2__DM1 EQU CYREG_PRT12_DM1
B_PWM_OUT2__DM2 EQU CYREG_PRT12_DM2
B_PWM_OUT2__DR EQU CYREG_PRT12_DR
B_PWM_OUT2__INP_DIS EQU CYREG_PRT12_INP_DIS
B_PWM_OUT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
B_PWM_OUT2__MASK EQU 0x08
B_PWM_OUT2__PORT EQU 12
B_PWM_OUT2__PRT EQU CYREG_PRT12_PRT
B_PWM_OUT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
B_PWM_OUT2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
B_PWM_OUT2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
B_PWM_OUT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
B_PWM_OUT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
B_PWM_OUT2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
B_PWM_OUT2__PS EQU CYREG_PRT12_PS
B_PWM_OUT2__SHIFT EQU 3
B_PWM_OUT2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
B_PWM_OUT2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
B_PWM_OUT2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
B_PWM_OUT2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
B_PWM_OUT2__SLW EQU CYREG_PRT12_SLW

; B_PWM_OUT3
B_PWM_OUT3__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
B_PWM_OUT3__0__MASK EQU 0x04
B_PWM_OUT3__0__PC EQU CYREG_PRT12_PC2
B_PWM_OUT3__0__PORT EQU 12
B_PWM_OUT3__0__SHIFT EQU 2
B_PWM_OUT3__AG EQU CYREG_PRT12_AG
B_PWM_OUT3__BIE EQU CYREG_PRT12_BIE
B_PWM_OUT3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
B_PWM_OUT3__BYP EQU CYREG_PRT12_BYP
B_PWM_OUT3__DM0 EQU CYREG_PRT12_DM0
B_PWM_OUT3__DM1 EQU CYREG_PRT12_DM1
B_PWM_OUT3__DM2 EQU CYREG_PRT12_DM2
B_PWM_OUT3__DR EQU CYREG_PRT12_DR
B_PWM_OUT3__INP_DIS EQU CYREG_PRT12_INP_DIS
B_PWM_OUT3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
B_PWM_OUT3__MASK EQU 0x04
B_PWM_OUT3__PORT EQU 12
B_PWM_OUT3__PRT EQU CYREG_PRT12_PRT
B_PWM_OUT3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
B_PWM_OUT3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
B_PWM_OUT3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
B_PWM_OUT3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
B_PWM_OUT3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
B_PWM_OUT3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
B_PWM_OUT3__PS EQU CYREG_PRT12_PS
B_PWM_OUT3__SHIFT EQU 2
B_PWM_OUT3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
B_PWM_OUT3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
B_PWM_OUT3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
B_PWM_OUT3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
B_PWM_OUT3__SLW EQU CYREG_PRT12_SLW

; B_PWM_OUT4
B_PWM_OUT4__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
B_PWM_OUT4__0__MASK EQU 0x08
B_PWM_OUT4__0__PC EQU CYREG_IO_PC_PRT15_PC3
B_PWM_OUT4__0__PORT EQU 15
B_PWM_OUT4__0__SHIFT EQU 3
B_PWM_OUT4__AG EQU CYREG_PRT15_AG
B_PWM_OUT4__AMUX EQU CYREG_PRT15_AMUX
B_PWM_OUT4__BIE EQU CYREG_PRT15_BIE
B_PWM_OUT4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
B_PWM_OUT4__BYP EQU CYREG_PRT15_BYP
B_PWM_OUT4__CTL EQU CYREG_PRT15_CTL
B_PWM_OUT4__DM0 EQU CYREG_PRT15_DM0
B_PWM_OUT4__DM1 EQU CYREG_PRT15_DM1
B_PWM_OUT4__DM2 EQU CYREG_PRT15_DM2
B_PWM_OUT4__DR EQU CYREG_PRT15_DR
B_PWM_OUT4__INP_DIS EQU CYREG_PRT15_INP_DIS
B_PWM_OUT4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
B_PWM_OUT4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
B_PWM_OUT4__LCD_EN EQU CYREG_PRT15_LCD_EN
B_PWM_OUT4__MASK EQU 0x08
B_PWM_OUT4__PORT EQU 15
B_PWM_OUT4__PRT EQU CYREG_PRT15_PRT
B_PWM_OUT4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
B_PWM_OUT4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
B_PWM_OUT4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
B_PWM_OUT4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
B_PWM_OUT4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
B_PWM_OUT4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
B_PWM_OUT4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
B_PWM_OUT4__PS EQU CYREG_PRT15_PS
B_PWM_OUT4__SHIFT EQU 3
B_PWM_OUT4__SLW EQU CYREG_PRT15_SLW

; B_PWM_OUT5
B_PWM_OUT5__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
B_PWM_OUT5__0__MASK EQU 0x04
B_PWM_OUT5__0__PC EQU CYREG_IO_PC_PRT15_PC2
B_PWM_OUT5__0__PORT EQU 15
B_PWM_OUT5__0__SHIFT EQU 2
B_PWM_OUT5__AG EQU CYREG_PRT15_AG
B_PWM_OUT5__AMUX EQU CYREG_PRT15_AMUX
B_PWM_OUT5__BIE EQU CYREG_PRT15_BIE
B_PWM_OUT5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
B_PWM_OUT5__BYP EQU CYREG_PRT15_BYP
B_PWM_OUT5__CTL EQU CYREG_PRT15_CTL
B_PWM_OUT5__DM0 EQU CYREG_PRT15_DM0
B_PWM_OUT5__DM1 EQU CYREG_PRT15_DM1
B_PWM_OUT5__DM2 EQU CYREG_PRT15_DM2
B_PWM_OUT5__DR EQU CYREG_PRT15_DR
B_PWM_OUT5__INP_DIS EQU CYREG_PRT15_INP_DIS
B_PWM_OUT5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
B_PWM_OUT5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
B_PWM_OUT5__LCD_EN EQU CYREG_PRT15_LCD_EN
B_PWM_OUT5__MASK EQU 0x04
B_PWM_OUT5__PORT EQU 15
B_PWM_OUT5__PRT EQU CYREG_PRT15_PRT
B_PWM_OUT5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
B_PWM_OUT5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
B_PWM_OUT5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
B_PWM_OUT5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
B_PWM_OUT5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
B_PWM_OUT5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
B_PWM_OUT5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
B_PWM_OUT5__PS EQU CYREG_PRT15_PS
B_PWM_OUT5__SHIFT EQU 2
B_PWM_OUT5__SLW EQU CYREG_PRT15_SLW

; B_PWM_OUT6
B_PWM_OUT6__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
B_PWM_OUT6__0__MASK EQU 0x02
B_PWM_OUT6__0__PC EQU CYREG_PRT12_PC1
B_PWM_OUT6__0__PORT EQU 12
B_PWM_OUT6__0__SHIFT EQU 1
B_PWM_OUT6__AG EQU CYREG_PRT12_AG
B_PWM_OUT6__BIE EQU CYREG_PRT12_BIE
B_PWM_OUT6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
B_PWM_OUT6__BYP EQU CYREG_PRT12_BYP
B_PWM_OUT6__DM0 EQU CYREG_PRT12_DM0
B_PWM_OUT6__DM1 EQU CYREG_PRT12_DM1
B_PWM_OUT6__DM2 EQU CYREG_PRT12_DM2
B_PWM_OUT6__DR EQU CYREG_PRT12_DR
B_PWM_OUT6__INP_DIS EQU CYREG_PRT12_INP_DIS
B_PWM_OUT6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
B_PWM_OUT6__MASK EQU 0x02
B_PWM_OUT6__PORT EQU 12
B_PWM_OUT6__PRT EQU CYREG_PRT12_PRT
B_PWM_OUT6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
B_PWM_OUT6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
B_PWM_OUT6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
B_PWM_OUT6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
B_PWM_OUT6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
B_PWM_OUT6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
B_PWM_OUT6__PS EQU CYREG_PRT12_PS
B_PWM_OUT6__SHIFT EQU 1
B_PWM_OUT6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
B_PWM_OUT6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
B_PWM_OUT6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
B_PWM_OUT6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
B_PWM_OUT6__SLW EQU CYREG_PRT12_SLW

; B_PWM_OUT7
B_PWM_OUT7__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
B_PWM_OUT7__0__MASK EQU 0x01
B_PWM_OUT7__0__PC EQU CYREG_PRT12_PC0
B_PWM_OUT7__0__PORT EQU 12
B_PWM_OUT7__0__SHIFT EQU 0
B_PWM_OUT7__AG EQU CYREG_PRT12_AG
B_PWM_OUT7__BIE EQU CYREG_PRT12_BIE
B_PWM_OUT7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
B_PWM_OUT7__BYP EQU CYREG_PRT12_BYP
B_PWM_OUT7__DM0 EQU CYREG_PRT12_DM0
B_PWM_OUT7__DM1 EQU CYREG_PRT12_DM1
B_PWM_OUT7__DM2 EQU CYREG_PRT12_DM2
B_PWM_OUT7__DR EQU CYREG_PRT12_DR
B_PWM_OUT7__INP_DIS EQU CYREG_PRT12_INP_DIS
B_PWM_OUT7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
B_PWM_OUT7__MASK EQU 0x01
B_PWM_OUT7__PORT EQU 12
B_PWM_OUT7__PRT EQU CYREG_PRT12_PRT
B_PWM_OUT7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
B_PWM_OUT7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
B_PWM_OUT7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
B_PWM_OUT7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
B_PWM_OUT7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
B_PWM_OUT7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
B_PWM_OUT7__PS EQU CYREG_PRT12_PS
B_PWM_OUT7__SHIFT EQU 0
B_PWM_OUT7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
B_PWM_OUT7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
B_PWM_OUT7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
B_PWM_OUT7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
B_PWM_OUT7__SLW EQU CYREG_PRT12_SLW

; B_PWM_OUT8
B_PWM_OUT8__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
B_PWM_OUT8__0__MASK EQU 0x80
B_PWM_OUT8__0__PC EQU CYREG_PRT3_PC7
B_PWM_OUT8__0__PORT EQU 3
B_PWM_OUT8__0__SHIFT EQU 7
B_PWM_OUT8__AG EQU CYREG_PRT3_AG
B_PWM_OUT8__AMUX EQU CYREG_PRT3_AMUX
B_PWM_OUT8__BIE EQU CYREG_PRT3_BIE
B_PWM_OUT8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_PWM_OUT8__BYP EQU CYREG_PRT3_BYP
B_PWM_OUT8__CTL EQU CYREG_PRT3_CTL
B_PWM_OUT8__DM0 EQU CYREG_PRT3_DM0
B_PWM_OUT8__DM1 EQU CYREG_PRT3_DM1
B_PWM_OUT8__DM2 EQU CYREG_PRT3_DM2
B_PWM_OUT8__DR EQU CYREG_PRT3_DR
B_PWM_OUT8__INP_DIS EQU CYREG_PRT3_INP_DIS
B_PWM_OUT8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B_PWM_OUT8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_PWM_OUT8__LCD_EN EQU CYREG_PRT3_LCD_EN
B_PWM_OUT8__MASK EQU 0x80
B_PWM_OUT8__PORT EQU 3
B_PWM_OUT8__PRT EQU CYREG_PRT3_PRT
B_PWM_OUT8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_PWM_OUT8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_PWM_OUT8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_PWM_OUT8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_PWM_OUT8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_PWM_OUT8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_PWM_OUT8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_PWM_OUT8__PS EQU CYREG_PRT3_PS
B_PWM_OUT8__SHIFT EQU 7
B_PWM_OUT8__SLW EQU CYREG_PRT3_SLW

; B_PWM_OUT9
B_PWM_OUT9__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
B_PWM_OUT9__0__MASK EQU 0x40
B_PWM_OUT9__0__PC EQU CYREG_PRT3_PC6
B_PWM_OUT9__0__PORT EQU 3
B_PWM_OUT9__0__SHIFT EQU 6
B_PWM_OUT9__AG EQU CYREG_PRT3_AG
B_PWM_OUT9__AMUX EQU CYREG_PRT3_AMUX
B_PWM_OUT9__BIE EQU CYREG_PRT3_BIE
B_PWM_OUT9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_PWM_OUT9__BYP EQU CYREG_PRT3_BYP
B_PWM_OUT9__CTL EQU CYREG_PRT3_CTL
B_PWM_OUT9__DM0 EQU CYREG_PRT3_DM0
B_PWM_OUT9__DM1 EQU CYREG_PRT3_DM1
B_PWM_OUT9__DM2 EQU CYREG_PRT3_DM2
B_PWM_OUT9__DR EQU CYREG_PRT3_DR
B_PWM_OUT9__INP_DIS EQU CYREG_PRT3_INP_DIS
B_PWM_OUT9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B_PWM_OUT9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_PWM_OUT9__LCD_EN EQU CYREG_PRT3_LCD_EN
B_PWM_OUT9__MASK EQU 0x40
B_PWM_OUT9__PORT EQU 3
B_PWM_OUT9__PRT EQU CYREG_PRT3_PRT
B_PWM_OUT9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_PWM_OUT9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_PWM_OUT9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_PWM_OUT9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_PWM_OUT9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_PWM_OUT9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_PWM_OUT9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_PWM_OUT9__PS EQU CYREG_PRT3_PS
B_PWM_OUT9__SHIFT EQU 6
B_PWM_OUT9__SLW EQU CYREG_PRT3_SLW

; B_PWM_OUT10
B_PWM_OUT10__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
B_PWM_OUT10__0__MASK EQU 0x20
B_PWM_OUT10__0__PC EQU CYREG_PRT3_PC5
B_PWM_OUT10__0__PORT EQU 3
B_PWM_OUT10__0__SHIFT EQU 5
B_PWM_OUT10__AG EQU CYREG_PRT3_AG
B_PWM_OUT10__AMUX EQU CYREG_PRT3_AMUX
B_PWM_OUT10__BIE EQU CYREG_PRT3_BIE
B_PWM_OUT10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_PWM_OUT10__BYP EQU CYREG_PRT3_BYP
B_PWM_OUT10__CTL EQU CYREG_PRT3_CTL
B_PWM_OUT10__DM0 EQU CYREG_PRT3_DM0
B_PWM_OUT10__DM1 EQU CYREG_PRT3_DM1
B_PWM_OUT10__DM2 EQU CYREG_PRT3_DM2
B_PWM_OUT10__DR EQU CYREG_PRT3_DR
B_PWM_OUT10__INP_DIS EQU CYREG_PRT3_INP_DIS
B_PWM_OUT10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B_PWM_OUT10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_PWM_OUT10__LCD_EN EQU CYREG_PRT3_LCD_EN
B_PWM_OUT10__MASK EQU 0x20
B_PWM_OUT10__PORT EQU 3
B_PWM_OUT10__PRT EQU CYREG_PRT3_PRT
B_PWM_OUT10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_PWM_OUT10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_PWM_OUT10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_PWM_OUT10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_PWM_OUT10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_PWM_OUT10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_PWM_OUT10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_PWM_OUT10__PS EQU CYREG_PRT3_PS
B_PWM_OUT10__SHIFT EQU 5
B_PWM_OUT10__SLW EQU CYREG_PRT3_SLW

; B_PWM_OUT11
B_PWM_OUT11__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
B_PWM_OUT11__0__MASK EQU 0x10
B_PWM_OUT11__0__PC EQU CYREG_PRT3_PC4
B_PWM_OUT11__0__PORT EQU 3
B_PWM_OUT11__0__SHIFT EQU 4
B_PWM_OUT11__AG EQU CYREG_PRT3_AG
B_PWM_OUT11__AMUX EQU CYREG_PRT3_AMUX
B_PWM_OUT11__BIE EQU CYREG_PRT3_BIE
B_PWM_OUT11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_PWM_OUT11__BYP EQU CYREG_PRT3_BYP
B_PWM_OUT11__CTL EQU CYREG_PRT3_CTL
B_PWM_OUT11__DM0 EQU CYREG_PRT3_DM0
B_PWM_OUT11__DM1 EQU CYREG_PRT3_DM1
B_PWM_OUT11__DM2 EQU CYREG_PRT3_DM2
B_PWM_OUT11__DR EQU CYREG_PRT3_DR
B_PWM_OUT11__INP_DIS EQU CYREG_PRT3_INP_DIS
B_PWM_OUT11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B_PWM_OUT11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_PWM_OUT11__LCD_EN EQU CYREG_PRT3_LCD_EN
B_PWM_OUT11__MASK EQU 0x10
B_PWM_OUT11__PORT EQU 3
B_PWM_OUT11__PRT EQU CYREG_PRT3_PRT
B_PWM_OUT11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_PWM_OUT11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_PWM_OUT11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_PWM_OUT11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_PWM_OUT11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_PWM_OUT11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_PWM_OUT11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_PWM_OUT11__PS EQU CYREG_PRT3_PS
B_PWM_OUT11__SHIFT EQU 4
B_PWM_OUT11__SLW EQU CYREG_PRT3_SLW

; B_PWM_OUT12
B_PWM_OUT12__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
B_PWM_OUT12__0__MASK EQU 0x08
B_PWM_OUT12__0__PC EQU CYREG_PRT3_PC3
B_PWM_OUT12__0__PORT EQU 3
B_PWM_OUT12__0__SHIFT EQU 3
B_PWM_OUT12__AG EQU CYREG_PRT3_AG
B_PWM_OUT12__AMUX EQU CYREG_PRT3_AMUX
B_PWM_OUT12__BIE EQU CYREG_PRT3_BIE
B_PWM_OUT12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_PWM_OUT12__BYP EQU CYREG_PRT3_BYP
B_PWM_OUT12__CTL EQU CYREG_PRT3_CTL
B_PWM_OUT12__DM0 EQU CYREG_PRT3_DM0
B_PWM_OUT12__DM1 EQU CYREG_PRT3_DM1
B_PWM_OUT12__DM2 EQU CYREG_PRT3_DM2
B_PWM_OUT12__DR EQU CYREG_PRT3_DR
B_PWM_OUT12__INP_DIS EQU CYREG_PRT3_INP_DIS
B_PWM_OUT12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B_PWM_OUT12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_PWM_OUT12__LCD_EN EQU CYREG_PRT3_LCD_EN
B_PWM_OUT12__MASK EQU 0x08
B_PWM_OUT12__PORT EQU 3
B_PWM_OUT12__PRT EQU CYREG_PRT3_PRT
B_PWM_OUT12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_PWM_OUT12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_PWM_OUT12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_PWM_OUT12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_PWM_OUT12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_PWM_OUT12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_PWM_OUT12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_PWM_OUT12__PS EQU CYREG_PRT3_PS
B_PWM_OUT12__SHIFT EQU 3
B_PWM_OUT12__SLW EQU CYREG_PRT3_SLW

; B_PWM_OUT13
B_PWM_OUT13__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
B_PWM_OUT13__0__MASK EQU 0x04
B_PWM_OUT13__0__PC EQU CYREG_PRT3_PC2
B_PWM_OUT13__0__PORT EQU 3
B_PWM_OUT13__0__SHIFT EQU 2
B_PWM_OUT13__AG EQU CYREG_PRT3_AG
B_PWM_OUT13__AMUX EQU CYREG_PRT3_AMUX
B_PWM_OUT13__BIE EQU CYREG_PRT3_BIE
B_PWM_OUT13__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_PWM_OUT13__BYP EQU CYREG_PRT3_BYP
B_PWM_OUT13__CTL EQU CYREG_PRT3_CTL
B_PWM_OUT13__DM0 EQU CYREG_PRT3_DM0
B_PWM_OUT13__DM1 EQU CYREG_PRT3_DM1
B_PWM_OUT13__DM2 EQU CYREG_PRT3_DM2
B_PWM_OUT13__DR EQU CYREG_PRT3_DR
B_PWM_OUT13__INP_DIS EQU CYREG_PRT3_INP_DIS
B_PWM_OUT13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B_PWM_OUT13__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_PWM_OUT13__LCD_EN EQU CYREG_PRT3_LCD_EN
B_PWM_OUT13__MASK EQU 0x04
B_PWM_OUT13__PORT EQU 3
B_PWM_OUT13__PRT EQU CYREG_PRT3_PRT
B_PWM_OUT13__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_PWM_OUT13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_PWM_OUT13__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_PWM_OUT13__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_PWM_OUT13__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_PWM_OUT13__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_PWM_OUT13__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_PWM_OUT13__PS EQU CYREG_PRT3_PS
B_PWM_OUT13__SHIFT EQU 2
B_PWM_OUT13__SLW EQU CYREG_PRT3_SLW

; Mux_Control
Mux_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Mux_Control_Sync_ctrl_reg__0__POS EQU 0
Mux_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Mux_Control_Sync_ctrl_reg__1__POS EQU 1
Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Mux_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Mux_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Mux_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Mux_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Mux_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Mux_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Mux_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Mux_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Mux_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Mux_Control_Sync_ctrl_reg__MASK EQU 0x03
Mux_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Mux_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Mux_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

; PWM_Mask_Lower
PWM_Mask_Lower_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_Mask_Lower_Sync_ctrl_reg__0__POS EQU 0
PWM_Mask_Lower_Sync_ctrl_reg__1__MASK EQU 0x02
PWM_Mask_Lower_Sync_ctrl_reg__1__POS EQU 1
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Mask_Lower_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Mask_Lower_Sync_ctrl_reg__2__MASK EQU 0x04
PWM_Mask_Lower_Sync_ctrl_reg__2__POS EQU 2
PWM_Mask_Lower_Sync_ctrl_reg__3__MASK EQU 0x08
PWM_Mask_Lower_Sync_ctrl_reg__3__POS EQU 3
PWM_Mask_Lower_Sync_ctrl_reg__4__MASK EQU 0x10
PWM_Mask_Lower_Sync_ctrl_reg__4__POS EQU 4
PWM_Mask_Lower_Sync_ctrl_reg__5__MASK EQU 0x20
PWM_Mask_Lower_Sync_ctrl_reg__5__POS EQU 5
PWM_Mask_Lower_Sync_ctrl_reg__6__MASK EQU 0x40
PWM_Mask_Lower_Sync_ctrl_reg__6__POS EQU 6
PWM_Mask_Lower_Sync_ctrl_reg__7__MASK EQU 0x80
PWM_Mask_Lower_Sync_ctrl_reg__7__POS EQU 7
PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Mask_Lower_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_Mask_Lower_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Mask_Lower_Sync_ctrl_reg__MASK EQU 0xFF
PWM_Mask_Lower_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Mask_Lower_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Mask_Lower_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; PWM_Mask_Upper
PWM_Mask_Upper_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_Mask_Upper_Sync_ctrl_reg__0__POS EQU 0
PWM_Mask_Upper_Sync_ctrl_reg__1__MASK EQU 0x02
PWM_Mask_Upper_Sync_ctrl_reg__1__POS EQU 1
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Mask_Upper_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Mask_Upper_Sync_ctrl_reg__2__MASK EQU 0x04
PWM_Mask_Upper_Sync_ctrl_reg__2__POS EQU 2
PWM_Mask_Upper_Sync_ctrl_reg__3__MASK EQU 0x08
PWM_Mask_Upper_Sync_ctrl_reg__3__POS EQU 3
PWM_Mask_Upper_Sync_ctrl_reg__4__MASK EQU 0x10
PWM_Mask_Upper_Sync_ctrl_reg__4__POS EQU 4
PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Mask_Upper_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_Mask_Upper_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Mask_Upper_Sync_ctrl_reg__MASK EQU 0x1F
PWM_Mask_Upper_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Mask_Upper_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Mask_Upper_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
