digraph "CFG for 'ratelimit_state_init' function" {
	label="CFG for 'ratelimit_state_init' function";

	Node0x561b9485f720 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-r\l...atelimit_state_init-0:\l  %rs.addr = alloca %struct.ratelimit_state*, align 8\l  %interval.addr = alloca i32, align 4\l  %burst.addr = alloca i32, align 4\l  store %struct.ratelimit_state* %rs, %struct.ratelimit_state** %rs.addr,\l... align 8\l  call void @llvm.dbg.declare(metadata %struct.ratelimit_state** %rs.addr,\l... metadata !6069, metadata !DIExpression()), !dbg !6070\l  store i32 %interval, i32* %interval.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %interval.addr, metadata !6071,\l... metadata !DIExpression()), !dbg !6072\l  store i32 %burst, i32* %burst.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %burst.addr, metadata !6073,\l... metadata !DIExpression()), !dbg !6074\l  %0 = load %struct.ratelimit_state*, %struct.ratelimit_state** %rs.addr,\l... align 8, !dbg !6075\l  %1 = bitcast %struct.ratelimit_state* %0 to i8*, !dbg !6076\l  call void @llvm.memset.p0i8.i64(i8* align 8 %1, i8 0, i64 104, i1 false),\l... !dbg !6076\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-ratelimit_state_init-1, !dbg !6077\l}"];
	Node0x561b9485f720 -> Node0x561b9485ffb0;
	Node0x561b9485ffb0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-r\l...atelimit_state_init-1: \l  %2 = load %struct.ratelimit_state*, %struct.ratelimit_state** %rs.addr,\l... align 8, !dbg !6078\l  %lock = getelementptr inbounds %struct.ratelimit_state,\l... %struct.ratelimit_state* %2, i32 0, i32 0, !dbg !6078\l  call void @__raw_spin_lock_init(%struct.raw_spinlock* %lock, i8*\l... getelementptr inbounds ([10 x i8], [10 x i8]* @.str.38, i64 0, i64 0),\l... %struct.lock_class_key* @ratelimit_state_init.__key) #8, !dbg !6078\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-ratelimit_state_init-2, !dbg !6078\l}"];
	Node0x561b9485ffb0 -> Node0x561b94860000;
	Node0x561b94860000 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-r\l...atelimit_state_init-2: \l  %3 = load i32, i32* %interval.addr, align 4, !dbg !6080\l  %4 = load %struct.ratelimit_state*, %struct.ratelimit_state** %rs.addr,\l... align 8, !dbg !6081\l  %interval1 = getelementptr inbounds %struct.ratelimit_state,\l... %struct.ratelimit_state* %4, i32 0, i32 1, !dbg !6082\l  store i32 %3, i32* %interval1, align 8, !dbg !6083\l  %5 = load i32, i32* %burst.addr, align 4, !dbg !6084\l  %6 = load %struct.ratelimit_state*, %struct.ratelimit_state** %rs.addr,\l... align 8, !dbg !6085\l  %burst2 = getelementptr inbounds %struct.ratelimit_state,\l... %struct.ratelimit_state* %6, i32 0, i32 2, !dbg !6086\l  store i32 %5, i32* %burst2, align 4, !dbg !6087\l  ret void, !dbg !6088\l}"];
}
