###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:15 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  4.087
= Slack Time                   -0.887
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.838 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.838 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.838 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.838 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.838 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.838 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.111 | 0.136 | 2.211 |   4.072 |    3.186 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.112 | 0.014 |       |   4.087 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.887 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.887 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.887 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.887 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.887 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.887 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  4.082
= Slack Time                   -0.882
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.843 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.843 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.843 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.843 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.843 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.843 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.052 | 0.098 | 2.256 |   4.079 |    3.197 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.052 | 0.003 |       |   4.082 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][0][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  4.082
= Slack Time                   -0.882
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.844 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.844 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.844 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.844 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.844 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.844 | 
     | ][0][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.157 | 0.163 | 2.165 |   4.053 |    3.171 | 
     | ][0][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.174 | 0.029 |       |   4.082 |    3.200 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.882 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  4.039
= Slack Time                   -0.839
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.886 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.886 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.886 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.886 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.886 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.886 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.150 | 0.150 | 2.141 |   4.016 |    3.177 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.159 | 0.023 |       |   4.039 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.839 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.839 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.839 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.839 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.839 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.839 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  4.022
= Slack Time                   -0.822
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.903 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.903 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.903 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.903 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.903 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.903 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.145 | 0.154 | 2.119 |   3.998 |    3.176 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.156 | 0.024 |       |   4.022 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.822 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.822 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.822 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.822 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.822 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.822 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  4.013
= Slack Time                   -0.813
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.912 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.912 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.912 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.912 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.912 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.912 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.150 | 0.150 | 2.114 |   3.989 |    3.176 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.160 | 0.024 |       |   4.013 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.813 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.813 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.813 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.813 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.813 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.813 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.980
= Slack Time                   -0.780
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.945 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.945 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.945 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.945 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.945 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.945 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.192 | 0.173 | 2.040 |   3.938 |    3.158 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.209 | 0.042 |       |   3.980 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.780 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.780 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.780 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.780 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.780 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.780 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.976
= Slack Time                   -0.776
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.949 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.949 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.949 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.949 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.949 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.949 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.045 | 0.094 | 2.155 |   3.974 |    3.198 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.045 | 0.002 |       |   3.976 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.776 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.776 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.776 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.776 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.776 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.776 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.956
= Slack Time                   -0.756
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.969 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.969 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.969 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.969 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.969 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.969 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.092 | 0.125 | 2.096 |   3.947 |    3.191 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.092 | 0.009 |       |   3.956 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.756 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.756 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.756 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.756 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.756 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.756 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.932
= Slack Time                   -0.732
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.993 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.993 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.993 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.993 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.993 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.993 | 
     | ][3][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.163 | 0.159 | 2.020 |   3.904 |    3.172 | 
     | ][3][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.171 | 0.028 |       |   3.932 |    3.200 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.732 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.732 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.732 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.732 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.732 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.732 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.929
= Slack Time                   -0.729
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    0.996 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.996 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.996 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.996 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.996 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    0.996 | 
     | ][2][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.168 | 0.165 | 2.006 |   3.896 |    3.167 | 
     | ][2][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.185 | 0.033 |       |   3.929 |    3.200 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.729 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.729 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.729 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.729 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.729 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.729 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.923
= Slack Time                   -0.723
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.002 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.002 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.002 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.002 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.002 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.002 | 
     | ][6][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.162 | 0.162 | 2.005 |   3.893 |    3.170 | 
     | ][6][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.178 | 0.030 |       |   3.923 |    3.200 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.723 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.723 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.723 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.723 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.723 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.723 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.919
= Slack Time                   -0.719
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.006 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.006 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.006 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.006 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.006 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.006 | 
     | ][5][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.166 | 0.160 | 2.007 |   3.892 |    3.173 | 
     | ][5][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.178 | 0.027 |       |   3.919 |    3.200 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.719 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.719 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.719 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.719 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.719 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.719 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.914
= Slack Time                   -0.714
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.011 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.011 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.011 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.011 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.011 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.011 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.104 | 0.132 | 2.045 |   3.902 |    3.187 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.104 | 0.013 |       |   3.914 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.714 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.714 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.714 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.714 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.714 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.714 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.897
= Slack Time                   -0.697
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.028 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.028 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.028 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.028 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.028 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.028 | 
     | ][1][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.187 | 0.172 | 1.960 |   3.857 |    3.160 | 
     | ][1][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.204 | 0.040 |       |   3.897 |    3.200 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.697 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.697 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.882
= Slack Time                   -0.682
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.043 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.043 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.043 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.043 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.043 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.043 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.138 | 0.145 | 1.995 |   3.865 |    3.184 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.150 | 0.016 |       |   3.882 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.682 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.682 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.682 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.682 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.682 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.682 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.863
= Slack Time                   -0.663
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.062 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.062 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.062 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.062 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.062 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.062 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.090 | 0.124 | 2.004 |   3.854 |    3.191 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.091 | 0.009 |       |   3.863 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.663 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.663 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.663 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.663 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.663 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.663 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.852
= Slack Time                   -0.652
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.073 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.073 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.073 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.073 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.073 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.073 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.069 | 0.111 | 2.011 |   3.847 |    3.195 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.069 | 0.005 |       |   3.852 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.652 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.652 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.652 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.652 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.652 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.652 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.845
= Slack Time                   -0.645
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.080 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.080 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.080 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.080 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.080 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.080 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.117 | 0.140 | 1.963 |   3.828 |    3.184 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.118 | 0.016 |       |   3.845 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.645 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.645 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.645 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.645 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.645 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.645 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.818
= Slack Time                   -0.618
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.107 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.107 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.107 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.107 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.107 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.107 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.100 | 0.132 | 1.949 |   3.806 |    3.189 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.100 | 0.011 |       |   3.818 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.618 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.618 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.618 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.618 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.618 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.618 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][14][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][14][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][14][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.796
= Slack Time                   -0.596
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.129 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.129 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.129 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.129 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.129 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.129 | 
     | ][14][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.190 | 0.172 | 1.857 |   3.754 |    3.159 | 
     | ][14][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.207 | 0.041 |       |   3.796 |    3.200 | 
     | ][14][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.596 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.596 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.596 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.596 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.596 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.596 | 
     | ][14][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.782
= Slack Time                   -0.582
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.143 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.143 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.143 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.143 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.143 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.143 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.184 | 0.173 | 1.845 |   3.742 |    3.161 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.200 | 0.039 |       |   3.782 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.582 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.582 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.582 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.582 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.582 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.582 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][12][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.772
= Slack Time                   -0.572
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.153 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.153 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.153 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.153 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.153 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.153 | 
     | ][12][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.161 | 0.159 | 1.861 |   3.745 |    3.173 | 
     | ][12][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.170 | 0.027 |       |   3.772 |    3.200 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.572 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.572 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.572 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.572 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.572 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.572 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][13][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.759
= Slack Time                   -0.559
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.166 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.166 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.166 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.166 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.166 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.166 | 
     | ][13][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.146 | 0.152 | 1.862 |   3.738 |    3.179 | 
     | ][13][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.157 | 0.021 |       |   3.759 |    3.200 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.559 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.559 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.559 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.559 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.559 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.559 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.741
= Slack Time                   -0.541
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.184 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.184 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.184 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.184 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.184 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.184 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH  | 0.142 | 0.150 | 1.846 |   3.721 |    3.180 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2 | 0.152 | 0.020 |       |   3.741 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.541 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.541 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.541 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.541 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.541 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.541 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][8][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.715
= Slack Time                   -0.515
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.210 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.210 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.210 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.210 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.210 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.210 | 
     | ][8][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.175 | 0.166 | 1.793 |   3.684 |    3.169 | 
     | ][8][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.190 | 0.031 |       |   3.715 |    3.200 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.515 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.515 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.515 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.515 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.515 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.515 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][7][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.713
= Slack Time                   -0.513
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.212 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.212 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.212 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.212 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.212 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.212 | 
     | ][7][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.174 | 0.165 | 1.793 |   3.683 |    3.170 | 
     | ][7][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.189 | 0.030 |       |   3.713 |    3.200 | 
     | ][7][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.513 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.513 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.513 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.513 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.513 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.513 | 
     | ][7][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][9][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][9][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][9][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.697
= Slack Time                   -0.497
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.228 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.228 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.228 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.228 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.228 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.228 | 
     | ][9][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.150 | 0.157 | 1.790 |   3.672 |    3.175 | 
     | ][9][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.162 | 0.025 |       |   3.697 |    3.200 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.497 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.497 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.497 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.497 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.497 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.497 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][4][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.672
= Slack Time                   -0.472
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.253 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.253 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.253 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.253 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.253 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.253 | 
     | ][4][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.197 | 0.181 | 1.723 |   3.629 |    3.157 | 
     | ][4][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.214 | 0.043 |       |   3.672 |    3.200 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.472 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.472 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.472 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.472 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.472 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.472 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.504
= Slack Time                   -0.304
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.421 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.421 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.421 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.421 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.421 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.421 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.090 | 0.129 | 1.641 |   3.495 |    3.191 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.091 | 0.009 |       |   3.504 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.304 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.304 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.304 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.304 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.304 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.304 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.503
= Slack Time                   -0.303
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.422 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.422 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.422 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.422 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.422 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.422 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.138 | 0.159 | 1.598 |   3.482 |    3.179 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.149 | 0.021 |       |   3.503 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.303 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.303 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.303 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.303 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.303 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.303 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][11][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.474
= Slack Time                   -0.274
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.451 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.451 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.451 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.451 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.451 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.451 | 
     | ][11][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.191 | 0.185 | 1.524 |   3.434 |    3.160 | 
     | ][11][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.208 | 0.040 |       |   3.474 |    3.200 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.274 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.274 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.274 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.274 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.274 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.274 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /\link_
addr_0_fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.470
= Slack Time                   -0.270
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.455 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.455 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.455 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.455 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.455 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.455 | 
     | ta_mem_reg[1] /U1                                  |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | D v -> Q v   | LATCH  | 0.145 | 0.154 | 1.567 |   3.446 |    3.176 | 
     | ta_mem_reg[1] /latch                               |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v          | AND2X2 | 0.157 | 0.024 |       |   3.470 |    3.200 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.270 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.270 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.270 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.270 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.270 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.270 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.448
= Slack Time                   -0.248
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.477 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.477 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.477 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.477 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.477 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.477 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH  | 0.082 | 0.125 | 1.591 |   3.441 |    3.193 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2 | 0.082 | 0.007 |       |   3.448 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.248 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.248 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.248 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.248 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.248 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.248 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /\link_
addr_1_fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.441
= Slack Time                   -0.241
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.484 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.484 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.484 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.484 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.484 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.484 | 
     | ta_mem_reg[0] /U1                                  |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | D v -> Q v   | LATCH  | 0.111 | 0.143 | 1.560 |   3.428 |    3.187 | 
     | ta_mem_reg[0] /latch                               |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v          | AND2X2 | 0.112 | 0.013 |       |   3.441 |    3.200 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.241 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.241 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.241 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.241 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.241 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.241 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /\link_
addr_1_fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.435
= Slack Time                   -0.235
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.490 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.490 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.490 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.490 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.490 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.490 | 
     | ta_mem_reg[1] /U1                                  |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | D v -> Q v   | LATCH  | 0.121 | 0.145 | 1.549 |   3.419 |    3.184 | 
     | ta_mem_reg[1] /latch                               |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v          | AND2X2 | 0.122 | 0.016 |       |   3.435 |    3.200 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.235 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.235 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.235 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.235 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.235 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.235 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.394
= Slack Time                   -0.194
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.531 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.531 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.531 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.531 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.531 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.531 | 
     | ta_mem_reg[0] /U1                                  |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D v -> Q v   | LATCH  | 0.150 | 0.153 | 1.494 |   3.372 |    3.177 | 
     | ta_mem_reg[0] /latch                               |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v          | AND2X2 | 0.160 | 0.023 |       |   3.394 |    3.200 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.194 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.194 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.194 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.194 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.194 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.194 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.389
= Slack Time                   -0.189
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.536 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.536 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.536 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.536 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.536 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.536 | 
     | ta_mem_reg[1] /U1                                  |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D v -> Q v   | LATCH  | 0.142 | 0.155 | 1.486 |   3.366 |    3.177 | 
     | ta_mem_reg[1] /latch                               |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v          | AND2X2 | 0.155 | 0.023 |       |   3.389 |    3.200 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.189 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.189 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.189 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.189 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.189 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.189 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][10][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][10][head_ptr] /
main_gate/A (^) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][10][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.284
= Slack Time                   -0.084
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.641 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.641 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.641 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.641 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.641 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.641 | 
     | ][10][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^ -> Q ^   | LATCH  | 0.354 | 0.246 | 1.267 |   3.239 |    3.154 | 
     | ][10][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X2 | 0.373 | 0.046 |       |   3.284 |    3.200 | 
     | ][10][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.084 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.084 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.084 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.084 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.084 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.084 | 
     | ][10][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.275
= Slack Time                   -0.075
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.650 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.650 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.650 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.650 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.650 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.650 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.328 | 0.227 | 1.283 |   3.235 |    3.161 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A ^          | AND2X2 | 0.340 | 0.039 |       |   3.275 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.075 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.075 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.075 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.075 | 
     | FECTS_clks_clk___L4_I19                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.075 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.075 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.270
= Slack Time                   -0.070
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.655 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.655 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.655 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.655 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.655 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.655 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH  | 0.060 | 0.115 | 1.427 |   3.266 |    3.196 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A v          | AND2X2 | 0.060 | 0.004 |       |   3.270 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.070 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.070 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.070 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.070 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.070 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.070 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.266
= Slack Time                   -0.066
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.659 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.659 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.659 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.659 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.659 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.659 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | D ^ -> Q ^   | LATCH  | 0.293 | 0.215 | 1.290 |   3.229 |    3.163 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2 | 0.306 | 0.037 |       |   3.266 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.066 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.066 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.066 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.066 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.066 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.066 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.244
= Slack Time                   -0.044
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.681 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.681 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.681 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.681 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.681 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.681 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH  | 0.140 | 0.160 | 1.336 |   3.221 |    3.178 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | A v          | AND2X2 | 0.151 | 0.023 |       |   3.244 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.044 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.044 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.044 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.044 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.044 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.044 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.242
= Slack Time                   -0.042
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.291 | 0.229 | 1.251 |   3.205 |    3.162 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | A ^          | AND2X2 | 0.307 | 0.038 |       |   3.242 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.242
= Slack Time                   -0.042
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.683 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.280 | 0.220 | 1.265 |   3.210 |    3.168 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A ^          | AND2X2 | 0.294 | 0.033 |       |   3.242 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.042 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.241
= Slack Time                   -0.041
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.684 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.684 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.684 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.684 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.684 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.684 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.299 | 0.219 | 1.265 |   3.209 |    3.167 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | A ^          | AND2X2 | 0.314 | 0.033 |       |   3.241 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.041 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.041 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.041 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.041 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.041 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.041 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.237
= Slack Time                   -0.037
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.688 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.688 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.688 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.688 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.688 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U1 | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.688 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | D ^ -> Q ^   | LATCH  | 0.286 | 0.202 | 1.282 |   3.208 |    3.172 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2 | 0.303 | 0.028 |       |   3.237 |    3.200 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.037 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.228
= Slack Time                   -0.028
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.697 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.697 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.697 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.697 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.697 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.697 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.248 | 0.201 | 1.276 |   3.201 |    3.174 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | A ^          | AND2X2 | 0.249 | 0.026 |       |   3.228 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.028 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.028 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.222
= Slack Time                   -0.022
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.703 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.703 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.703 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.703 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.703 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.703 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.246 | 0.198 | 1.274 |   3.198 |    3.175 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A ^          | AND2X2 | 0.247 | 0.025 |       |   3.222 |    3.200 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L4_I19                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.022 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.022 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][15][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
main_gate/A (^) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.200
- Arrival Time                  3.218
= Slack Time                   -0.018
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.725 |    1.707 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.707 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.707 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.707 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.707 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   1.725 |    1.707 | 
     | ][15][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^ -> Q ^   | LATCH  | 0.230 | 0.184 | 1.286 |   3.195 |    3.177 | 
     | ][15][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X2 | 0.231 | 0.023 |       |   3.218 |    3.200 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.018 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.018 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.018 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.018 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |       |   0.000 |    0.018 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.018 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

