#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Nov  9 09:17:29 2023
# Process ID: 18016
# Log file: /home/juliana/Documentos/GitHub/SATD-research/Vivado/SATD/SATD.runs/synth_1/SATD_tb.vds
# Journal file: /home/juliana/Documentos/GitHub/SATD-research/Vivado/SATD/SATD.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source SATD_tb.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k70tfbg676-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/juliana/Documentos/GitHub/SATD-research/Vivado/SATD/SATD.cache/wt [current_project]
# set_property parent.project_path /home/juliana/Documentos/GitHub/SATD-research/Vivado/SATD/SATD.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   /home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/differences.v
#   /home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/control_satd.v
#   /home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD.v
#   /home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v
# }
# catch { write_hwdef -file SATD_tb.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top SATD_tb -part xc7k70tfbg676-1
Command: synth_design -top SATD_tb -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 841.297 ; gain = 134.734 ; free physical = 2187 ; free virtual = 7218
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SATD_tb' [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v:21]
	Parameter CLK_PERIOD bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SATD' [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD.v:29]
INFO: [Synth 8-638] synthesizing module 'control_satd' [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/control_satd.v:22]
	Parameter STATE_A bound to: 2'b00 
	Parameter STATE_B bound to: 2'b01 
	Parameter STATE_C bound to: 2'b10 
	Parameter STATE_D bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'control_satd' (1#1) [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/control_satd.v:22]
INFO: [Synth 8-638] synthesizing module 'differences' [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/differences.v:21]
INFO: [Synth 8-256] done synthesizing module 'differences' (2#1) [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/differences.v:21]
INFO: [Synth 8-256] done synthesizing module 'SATD' (3#1) [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD.v:29]
WARNING: [Synth 8-85] always block has no event control specified [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v:109]
INFO: [Synth 8-256] done synthesizing module 'SATD_tb' (4#1) [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 877.531 ; gain = 170.969 ; free physical = 2149 ; free virtual = 7180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 877.531 ; gain = 170.969 ; free physical = 2149 ; free virtual = 7180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 885.535 ; gain = 178.973 ; free physical = 2149 ; free virtual = 7180
---------------------------------------------------------------------------------
ROM "ENABLE_COUNTER" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "nx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
WARNING: [Synth 8-327] inferring latch for variable 'nx_state_reg' [/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/control_satd.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 901.551 ; gain = 194.988 ; free physical = 2134 ; free virtual = 7164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SATD_tb 
Detailed RTL Component Info : 
Module control_satd 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module differences 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                9 Bit    Registers := 8     
Module SATD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k70t/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 989.551 ; gain = 282.988 ; free physical = 2054 ; free virtual = 7084
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7075
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7075

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\satd/control/nx_state_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/control/nx_state_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_0_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_1_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_2_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_3_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_4_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_5_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_6_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[8] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[7] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[6] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[5] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[4] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/diff/diff_7_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/control/state_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/control/state_reg[0] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/counter_reg[3] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/counter_reg[2] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/counter_reg[1] ) is unused and will be removed from module SATD_tb.
WARNING: [Synth 8-3332] Sequential element (\satd/counter_reg[0] ) is unused and will be removed from module SATD_tb.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 82 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.559 ; gain = 208.262 ; free physical = 2044 ; free virtual = 7074
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.559 ; gain = 290.996 ; free physical = 2044 ; free virtual = 7074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1061.559 ; gain = 272.262 ; free physical = 1975 ; free virtual = 7005
# write_checkpoint -noxdef SATD_tb.dcp
# catch { report_utilization -file SATD_tb_utilization_synth.rpt -pb SATD_tb_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1077.566 ; gain = 0.000 ; free physical = 1974 ; free virtual = 7005
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 09:17:39 2023...
