// Seed: 1906409680
module module_0 (
    input tri1 id_0
    , id_31,
    input supply1 id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    input tri id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    output wire id_14,
    input supply1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    output wire id_18
    , id_32,
    input wire id_19,
    input tri1 id_20,
    output wire id_21,
    input uwire id_22,
    input tri0 id_23,
    input supply1 id_24,
    output wor id_25,
    input wor id_26,
    output tri0 id_27,
    input tri1 id_28,
    output tri id_29
);
  reg
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50;
  always id_31 = #1 id_35;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    input  wand  id_2,
    output wire  id_3,
    output uwire id_4,
    output wor   id_5
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_2,
      id_0,
      id_2,
      id_5,
      id_1,
      id_2,
      id_4,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_4,
      id_1,
      id_4
  );
  assign modCall_1.id_36 = 0;
endmodule
