# 4.5.2.2 Non-Register Mode Extension Word

The extension word for non-register modes is shown in Figure 4-26 and described in Table 4-12. An example is shown in Figure 4-28.

<a id="figure-4-26"></a>

| 15:12 | 11  | 10:7              | 6   | 5:4 | 3:0                    |
| ----- | --- | ----------------- | --- | --- | ---------------------- |
| 0001  | 1   | Source bits 19:16 | A/L | 00  | Destination bits 19:16 |

**Figure 4-26. Extension Word for Non-Register Modes**

<a id="table-4-12"></a>

- 15:11 - Opcode
  - Extension word op-code. Op-codes 1800h to 1FFFh are extension words.
- 10:7 - Source Bits
  - The four MSBs of the 20-bit source. Depending on the source addressing mode, these four MSBs may belong to an immediate operand, an index, or to an absolute address.
- 6 - A/L
  - Data length extension. Together with the B/W bits of the following MSP430 instruction, the AL bit defines the used data length of the instruction.
    | A/L | B/W | Comment             |
    | --- | --- | ------------------- |
    | 0   | 0   | Reserved            |
    | 0   | 1   | 20-bit address word |
    | 1   | 0   | 16-bit word         |
    | 1   | 1   | 8-bit byte          |
- 5:4 - Reserved
- 3:0 - Destination Bits 19:16
  - The four MSBs of the 20-bit destination. Depending on the destination addressing mode, these four MSBs may belong to an index or to an absolute address.

**Table 4-12. Description of Extension Word Bits for Non-Register Modes**

> [!NOTE] B/W and A/L bit settings for SWPBX and SXTX

| A/L | B/W | Instruction     |
| --- | --- | --------------- |
| 0   | 0   | SWPBX.A, SXTX.A |
| 0   | 1   | N/A             |
| 1   | 0   | SWPB.W, SXTX.W  |
| 1   | 1   | N/A             |

## Example 1 - Extended Register or Register Instruction

- Word x
  - 15:11 - 00011
  - 10:9 - 00
  - 8 - ZC
  - 7 - #
  - 6 - A/L
  - 5:4 - Rsvd
  - 3:0 - (n-1)/Rn
- Word x + 1
  - 15:12 - Opcode
  - 11:8 - Rsrc
  - 7 - Ad
  - 6 - B/W
  - 5:4 - As
  - 3:0 - Rdst

`XORX.A R9, R8`

<a id="figure-4-27"></a>

- Word x
  - 15:11 - 00011
  - 10:9 - 00
  - 8 - 0
  - 7 - 0
  - 6 - 0
  - 5:4 - 00
  - 3:0 - 0000
- Word x + 1
  - 15:12 - 1110 (XOR)
  - 11:8 - 1001
  - 7 - 0
  - 6 - 1
  - 5:4 - 0
  - 3:0 - 1000

- ZC - Use carry
- \# - repetition count in bits 3:0
- XORX instruction
- src - R9
- As - source reigister mode
- dst - R8
- Ad - destination register mode
- A/L / B/W - Address word

**Figure 4-27. Example for Extended Register or Register Instruction**

## Example 2 - Extended Immediate or Indexed Instruction

- Word x
  - 15:11 - 00011
  - 10:7 - Source 19:16
  - 6 - A/L
  - 5:4 - Rsvd
  - 3:0 - Destination 19:16
- Word x + 1
  - 15:12 - Opcode
  - 11:8 - Rsrc
  - 7 - Ad
  - 6 - B/W
  - 5:4 - As
  - 3:0 - Rdst
- Word x + 2
  - Source 15:0
- Word x + 3
  - Destination 15:0

`XORX.A #12345h, 45678h(R15)`

<a id="figure-4-28"></a>

- Word x
  - 15:11 - 00011
  - 10:7 - 0001
  - 6 - 1
  - 5:4 - 00
  - 3:0 - Destination 1000
- Word x + 1
  - 15:12 - 1110 (XOR)
  - 11:8 - 0
  - 7 - 1
  - 6 - 1
  - 5:4 - 11
  - 3:0 - 1111
- Word x + 2
  - Immediate operand LSBs 2345h
- Word x + 3
  - Index destination LSB 5678h

- XORX.A instruction
- src - 12345h
- As - Source immediate mode (Rsrc = R0/PC and As = 11)
- dst - 45678h(R15)
- Ad - Destination register mode (Rdst = R15 and Ad = 1)
- A/L / B/W - Address word

**Figure 4-28. Example for Extended Immediate or Indexed Instruction**
