

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sun Oct 27 20:25:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         7|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    597|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    143|
|Register         |        -|      -|     565|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     565|    740|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_258_p2         |     *    |      2|  0|  20|          16|          32|
    |tmp5_1_fu_266_p2       |     *    |      2|  0|  20|          16|          32|
    |tmp5_fu_262_p2         |     *    |      2|  0|  20|          16|          32|
    |next_mul3_fu_192_p2    |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_197_p2     |     +    |      0|  0|  39|          32|          32|
    |out_d_2_fu_207_p2      |     +    |      0|  0|  23|          16|           1|
    |out_h_2_fu_218_p2      |     +    |      0|  0|  23|          16|           1|
    |out_w_2_fu_275_p2      |     +    |      0|  0|  23|          16|           1|
    |tmp4_1_fu_252_p2       |     +    |      0|  0|  39|          32|           1|
    |tmp4_fu_246_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_102_0_1_fu_317_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_102_1_1_fu_348_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_88_fu_297_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_90_fu_307_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_95_1_fu_334_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_240_p2          |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_270_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_213_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_202_p2    |   icmp   |      0|  0|  13|          16|          16|
    |tmp_104_0_1_fu_328_p2  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_104_1_1_fu_358_p2  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_104_1_fu_342_p2    |   icmp   |      0|  0|  13|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 597|         512|         422|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |MaxPooling2D_1_array_d0  |  15|          3|   16|         48|
    |ap_NS_fsm                |  53|         12|    1|         12|
    |input_r_address0         |  15|          3|   11|         33|
    |input_r_address1         |  15|          3|   11|         33|
    |out_d_reg_114            |   9|          2|   16|         32|
    |out_h_reg_149            |   9|          2|   16|         32|
    |out_w_reg_160            |   9|          2|   16|         32|
    |phi_mul2_reg_137         |   9|          2|   32|         64|
    |phi_mul_reg_125          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 143|         31|  151|        350|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |MaxPooling2D_1_array_1_reg_469  |   9|   0|    9|          0|
    |ap_CS_fsm                       |  11|   0|   11|          0|
    |next_mul3_reg_400               |  32|   0|   32|          0|
    |next_mul_reg_405                |  32|   0|   32|          0|
    |out_d_2_reg_413                 |  16|   0|   16|          0|
    |out_d_reg_114                   |  16|   0|   16|          0|
    |out_h_2_reg_421                 |  16|   0|   16|          0|
    |out_h_reg_149                   |  16|   0|   16|          0|
    |out_w_2_reg_459                 |  16|   0|   16|          0|
    |out_w_reg_160                   |  16|   0|   16|          0|
    |phi_mul2_reg_137                |  32|   0|   32|          0|
    |phi_mul_reg_125                 |  32|   0|   32|          0|
    |reg_171                         |  16|   0|   16|          0|
    |tmp3_reg_441                    |  32|   0|   32|          0|
    |tmp4_1_reg_436                  |  32|   0|   32|          0|
    |tmp4_reg_431                    |  32|   0|   32|          0|
    |tmp5_1_reg_451                  |  32|   0|   32|          0|
    |tmp5_reg_446                    |  32|   0|   32|          0|
    |tmp_104_0_1_reg_484             |   1|   0|    1|          0|
    |tmp_81_reg_384                  |  16|   0|   32|         16|
    |tmp_82_reg_390                  |  16|   0|   32|         16|
    |tmp_83_reg_395                  |  16|   0|   32|         16|
    |tmp_90_cast_reg_464             |  16|   0|   32|         16|
    |tmp_95_1_reg_488                |  32|   0|   32|          0|
    |tmp_reg_426                     |  32|   0|   32|          0|
    |tmp_s_reg_379                   |  16|   0|   32|         16|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 565|   0|  645|         80|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  max_pooling2d_fix16 | return value |
|input_height                   |  in |   16|   ap_none  |     input_height     |    scalar    |
|input_width                    |  in |   16|   ap_none  |      input_width     |    scalar    |
|input_r_address0               | out |   11|  ap_memory |        input_r       |     array    |
|input_r_ce0                    | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0                     |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1               | out |   11|  ap_memory |        input_r       |     array    |
|input_r_ce1                    | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1                     |  in |   16|  ap_memory |        input_r       |     array    |
|output_depth                   |  in |   16|   ap_none  |     output_depth     |    scalar    |
|output_height                  |  in |   16|   ap_none  |     output_height    |    scalar    |
|output_width                   |  in |   16|   ap_none  |     output_width     |    scalar    |
|MaxPooling2D_1_array_address0  | out |    9|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_ce0       | out |    1|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_we0       | out |    1|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_d0        | out |   16|  ap_memory | MaxPooling2D_1_array |     array    |
|MaxPooling2D_1_array_q0        |  in |   16|  ap_memory | MaxPooling2D_1_array |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond2)
	3  / (exitcond2)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 12 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 13 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 14 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_height_read to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 17 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_81 = zext i16 %input_width_read to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 18 'zext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_82 = zext i16 %output_height_read to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 19 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_83 = zext i16 %output_width_read to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 20 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:13]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 22 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:22]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:22]   --->   Operation 24 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_82" [layers_c/max_pooling2d.cpp:22]   --->   Operation 25 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_s" [layers_c/max_pooling2d.cpp:22]   --->   Operation 26 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_d, %output_depth_read" [layers_c/max_pooling2d.cpp:13]   --->   Operation 27 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%out_d_2 = add i16 %out_d, 1" [layers_c/max_pooling2d.cpp:13]   --->   Operation 28 'add' 'out_d_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %4, label %.preheader6.preheader" [layers_c/max_pooling2d.cpp:13]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/max_pooling2d.cpp:14]   --->   Operation 30 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 31 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 32 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_h, %output_height_read" [layers_c/max_pooling2d.cpp:14]   --->   Operation 33 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.07ns)   --->   "%out_h_2 = add i16 %out_h, 1" [layers_c/max_pooling2d.cpp:14]   --->   Operation 34 'add' 'out_h_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader5.preheader" [layers_c/max_pooling2d.cpp:14]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_84 = zext i16 %out_h to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 36 'zext' 'tmp_84' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_85 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:22]   --->   Operation 37 'bitconcatenate' 'tmp_85' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i17 %tmp_85 to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 38 'zext' 'tmp_88_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_84, %phi_mul2" [layers_c/max_pooling2d.cpp:22]   --->   Operation 39 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%tmp4 = add i32 %phi_mul, %tmp_88_cast" [layers_c/max_pooling2d.cpp:22]   --->   Operation 40 'add' 'tmp4' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%tmp4_1 = add i32 %tmp4, 1" [layers_c/max_pooling2d.cpp:22]   --->   Operation 41 'add' 'tmp4_1' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 43 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_83, %tmp" [layers_c/max_pooling2d.cpp:22]   --->   Operation 43 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (8.51ns)   --->   "%tmp5 = mul i32 %tmp_81, %tmp4" [layers_c/max_pooling2d.cpp:22]   --->   Operation 44 'mul' 'tmp5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (8.51ns)   --->   "%tmp5_1 = mul i32 %tmp_81, %tmp4_1" [layers_c/max_pooling2d.cpp:22]   --->   Operation 45 'mul' 'tmp5_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/max_pooling2d.cpp:15]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.35>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_2, %._crit_edge.1.1 ], [ 0, %.preheader5.preheader ]"   --->   Operation 47 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_w, %output_width_read" [layers_c/max_pooling2d.cpp:15]   --->   Operation 48 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (2.07ns)   --->   "%out_w_2 = add i16 %out_w, 1" [layers_c/max_pooling2d.cpp:15]   --->   Operation 49 'add' 'out_w_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader6.loopexit, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:15]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_86 = zext i16 %out_w to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 51 'zext' 'tmp_86' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_87 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:22]   --->   Operation 52 'bitconcatenate' 'tmp_87' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i17 %tmp_87 to i32" [layers_c/max_pooling2d.cpp:22]   --->   Operation 53 'zext' 'tmp_90_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%tmp_88 = add i32 %tmp_86, %tmp3" [layers_c/max_pooling2d.cpp:22]   --->   Operation 54 'add' 'tmp_88' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_89 = sext i32 %tmp_88 to i64" [layers_c/max_pooling2d.cpp:22]   --->   Operation 55 'sext' 'tmp_89' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_array_1 = getelementptr [392 x i16]* @MaxPooling2D_1_array, i64 0, i64 %tmp_89" [layers_c/max_pooling2d.cpp:22]   --->   Operation 56 'getelementptr' 'MaxPooling2D_1_array_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.55ns)   --->   "%tmp_90 = add i32 %tmp_90_cast, %tmp5" [layers_c/max_pooling2d.cpp:22]   --->   Operation 57 'add' 'tmp_90' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_91 = sext i32 %tmp_90 to i64" [layers_c/max_pooling2d.cpp:22]   --->   Operation 58 'sext' 'tmp_91' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_91" [layers_c/max_pooling2d.cpp:22]   --->   Operation 59 'getelementptr' 'input_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:22]   --->   Operation 60 'load' 'input_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 61 [1/1] (2.55ns)   --->   "%tmp_102_0_1 = add i32 %tmp_90, 1" [layers_c/max_pooling2d.cpp:25]   --->   Operation 61 'add' 'tmp_102_0_1' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_103_0_1 = sext i32 %tmp_102_0_1 to i64" [layers_c/max_pooling2d.cpp:25]   --->   Operation 62 'sext' 'tmp_103_0_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%input_addr_61 = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_103_0_1" [layers_c/max_pooling2d.cpp:25]   --->   Operation 63 'getelementptr' 'input_addr_61' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%input_load_61 = load i16* %input_addr_61, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 64 'load' 'input_load_61' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 65 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:22]   --->   Operation 66 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:22]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%input_load_61 = load i16* %input_addr_61, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 68 'load' 'input_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 69 [1/1] (2.42ns)   --->   "%tmp_104_0_1 = icmp slt i16 %input_load, %input_load_61" [layers_c/max_pooling2d.cpp:25]   --->   Operation 69 'icmp' 'tmp_104_0_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_104_0_1, label %1, label %._crit_edge.0.1" [layers_c/max_pooling2d.cpp:25]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 71 [1/1] (3.25ns)   --->   "store i16 %input_load_61, i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:28]   --->   Operation 71 'store' <Predicate = (tmp_104_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.1" [layers_c/max_pooling2d.cpp:31]   --->   Operation 72 'br' <Predicate = (tmp_104_0_1)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.55ns)   --->   "%tmp_95_1 = add i32 %tmp5_1, %tmp_90_cast" [layers_c/max_pooling2d.cpp:22]   --->   Operation 73 'add' 'tmp_95_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 74 [2/2] (3.25ns)   --->   "%MaxPooling2D_1_array_2 = load i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 74 'load' 'MaxPooling2D_1_array_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_103_1 = sext i32 %tmp_95_1 to i64" [layers_c/max_pooling2d.cpp:25]   --->   Operation 75 'sext' 'tmp_103_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%input_addr_62 = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_103_1" [layers_c/max_pooling2d.cpp:25]   --->   Operation 76 'getelementptr' 'input_addr_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (3.25ns)   --->   "%input_load_62 = load i16* %input_addr_62, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 77 'load' 'input_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 78 [1/2] (3.25ns)   --->   "%MaxPooling2D_1_array_2 = load i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 78 'load' 'MaxPooling2D_1_array_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 79 [1/2] (3.25ns)   --->   "%input_load_62 = load i16* %input_addr_62, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 79 'load' 'input_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 80 [1/1] (2.42ns)   --->   "%tmp_104_1 = icmp slt i16 %MaxPooling2D_1_array_2, %input_load_62" [layers_c/max_pooling2d.cpp:25]   --->   Operation 80 'icmp' 'tmp_104_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_104_1, label %2, label %._crit_edge.1.0" [layers_c/max_pooling2d.cpp:25]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (3.25ns)   --->   "store i16 %input_load_62, i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:28]   --->   Operation 82 'store' <Predicate = (tmp_104_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge.1.0" [layers_c/max_pooling2d.cpp:31]   --->   Operation 83 'br' <Predicate = (tmp_104_1)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (2.55ns)   --->   "%tmp_102_1_1 = add i32 %tmp_95_1, 1" [layers_c/max_pooling2d.cpp:25]   --->   Operation 84 'add' 'tmp_102_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_103_1_1 = sext i32 %tmp_102_1_1 to i64" [layers_c/max_pooling2d.cpp:25]   --->   Operation 85 'sext' 'tmp_103_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr_63 = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_103_1_1" [layers_c/max_pooling2d.cpp:25]   --->   Operation 86 'getelementptr' 'input_addr_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [2/2] (3.25ns)   --->   "%input_load_63 = load i16* %input_addr_63, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 87 'load' 'input_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 88 [2/2] (3.25ns)   --->   "%MaxPooling2D_1_array_3 = load i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 88 'load' 'MaxPooling2D_1_array_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 89 [1/2] (3.25ns)   --->   "%input_load_63 = load i16* %input_addr_63, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 89 'load' 'input_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 11 <SV = 10> <Delay = 5.68>
ST_11 : Operation 90 [1/2] (3.25ns)   --->   "%MaxPooling2D_1_array_3 = load i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:25]   --->   Operation 90 'load' 'MaxPooling2D_1_array_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_11 : Operation 91 [1/1] (2.42ns)   --->   "%tmp_104_1_1 = icmp slt i16 %MaxPooling2D_1_array_3, %input_load_63" [layers_c/max_pooling2d.cpp:25]   --->   Operation 91 'icmp' 'tmp_104_1_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_104_1_1, label %3, label %._crit_edge.1.1" [layers_c/max_pooling2d.cpp:25]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (3.25ns)   --->   "store i16 %input_load_63, i16* %MaxPooling2D_1_array_1, align 2" [layers_c/max_pooling2d.cpp:28]   --->   Operation 93 'store' <Predicate = (tmp_104_1_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br label %._crit_edge.1.1" [layers_c/max_pooling2d.cpp:31]   --->   Operation 94 'br' <Predicate = (tmp_104_1_1)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader5" [layers_c/max_pooling2d.cpp:15]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read      (read          ) [ 001111111111]
output_height_read     (read          ) [ 001111111111]
output_depth_read      (read          ) [ 001111111111]
input_width_read       (read          ) [ 000000000000]
input_height_read      (read          ) [ 000000000000]
tmp_s                  (zext          ) [ 001111111111]
tmp_81                 (zext          ) [ 001111111111]
tmp_82                 (zext          ) [ 001111111111]
tmp_83                 (zext          ) [ 001111111111]
StgValue_21            (br            ) [ 011111111111]
out_d                  (phi           ) [ 001000000000]
phi_mul                (phi           ) [ 001111111111]
phi_mul2               (phi           ) [ 001111111111]
next_mul3              (add           ) [ 011111111111]
next_mul               (add           ) [ 011111111111]
exitcond4              (icmp          ) [ 001111111111]
out_d_2                (add           ) [ 011111111111]
StgValue_29            (br            ) [ 000000000000]
StgValue_30            (br            ) [ 001111111111]
StgValue_31            (ret           ) [ 000000000000]
out_h                  (phi           ) [ 000100000000]
exitcond3              (icmp          ) [ 001111111111]
out_h_2                (add           ) [ 001111111111]
StgValue_35            (br            ) [ 000000000000]
tmp_84                 (zext          ) [ 000000000000]
tmp_85                 (bitconcatenate) [ 000000000000]
tmp_88_cast            (zext          ) [ 000000000000]
tmp                    (add           ) [ 000010000000]
tmp4                   (add           ) [ 000010000000]
tmp4_1                 (add           ) [ 000010000000]
StgValue_42            (br            ) [ 011111111111]
tmp3                   (mul           ) [ 000001111111]
tmp5                   (mul           ) [ 000001111111]
tmp5_1                 (mul           ) [ 000001111111]
StgValue_46            (br            ) [ 001111111111]
out_w                  (phi           ) [ 000001000000]
exitcond2              (icmp          ) [ 001111111111]
out_w_2                (add           ) [ 001111111111]
StgValue_50            (br            ) [ 000000000000]
tmp_86                 (zext          ) [ 000000000000]
tmp_87                 (bitconcatenate) [ 000000000000]
tmp_90_cast            (zext          ) [ 000000110000]
tmp_88                 (add           ) [ 000000000000]
tmp_89                 (sext          ) [ 000000000000]
MaxPooling2D_1_array_1 (getelementptr ) [ 000000111111]
tmp_90                 (add           ) [ 000000000000]
tmp_91                 (sext          ) [ 000000000000]
input_addr             (getelementptr ) [ 000000100000]
tmp_102_0_1            (add           ) [ 000000000000]
tmp_103_0_1            (sext          ) [ 000000000000]
input_addr_61          (getelementptr ) [ 000000100000]
StgValue_65            (br            ) [ 001111111111]
input_load             (load          ) [ 000000000000]
StgValue_67            (store         ) [ 000000000000]
input_load_61          (load          ) [ 000000010000]
tmp_104_0_1            (icmp          ) [ 000000010000]
StgValue_70            (br            ) [ 000000000000]
StgValue_71            (store         ) [ 000000000000]
StgValue_72            (br            ) [ 000000000000]
tmp_95_1               (add           ) [ 000000001100]
tmp_103_1              (sext          ) [ 000000000000]
input_addr_62          (getelementptr ) [ 000000000100]
MaxPooling2D_1_array_2 (load          ) [ 000000000000]
input_load_62          (load          ) [ 000000000000]
tmp_104_1              (icmp          ) [ 001111111111]
StgValue_81            (br            ) [ 000000000000]
StgValue_82            (store         ) [ 000000000000]
StgValue_83            (br            ) [ 000000000000]
tmp_102_1_1            (add           ) [ 000000000000]
tmp_103_1_1            (sext          ) [ 000000000000]
input_addr_63          (getelementptr ) [ 000000000010]
input_load_63          (load          ) [ 000000000001]
MaxPooling2D_1_array_3 (load          ) [ 000000000000]
tmp_104_1_1            (icmp          ) [ 001111111111]
StgValue_92            (br            ) [ 000000000000]
StgValue_93            (store         ) [ 000000000000]
StgValue_94            (br            ) [ 000000000000]
StgValue_95            (br            ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MaxPooling2D_1_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="output_width_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="output_height_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="output_depth_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="input_width_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="input_height_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="MaxPooling2D_1_array_1_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MaxPooling2D_1_array_1/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="input_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="0"/>
<pin id="90" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 input_load_61/5 input_load_62/8 input_load_63/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_addr_61_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_61/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="1"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_67/6 StgValue_71/7 MaxPooling2D_1_array_2/8 StgValue_82/9 MaxPooling2D_1_array_3/10 StgValue_93/11 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_addr_62_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_62/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_addr_63_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_63/9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="out_d_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_d_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="phi_mul_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="phi_mul2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="phi_mul2_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="out_h_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="out_h_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="out_w_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="out_w_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_61 input_load_63 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_81_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_82_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_83_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="next_mul3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="next_mul_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="1"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="out_d_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="exitcond3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="out_h_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_84_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_85_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="17" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_88_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_cast/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="17" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp4_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="3"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="3"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp5_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="3"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_1/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="exitcond2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="4"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="out_w_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_86_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_87_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="17" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_87/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_90_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90_cast/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_88_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_89_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_89/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_90_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="17" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_90/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_91_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_102_0_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_102_0_1/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_103_0_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_103_0_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_104_0_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_104_0_1/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_95_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="3"/>
<pin id="336" dir="0" index="1" bw="17" slack="2"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95_1/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_103_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_103_1/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_104_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_104_1/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_102_1_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_102_1_1/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_103_1_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_103_1_1/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_104_1_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="1"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_104_1_1/11 "/>
</bind>
</comp>

<comp id="364" class="1005" name="output_width_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="4"/>
<pin id="366" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="output_height_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="2"/>
<pin id="371" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="output_depth_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_s_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_81_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="3"/>
<pin id="386" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_82_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_83_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="3"/>
<pin id="397" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="400" class="1005" name="next_mul3_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="next_mul_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="413" class="1005" name="out_d_2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="out_h_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp4_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp4_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp3_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp5_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp5_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="3"/>
<pin id="453" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="out_w_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_90_cast_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_90_cast "/>
</bind>
</comp>

<comp id="469" class="1005" name="MaxPooling2D_1_array_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="1"/>
<pin id="471" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_array_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="input_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="1"/>
<pin id="476" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="input_addr_61_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="11" slack="1"/>
<pin id="481" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_61 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_104_0_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_104_0_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_95_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="input_addr_62_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="1"/>
<pin id="496" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_62 "/>
</bind>
</comp>

<comp id="502" class="1005" name="input_addr_63_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="1"/>
<pin id="504" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="97"><net_src comp="74" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="74" pin="7"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="179"><net_src comp="54" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="48" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="36" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="30" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="141" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="129" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="118" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="118" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="153" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="153" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="153" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="153" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="224" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="137" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="125" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="236" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="274"><net_src comp="164" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="164" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="164" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="164" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="311"><net_src comp="293" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="321"><net_src comp="307" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="332"><net_src comp="74" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="74" pin="7"/><net_sink comp="328" pin=1"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="346"><net_src comp="92" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="74" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="362"><net_src comp="92" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="171" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="30" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="372"><net_src comp="36" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="377"><net_src comp="42" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="382"><net_src comp="176" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="387"><net_src comp="180" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="393"><net_src comp="184" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="398"><net_src comp="188" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="403"><net_src comp="192" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="408"><net_src comp="197" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="416"><net_src comp="207" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="424"><net_src comp="218" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="429"><net_src comp="240" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="434"><net_src comp="246" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="439"><net_src comp="252" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="444"><net_src comp="258" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="449"><net_src comp="262" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="454"><net_src comp="266" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="462"><net_src comp="275" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="467"><net_src comp="293" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="472"><net_src comp="60" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="477"><net_src comp="67" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="482"><net_src comp="80" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="487"><net_src comp="328" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="334" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="497"><net_src comp="98" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="505"><net_src comp="106" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: MaxPooling2D_1_array | {6 7 9 11 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {5 6 8 9 10 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
	Port: max_pooling2d_fix16 : MaxPooling2D_1_array | {8 9 10 11 }
  - Chain level:
	State 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond4 : 1
		out_d_2 : 1
		StgValue_29 : 2
	State 3
		exitcond3 : 1
		out_h_2 : 1
		StgValue_35 : 2
		tmp_84 : 1
		tmp_85 : 1
		tmp_88_cast : 2
		tmp : 2
		tmp4 : 3
		tmp4_1 : 4
	State 4
	State 5
		exitcond2 : 1
		out_w_2 : 1
		StgValue_50 : 2
		tmp_86 : 1
		tmp_87 : 1
		tmp_90_cast : 2
		tmp_88 : 2
		tmp_89 : 3
		MaxPooling2D_1_array_1 : 4
		tmp_90 : 3
		tmp_91 : 4
		input_addr : 5
		input_load : 6
		tmp_102_0_1 : 4
		tmp_103_0_1 : 5
		input_addr_61 : 6
		input_load_61 : 7
	State 6
		StgValue_67 : 1
		tmp_104_0_1 : 1
		StgValue_70 : 2
	State 7
	State 8
		input_addr_62 : 1
		input_load_62 : 2
	State 9
		tmp_104_1 : 1
		StgValue_81 : 2
		StgValue_82 : 1
		tmp_103_1_1 : 1
		input_addr_63 : 2
		input_load_63 : 3
	State 10
	State 11
		tmp_104_1_1 : 1
		StgValue_92 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_192       |    0    |    0    |    39   |
|          |        next_mul_fu_197        |    0    |    0    |    39   |
|          |         out_d_2_fu_207        |    0    |    0    |    23   |
|          |         out_h_2_fu_218        |    0    |    0    |    23   |
|          |           tmp_fu_240          |    0    |    0    |    39   |
|          |          tmp4_fu_246          |    0    |    0    |    39   |
|    add   |         tmp4_1_fu_252         |    0    |    0    |    39   |
|          |         out_w_2_fu_275        |    0    |    0    |    23   |
|          |         tmp_88_fu_297         |    0    |    0    |    39   |
|          |         tmp_90_fu_307         |    0    |    0    |    39   |
|          |       tmp_102_0_1_fu_317      |    0    |    0    |    39   |
|          |        tmp_95_1_fu_334        |    0    |    0    |    39   |
|          |       tmp_102_1_1_fu_348      |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_202       |    0    |    0    |    13   |
|          |        exitcond3_fu_213       |    0    |    0    |    13   |
|   icmp   |        exitcond2_fu_270       |    0    |    0    |    13   |
|          |       tmp_104_0_1_fu_328      |    0    |    0    |    13   |
|          |        tmp_104_1_fu_342       |    0    |    0    |    13   |
|          |       tmp_104_1_1_fu_358      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp3_fu_258          |    2    |    0    |    20   |
|    mul   |          tmp5_fu_262          |    2    |    0    |    20   |
|          |         tmp5_1_fu_266         |    2    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_30 |    0    |    0    |    0    |
|          | output_height_read_read_fu_36 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_42 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_48  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_54 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_176         |    0    |    0    |    0    |
|          |         tmp_81_fu_180         |    0    |    0    |    0    |
|          |         tmp_82_fu_184         |    0    |    0    |    0    |
|   zext   |         tmp_83_fu_188         |    0    |    0    |    0    |
|          |         tmp_84_fu_224         |    0    |    0    |    0    |
|          |       tmp_88_cast_fu_236      |    0    |    0    |    0    |
|          |         tmp_86_fu_281         |    0    |    0    |    0    |
|          |       tmp_90_cast_fu_293      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_85_fu_228         |    0    |    0    |    0    |
|          |         tmp_87_fu_285         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_89_fu_302         |    0    |    0    |    0    |
|          |         tmp_91_fu_312         |    0    |    0    |    0    |
|   sext   |       tmp_103_0_1_fu_323      |    0    |    0    |    0    |
|          |        tmp_103_1_fu_338       |    0    |    0    |    0    |
|          |       tmp_103_1_1_fu_353      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |    0    |   597   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|MaxPooling2D_1_array_1_reg_469|    9   |
|     input_addr_61_reg_479    |   11   |
|     input_addr_62_reg_494    |   11   |
|     input_addr_63_reg_502    |   11   |
|      input_addr_reg_474      |   11   |
|       next_mul3_reg_400      |   32   |
|       next_mul_reg_405       |   32   |
|        out_d_2_reg_413       |   16   |
|         out_d_reg_114        |   16   |
|        out_h_2_reg_421       |   16   |
|         out_h_reg_149        |   16   |
|        out_w_2_reg_459       |   16   |
|         out_w_reg_160        |   16   |
|   output_depth_read_reg_374  |   16   |
|  output_height_read_reg_369  |   16   |
|   output_width_read_reg_364  |   16   |
|       phi_mul2_reg_137       |   32   |
|        phi_mul_reg_125       |   32   |
|            reg_171           |   16   |
|         tmp3_reg_441         |   32   |
|        tmp4_1_reg_436        |   32   |
|         tmp4_reg_431         |   32   |
|        tmp5_1_reg_451        |   32   |
|         tmp5_reg_446         |   32   |
|      tmp_104_0_1_reg_484     |    1   |
|        tmp_81_reg_384        |   32   |
|        tmp_82_reg_390        |   32   |
|        tmp_83_reg_395        |   32   |
|      tmp_90_cast_reg_464     |   32   |
|       tmp_95_1_reg_488       |   32   |
|          tmp_reg_426         |   32   |
|         tmp_s_reg_379        |   32   |
+------------------------------+--------+
|             Total            |   726  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_74 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_92 |  p1  |   2  |  16  |   32   ||    9    |
|  phi_mul_reg_125 |  p0  |   2  |  32  |   64   ||    9    |
| phi_mul2_reg_137 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   204  ||  9.028  ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   597  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   69   |
|  Register |    -   |    -   |   726  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    9   |   726  |   666  |
+-----------+--------+--------+--------+--------+
