#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024926fcbdb0 .scope module, "odd_parity_generator_tb" "odd_parity_generator_tb" 2 2;
 .timescale 0 0;
v0000024926e91d90_0 .var "in", 3 0;
v0000024926e91a70_0 .net "p", 0 0, L_0000024926e474f0;  1 drivers
S_0000024926e34610 .scope module, "uut" "odd_parity_generator" 2 5, 3 1 0, S_0000024926fcbdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "p";
L_0000024926e47100 .functor XOR 1, L_0000024926e91f70, L_0000024926e917f0, C4<0>, C4<0>;
L_0000024926e472c0 .functor XOR 1, L_0000024926e47100, L_0000024926e91b10, C4<0>, C4<0>;
L_0000024926e471e0 .functor XOR 1, L_0000024926e472c0, L_0000024926e919d0, C4<0>, C4<0>;
L_0000024926e474f0 .functor NOT 1, L_0000024926e471e0, C4<0>, C4<0>, C4<0>;
v0000024926e347a0_0 .net *"_ivl_1", 0 0, L_0000024926e91f70;  1 drivers
v0000024926e34840_0 .net *"_ivl_11", 0 0, L_0000024926e919d0;  1 drivers
v0000024926e444d0_0 .net *"_ivl_12", 0 0, L_0000024926e471e0;  1 drivers
v0000024926e44570_0 .net *"_ivl_3", 0 0, L_0000024926e917f0;  1 drivers
v0000024926fc6a80_0 .net *"_ivl_4", 0 0, L_0000024926e47100;  1 drivers
v0000024926fc6b20_0 .net *"_ivl_7", 0 0, L_0000024926e91b10;  1 drivers
v0000024926fc6bc0_0 .net *"_ivl_8", 0 0, L_0000024926e472c0;  1 drivers
v0000024926fc6c60_0 .net "in", 3 0, v0000024926e91d90_0;  1 drivers
v0000024926e91250_0 .net "p", 0 0, L_0000024926e474f0;  alias, 1 drivers
L_0000024926e91f70 .part v0000024926e91d90_0, 3, 1;
L_0000024926e917f0 .part v0000024926e91d90_0, 2, 1;
L_0000024926e91b10 .part v0000024926e91d90_0, 1, 1;
L_0000024926e919d0 .part v0000024926e91d90_0, 0, 1;
    .scope S_0000024926fcbdb0;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "odd_parity_generator.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024926fcbdb0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024926e91d90_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "odd_parity_generator_tb.v";
    "./odd_parity_generator.v";
