#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 26 19:06:43 2025
# Process ID         : 14160
# Current directory  : C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.runs/synth_1
# Command line       : vivado.exe -log top_pipeline_with_grayscale.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_pipeline_with_grayscale.tcl
# Log file           : C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.runs/synth_1/top_pipeline_with_grayscale.vds
# Journal file       : C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.runs/synth_1\vivado.jou
# Running On         : BOOK-JBCPDRK7D5
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16854 MB
# Swap memory        : 45149 MB
# Total Virtual      : 62004 MB
# Available Virtual  : 35400 MB
#-----------------------------------------------------------
source top_pipeline_with_grayscale.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 481.715 ; gain = 207.164
Command: read_checkpoint -auto_incremental -incremental C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_pipeline_with_grayscale -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.770 ; gain = 494.773
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'core_dividers' is used before its declaration [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:50]
WARNING: [Synth 8-6901] identifier 'core_dividers' is used before its declaration [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:51]
WARNING: [Synth 8-6901] identifier 'core_dividers' is used before its declaration [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:52]
WARNING: [Synth 8-6901] identifier 'core_dividers' is used before its declaration [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:53]
INFO: [Synth 8-11241] undeclared symbol 'fifo1_load_bucket', assumed default net type 'wire' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:67]
INFO: [Synth 8-11241] undeclared symbol 'fifo2_load_bucket', assumed default net type 'wire' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:68]
INFO: [Synth 8-11241] undeclared symbol 'fifo3_load_bucket', assumed default net type 'wire' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:69]
INFO: [Synth 8-11241] undeclared symbol 'core0_divider', assumed default net type 'wire' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:70]
INFO: [Synth 8-11241] undeclared symbol 'core1_divider', assumed default net type 'wire' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:71]
INFO: [Synth 8-11241] undeclared symbol 'core2_divider', assumed default net type 'wire' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:72]
INFO: [Synth 8-11241] undeclared symbol 'core3_divider', assumed default net type 'wire' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:73]
WARNING: [Synth 8-8895] 'core0_divider' is already implicitly declared on line 70 [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:92]
WARNING: [Synth 8-8895] 'core1_divider' is already implicitly declared on line 71 [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:92]
WARNING: [Synth 8-8895] 'core2_divider' is already implicitly declared on line 72 [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:92]
WARNING: [Synth 8-8895] 'core3_divider' is already implicitly declared on line 73 [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:92]
WARNING: [Synth 8-8895] 'fifo1_load_bucket' is already implicitly declared on line 67 [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:253]
WARNING: [Synth 8-8895] 'fifo2_load_bucket' is already implicitly declared on line 68 [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:362]
WARNING: [Synth 8-8895] 'fifo3_load_bucket' is already implicitly declared on line 69 [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:522]
WARNING: [Synth 8-6901] identifier 'image_processing_done' is used before its declaration [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:176]
INFO: [Synth 8-6157] synthesizing module 'top_pipeline_with_grayscale' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:8]
INFO: [Synth 8-6157] synthesizing module 'rl_q_learning_agent' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rl_q_learning_agent.v:7]
	Parameter NUM_CORES bound to: 4 - type: integer 
	Parameter UPDATE_INTERVAL bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rl_q_learning_agent' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rl_q_learning_agent.v:7]
INFO: [Synth 8-6157] synthesizing module 'clock_agent' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:7]
	Parameter NUM_CORES bound to: 4 - type: integer 
	Parameter UPDATE_INTERVAL bound to: 100 - type: integer 
	Parameter MAX_DIV_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_agent' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:7]
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rx' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'performance_logger' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/performance_logger.v:6]
	Parameter LOG_INTERVAL bound to: 100 - type: integer 
	Parameter MAX_LOG_ENTRIES bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/performance_logger.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/performance_logger.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/performance_logger.v:231]
INFO: [Synth 8-6155] done synthesizing module 'performance_logger' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/performance_logger.v:6]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/tx.v:3]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'bram_fifo' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram_fifo.v:2]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_11' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram11.v:4]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_11' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram11.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_fifo' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram_fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'pixel_assembler' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/pixel_assembler.v:2]
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_assembler' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/pixel_assembler.v:2]
INFO: [Synth 8-6157] synthesizing module 'resizer_core' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/resizer_core.v:6]
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
	Parameter OUT_HEIGHT bound to: 64 - type: integer 
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resizer_core' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/resizer_core.v:6]
INFO: [Synth 8-6157] synthesizing module 'pixel_splitter' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/pixel_splitter.v:2]
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/pixel_splitter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pixel_splitter' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/pixel_splitter.v:2]
INFO: [Synth 8-6157] synthesizing module 'grayscale_core' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/grayscale_core.v:3]
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'grayscale_core' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/grayscale_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'difference_amplifier' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/difference_amplifier.v:7]
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
	Parameter GAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'difference_amplifier' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/difference_amplifier.v:7]
INFO: [Synth 8-6157] synthesizing module 'box_blur_1d' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/box_blur_1d.v:7]
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'box_blur_1d' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/box_blur_1d.v:7]
INFO: [Synth 8-6157] synthesizing module 'bram_fifo__parameterized0' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram_fifo.v:2]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_11__parameterized0' [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram11.v:4]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_11__parameterized0' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram11.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_fifo__parameterized0' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/bram_fifo.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_pipeline_with_grayscale' (0#1) [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:8]
WARNING: [Synth 8-6014] Unused sequential element prev_q_value_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rl_q_learning_agent.v:122]
WARNING: [Synth 8-6014] Unused sequential element td_error_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rl_q_learning_agent.v:185]
WARNING: [Synth 8-6014] Unused sequential element update_delta_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rl_q_learning_agent.v:187]
WARNING: [Synth 8-6014] Unused sequential element q_table_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element explore_flag_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/rl_q_learning_agent.v:208]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:86]
WARNING: [Synth 8-6014] Unused sequential element interval_counter_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:87]
WARNING: [Synth 8-6014] Unused sequential element core_active_cycles_reg[0] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:97]
WARNING: [Synth 8-6014] Unused sequential element core_active_cycles_reg[1] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:97]
WARNING: [Synth 8-6014] Unused sequential element core_active_cycles_reg[2] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:97]
WARNING: [Synth 8-6014] Unused sequential element core_active_cycles_reg[3] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:97]
WARNING: [Synth 8-6014] Unused sequential element core_idle_cycles_reg[0] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:98]
WARNING: [Synth 8-6014] Unused sequential element core_idle_cycles_reg[1] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:98]
WARNING: [Synth 8-6014] Unused sequential element core_idle_cycles_reg[2] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:98]
WARNING: [Synth 8-6014] Unused sequential element core_idle_cycles_reg[3] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:98]
WARNING: [Synth 8-6014] Unused sequential element new_dividers_reg[0] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:99]
WARNING: [Synth 8-6014] Unused sequential element new_dividers_reg[1] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:99]
WARNING: [Synth 8-6014] Unused sequential element new_dividers_reg[2] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:99]
WARNING: [Synth 8-6014] Unused sequential element new_dividers_reg[3] was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/clock_agent.v:99]
WARNING: [Synth 8-6014] Unused sequential element b2_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/pixel_assembler.v:26]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/difference_amplifier.v:35]
WARNING: [Synth 8-6014] Unused sequential element amplified_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/difference_amplifier.v:36]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/difference_amplifier.v:37]
WARNING: [Synth 8-6014] Unused sequential element prev_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/box_blur_1d.v:40]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/box_blur_1d.v:45]
WARNING: [Synth 8-6014] Unused sequential element image_tx_complete_reg was removed.  [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:571]
WARNING: [Synth 8-3848] Net fifo2_wr_ready in module/entity top_pipeline_with_grayscale does not have driver. [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/sources_1/new/top_pipeline_with_grayscale.v:361]
WARNING: [Synth 8-7129] Port core_busy[3] in module clock_agent is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_busy[2] in module clock_agent is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_busy[1] in module clock_agent is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_busy[0] in module clock_agent is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.656 ; gain = 707.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.656 ; gain = 707.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.656 ; gain = 707.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1426.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/constrs_1/new/jA1_ld0.xdc]
Finished Parsing XDC File [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/constrs_1/new/jA1_ld0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.srcs/constrs_1/new/jA1_ld0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_pipeline_with_grayscale_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_pipeline_with_grayscale_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1487.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1487.250 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.250 ; gain = 768.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.250 ; gain = 768.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.250 ; gain = 768.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rl_state_reg' in module 'rl_q_learning_agent'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'performance_logger'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pixel_assembler'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pixel_splitter'
INFO: [Synth 8-802] inferred FSM for state register 'startup_state_reg' in module 'box_blur_1d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
           STATE_OBSERVE |                              001 |                              001
            STATE_REWARD |                              010 |                              100
            STATE_UPDATE |                              011 |                              101
            STATE_SELECT |                              100 |                              010
           STATE_EXECUTE |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rl_state_reg' using encoding 'sequential' in module 'rl_q_learning_agent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               START_BIT |                               01 |                               01
               DATA_BITS |                               10 |                               10
                STOP_BIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
           STATE_LOGGING |                              001 |                              001
         STATE_TX_HEADER |                              010 |                              010
           STATE_TX_DATA |                              011 |                              011
         STATE_TX_FOOTER |                              100 |                              100
              STATE_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'performance_logger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
                 iSTATE4 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pixel_assembler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pixel_splitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'startup_state_reg' using encoding 'one-hot' in module 'box_blur_1d'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1487.250 ; gain = 768.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 4     
	  14 Input     14 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 2     
	  13 Input     13 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 513   
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 6     
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 39    
+---RAMs : 
	              64K Bit	(8192 X 8 bit)          RAMs := 2     
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
	               8K Bit	(512 X 16 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   23 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 12    
	   6 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   6 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 37    
	   7 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 58    
	   7 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 535   
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1525.781 ; gain = 806.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_pipeline_with_grayscale | fifo1/bram_inst/mem_reg | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|top_pipeline_with_grayscale | fifo2/bram_inst/mem_reg | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|top_pipeline_with_grayscale | fifo3/bram_inst/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------+--------------------------------+-----------+----------------------+--------------+
|Module Name                 | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------+--------------------------------+-----------+----------------------+--------------+
|top_pipeline_with_grayscale | rl_agent_inst/action_table_reg | Implied   | 512 x 16             | RAM64M x 48  | 
+----------------------------+--------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1625.859 ; gain = 906.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1647.551 ; gain = 928.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_pipeline_with_grayscale | fifo1/bram_inst/mem_reg | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|top_pipeline_with_grayscale | fifo2/bram_inst/mem_reg | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|top_pipeline_with_grayscale | fifo3/bram_inst/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------------+--------------------------------+-----------+----------------------+--------------+
|Module Name                 | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------+--------------------------------+-----------+----------------------+--------------+
|top_pipeline_with_grayscale | rl_agent_inst/action_table_reg | Implied   | 512 x 16             | RAM64M x 48  | 
+----------------------------+--------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance fifo1/bram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fifo1/bram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fifo2/bram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fifo2/bram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.633 ; gain = 955.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1858.852 ; gain = 1139.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1858.852 ; gain = 1139.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1858.852 ; gain = 1139.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1858.852 ; gain = 1139.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1867.531 ; gain = 1148.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1867.531 ; gain = 1148.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   176|
|3     |LUT1     |   178|
|4     |LUT2     |   266|
|5     |LUT3     |   122|
|6     |LUT4     |   223|
|7     |LUT5     |   552|
|8     |LUT6     |  3233|
|9     |MUXF7    |  1433|
|10    |MUXF8    |   672|
|11    |RAM64M   |    24|
|12    |RAMB36E1 |     5|
|14    |FDCE     |   597|
|15    |FDPE     |    15|
|16    |FDRE     | 11379|
|17    |FDSE     |     4|
|18    |IBUF     |     4|
|19    |OBUF     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1867.531 ; gain = 1148.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1867.531 ; gain = 1087.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1867.531 ; gain = 1148.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1876.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_pipeline_with_grayscale' is not ideal for floorplanning, since the cellview 'performance_logger' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1880.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

Synth Design complete | Checksum: fce4a033
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.293 ; gain = 1391.422
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1880.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/iamri/Documents/Subham_UART/uartblock_purePL/uartblock_purePL.runs/synth_1/top_pipeline_with_grayscale.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_pipeline_with_grayscale_utilization_synth.rpt -pb top_pipeline_with_grayscale_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 19:07:56 2025...
