// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_0_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_0_x09_dout,
        fifo_B_B_IO_L2_in_0_x09_empty_n,
        fifo_B_B_IO_L2_in_0_x09_read,
        fifo_B_B_IO_L2_in_1_x010_din,
        fifo_B_B_IO_L2_in_1_x010_full_n,
        fifo_B_B_IO_L2_in_1_x010_write,
        fifo_B_PE_0_0_x061_din,
        fifo_B_PE_0_0_x061_full_n,
        fifo_B_PE_0_0_x061_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_B_IO_L2_in_0_x09_dout;
input   fifo_B_B_IO_L2_in_0_x09_empty_n;
output   fifo_B_B_IO_L2_in_0_x09_read;
output  [255:0] fifo_B_B_IO_L2_in_1_x010_din;
input   fifo_B_B_IO_L2_in_1_x010_full_n;
output   fifo_B_B_IO_L2_in_1_x010_write;
output  [31:0] fifo_B_PE_0_0_x061_din;
input   fifo_B_PE_0_0_x061_full_n;
output   fifo_B_PE_0_0_x061_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_0_x09_read;
reg fifo_B_B_IO_L2_in_1_x010_write;
reg[31:0] fifo_B_PE_0_0_x061_din;
reg fifo_B_PE_0_0_x061_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_0_x09_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] icmp_ln1115_reg_1568;
wire   [0:0] icmp_ln890_1969_fu_784_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state15;
reg   [0:0] icmp_ln1183_reg_1675;
wire   [0:0] icmp_ln890_1966_fu_1040_p2;
wire    ap_CS_fsm_state16;
reg    fifo_B_B_IO_L2_in_1_x010_blk_n;
reg    fifo_B_PE_0_0_x061_blk_n;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln878_131_fu_876_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln878_130_fu_1092_p2;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln878_fu_1269_p2;
wire   [255:0] local_B_ping_V_0_q0;
reg   [255:0] reg_678;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state23;
wire   [2:0] add_ln691_fu_684_p2;
reg   [2:0] add_ln691_reg_1479;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_2289_fu_696_p2;
reg   [2:0] add_ln691_2289_reg_1535;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i611_cast_fu_716_p2;
reg   [5:0] add_i_i611_cast_reg_1543;
wire   [0:0] icmp_ln890_1961_fu_702_p2;
wire   [7:0] c2_V_194_fu_722_p2;
reg   [7:0] c2_V_194_reg_1549;
wire    ap_CS_fsm_state4;
wire   [3:0] c3_104_fu_740_p2;
reg   [3:0] c3_104_reg_1560;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln1115_fu_755_p2;
wire   [0:0] icmp_ln1110_fu_734_p2;
wire   [0:0] icmp_ln886_28_fu_750_p2;
wire   [1:0] add_ln691_2297_fu_761_p2;
reg   [1:0] add_ln691_2297_reg_1572;
reg    ap_predicate_op122_read_state6;
reg    ap_block_state6;
wire   [1:0] add_ln691_2296_fu_773_p2;
wire   [1:0] add_ln691_2300_fu_790_p2;
reg   [1:0] add_ln691_2300_reg_1588;
wire    ap_CS_fsm_state8;
reg   [0:0] arb_32_reg_396;
reg   [0:0] intra_trans_en_48_reg_383;
wire   [0:0] icmp_ln890_1968_fu_801_p2;
wire   [1:0] add_ln691_2299_fu_807_p2;
reg   [1:0] add_ln691_2299_reg_1601;
wire   [0:0] icmp_ln890_1965_fu_818_p2;
wire   [0:0] arb_fu_824_p2;
wire   [5:0] add_ln691_2302_fu_830_p2;
reg   [5:0] add_ln691_2302_reg_1619;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln691_2304_fu_842_p2;
reg   [3:0] add_ln691_2304_reg_1627;
wire    ap_CS_fsm_state11;
wire   [2:0] empty_fu_854_p1;
reg   [2:0] empty_reg_1635;
wire   [0:0] icmp_ln890_1974_fu_848_p2;
wire   [4:0] add_ln691_2307_fu_858_p2;
reg   [4:0] add_ln691_2307_reg_1640;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln691_2308_fu_870_p2;
reg    ap_block_state13;
wire   [255:0] zext_ln1497_128_fu_940_p1;
wire   [3:0] c3_103_fu_996_p2;
reg   [3:0] c3_103_reg_1667;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln1183_fu_1011_p2;
wire   [0:0] icmp_ln1178_fu_990_p2;
wire   [0:0] icmp_ln886_fu_1006_p2;
wire   [1:0] add_ln691_2295_fu_1017_p2;
reg   [1:0] add_ln691_2295_reg_1679;
reg    ap_predicate_op248_read_state15;
reg    ap_block_state15;
wire   [1:0] add_ln691_2294_fu_1029_p2;
wire   [255:0] local_B_pong_V_0_q0;
reg   [255:0] in_data_V_251_reg_1695;
wire    ap_CS_fsm_state17;
wire   [5:0] add_ln691_2301_fu_1046_p2;
reg   [5:0] add_ln691_2301_reg_1700;
wire    ap_CS_fsm_state18;
wire   [3:0] add_ln691_2303_fu_1058_p2;
reg   [3:0] add_ln691_2303_reg_1708;
wire    ap_CS_fsm_state19;
wire   [2:0] empty_3682_fu_1070_p1;
reg   [2:0] empty_3682_reg_1716;
wire   [0:0] icmp_ln890_1973_fu_1064_p2;
wire   [4:0] add_ln691_2305_fu_1074_p2;
reg   [4:0] add_ln691_2305_reg_1721;
wire    ap_CS_fsm_state20;
wire   [3:0] add_ln691_2306_fu_1086_p2;
reg    ap_block_state21;
wire   [255:0] zext_ln1497_127_fu_1156_p1;
wire   [1:0] add_ln691_2288_fu_1206_p2;
reg   [1:0] add_ln691_2288_reg_1745;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln890_1960_fu_1217_p2;
wire   [5:0] add_ln691_2290_fu_1223_p2;
reg   [5:0] add_ln691_2290_reg_1758;
wire    ap_CS_fsm_state24;
wire   [3:0] add_ln691_2291_fu_1235_p2;
reg   [3:0] add_ln691_2291_reg_1766;
wire    ap_CS_fsm_state25;
wire   [2:0] empty_3683_fu_1247_p1;
reg   [2:0] empty_3683_reg_1774;
wire   [0:0] icmp_ln890_1963_fu_1241_p2;
wire   [4:0] add_ln691_2292_fu_1251_p2;
reg   [4:0] add_ln691_2292_reg_1779;
wire    ap_CS_fsm_state26;
wire   [3:0] add_ln691_2293_fu_1263_p2;
reg   [3:0] add_ln691_2293_reg_1787;
reg    ap_block_state27;
wire   [255:0] zext_ln1497_fu_1379_p1;
wire    ap_CS_fsm_state28;
reg   [0:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [0:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [2:0] c0_V_reg_334;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_345;
reg   [2:0] c1_V_reg_359;
wire   [0:0] icmp_ln890_fu_690_p2;
wire   [0:0] icmp_ln1104_fu_728_p2;
reg   [0:0] intra_trans_en_47_reg_370;
wire   [0:0] ap_phi_mux_arb_32_phi_fu_400_p4;
reg   [7:0] c2_V_reg_408;
reg   [3:0] c3_102_reg_419;
wire   [0:0] icmp_ln890_1970_fu_767_p2;
reg   [1:0] c4_V_102_reg_430;
reg    ap_block_state7;
reg   [1:0] c4_V_101_reg_441;
reg   [1:0] c5_V_186_reg_452;
wire   [0:0] icmp_ln890_1972_fu_836_p2;
reg   [1:0] c5_V_185_reg_463;
wire   [0:0] icmp_ln890_1971_fu_1052_p2;
reg   [5:0] c6_V_190_reg_474;
reg   [3:0] c7_V_128_reg_485;
wire   [0:0] icmp_ln890_1976_fu_864_p2;
reg   [4:0] c8_V_64_reg_496;
reg   [3:0] n_V_128_reg_507;
reg   [255:0] p_Val2_s_reg_518;
reg   [3:0] c3_reg_527;
wire   [0:0] icmp_ln890_1967_fu_1023_p2;
reg   [1:0] c4_V_100_reg_538;
reg    ap_block_state16;
reg   [1:0] c4_V_reg_549;
reg   [5:0] c6_V_189_reg_560;
reg   [3:0] c7_V_127_reg_571;
wire   [0:0] icmp_ln890_1975_fu_1080_p2;
reg   [4:0] c8_V_63_reg_582;
reg   [3:0] n_V_127_reg_593;
reg   [255:0] p_Val2_191_reg_604;
reg   [1:0] c5_V_reg_613;
wire   [0:0] icmp_ln890_1962_fu_1229_p2;
reg   [5:0] c6_V_reg_624;
reg   [3:0] c7_V_reg_635;
wire   [0:0] icmp_ln890_1964_fu_1257_p2;
reg   [4:0] c8_V_reg_646;
reg   [3:0] n_V_reg_657;
reg   [255:0] p_Val2_192_reg_668;
wire   [63:0] zext_ln890_128_fu_779_p1;
wire   [63:0] zext_ln890_127_fu_796_p1;
wire   [63:0] zext_ln890_125_fu_813_p1;
wire   [63:0] zext_ln890_126_fu_1035_p1;
wire   [63:0] zext_ln890_fu_1212_p1;
reg   [31:0] data_split_V_7_fu_162;
wire   [31:0] data_split_V_0_fu_882_p1;
wire   [2:0] trunc_ln1160_fu_886_p1;
reg   [31:0] data_split_V_7_377_fu_166;
reg   [31:0] data_split_V_7_378_fu_170;
reg   [31:0] data_split_V_7_379_fu_174;
reg   [31:0] data_split_V_7_380_fu_178;
reg   [31:0] data_split_V_7_381_fu_182;
reg   [31:0] data_split_V_7_382_fu_186;
reg   [31:0] data_split_V_7_383_fu_190;
reg   [31:0] data_split_V_7_384_fu_194;
wire   [31:0] data_split_V_0_143_fu_1098_p1;
wire   [2:0] trunc_ln1228_fu_1102_p1;
reg   [31:0] data_split_V_7_385_fu_198;
reg   [31:0] data_split_V_7_386_fu_202;
reg   [31:0] data_split_V_7_387_fu_206;
reg   [31:0] data_split_V_7_388_fu_210;
reg   [31:0] data_split_V_7_389_fu_214;
reg   [31:0] data_split_V_7_390_fu_218;
reg   [31:0] data_split_V_7_391_fu_222;
reg   [31:0] data_split_V_7_392_fu_234;
wire   [31:0] data_split_V_0_144_fu_1275_p1;
wire   [2:0] trunc_ln1271_fu_1279_p1;
reg   [31:0] data_split_V_7_393_fu_238;
reg   [31:0] data_split_V_7_394_fu_242;
reg   [31:0] data_split_V_7_395_fu_246;
reg   [31:0] data_split_V_7_396_fu_250;
reg   [31:0] data_split_V_7_397_fu_254;
reg   [31:0] data_split_V_7_398_fu_258;
reg   [31:0] data_split_V_7_024_fu_262;
wire   [31:0] u_fu_968_p10;
wire   [31:0] u_127_fu_1184_p10;
wire   [31:0] u_128_fu_1347_p10;
wire   [5:0] p_shl_fu_708_p3;
wire   [5:0] zext_ln886_28_fu_746_p1;
wire   [223:0] r_fu_930_p4;
wire   [5:0] zext_ln886_fu_1002_p1;
wire   [223:0] r_182_fu_1146_p4;
wire   [223:0] r_183_fu_1369_p4;
reg   [27:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
end

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_0_x09_dout),
    .q0(local_B_ping_V_0_q0)
);

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_0_x09_dout),
    .q0(local_B_pong_V_0_q0)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U31(
    .din0(data_split_V_7_fu_162),
    .din1(data_split_V_7_377_fu_166),
    .din2(data_split_V_7_378_fu_170),
    .din3(data_split_V_7_379_fu_174),
    .din4(data_split_V_7_380_fu_178),
    .din5(data_split_V_7_381_fu_182),
    .din6(data_split_V_7_382_fu_186),
    .din7(data_split_V_7_383_fu_190),
    .din8(empty_reg_1635),
    .dout(u_fu_968_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U32(
    .din0(data_split_V_7_384_fu_194),
    .din1(data_split_V_7_385_fu_198),
    .din2(data_split_V_7_386_fu_202),
    .din3(data_split_V_7_387_fu_206),
    .din4(data_split_V_7_388_fu_210),
    .din5(data_split_V_7_389_fu_214),
    .din6(data_split_V_7_390_fu_218),
    .din7(data_split_V_7_391_fu_222),
    .din8(empty_3682_reg_1716),
    .dout(u_127_fu_1184_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U33(
    .din0(data_split_V_7_392_fu_234),
    .din1(data_split_V_7_393_fu_238),
    .din2(data_split_V_7_394_fu_242),
    .din3(data_split_V_7_395_fu_246),
    .din4(data_split_V_7_396_fu_250),
    .din5(data_split_V_7_397_fu_254),
    .din6(data_split_V_7_398_fu_258),
    .din7(data_split_V_7_024_fu_262),
    .din8(empty_3683_reg_1774),
    .dout(u_128_fu_1347_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1960_fu_1217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_48_reg_383 == 1'd0) | ((icmp_ln890_1965_fu_818_p2 == 1'd1) & (arb_32_reg_396 == 1'd1))) | ((icmp_ln890_1968_fu_801_p2 == 1'd1) & (arb_32_reg_396 == 1'd0))))) begin
        arb_32_reg_396 <= arb_fu_824_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1961_fu_702_p2 == 1'd0))) begin
        arb_32_reg_396 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1961_fu_702_p2 == 1'd1))) begin
        c0_V_reg_334 <= add_ln691_reg_1479;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_334 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1104_fu_728_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_359 <= add_ln691_2289_reg_1535;
    end else if (((icmp_ln890_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_359 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_48_reg_383 == 1'd0) | ((icmp_ln890_1965_fu_818_p2 == 1'd1) & (arb_32_reg_396 == 1'd1))) | ((icmp_ln890_1968_fu_801_p2 == 1'd1) & (arb_32_reg_396 == 1'd0))))) begin
        c2_V_reg_408 <= c2_V_194_reg_1549;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1961_fu_702_p2 == 1'd0))) begin
        c2_V_reg_408 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_32_phi_fu_400_p4 == 1'd0) & (icmp_ln1104_fu_728_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_102_reg_419 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1969_fu_784_p2 == 1'd1) & (icmp_ln1115_reg_1568 == 1'd1)) | ((icmp_ln1115_reg_1568 == 1'd0) & (icmp_ln890_1970_fu_767_p2 == 1'd1))))) begin
        c3_102_reg_419 <= c3_104_reg_1560;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_32_phi_fu_400_p4 == 1'd1) & (icmp_ln1104_fu_728_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_reg_527 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (((icmp_ln890_1966_fu_1040_p2 == 1'd1) & (icmp_ln1183_reg_1675 == 1'd1)) | ((icmp_ln1183_reg_1675 == 1'd0) & (icmp_ln890_1967_fu_1023_p2 == 1'd1))))) begin
        c3_reg_527 <= c3_103_reg_1667;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1006_p2 == 1'd0) & (icmp_ln1178_fu_990_p2 == 1'd0) & (icmp_ln1183_fu_1011_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        c4_V_100_reg_538 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_100_reg_538 <= add_ln691_2295_reg_1679;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_28_fu_750_p2 == 1'd0) & (icmp_ln1110_fu_734_p2 == 1'd0) & (icmp_ln1115_fu_755_p2 == 1'd1))) begin
        c4_V_101_reg_441 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (icmp_ln890_1969_fu_784_p2 == 1'd0) & (icmp_ln1115_reg_1568 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_101_reg_441 <= add_ln691_2296_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_28_fu_750_p2 == 1'd0) & (icmp_ln1110_fu_734_p2 == 1'd0) & (icmp_ln1115_fu_755_p2 == 1'd0))) begin
        c4_V_102_reg_430 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_102_reg_430 <= add_ln691_2297_reg_1572;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1006_p2 == 1'd0) & (icmp_ln1178_fu_990_p2 == 1'd0) & (icmp_ln1183_fu_1011_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c4_V_reg_549 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (icmp_ln890_1966_fu_1040_p2 == 1'd0) & (icmp_ln1183_reg_1675 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_549 <= add_ln691_2294_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln1178_fu_990_p2 == 1'd1) & (intra_trans_en_48_reg_383 == 1'd1)) | ((icmp_ln886_fu_1006_p2 == 1'd1) & (intra_trans_en_48_reg_383 == 1'd1))))) begin
        c5_V_185_reg_463 <= 2'd0;
    end else if (((icmp_ln890_1971_fu_1052_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_185_reg_463 <= add_ln691_2299_reg_1601;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((intra_trans_en_48_reg_383 == 1'd1) & (icmp_ln1110_fu_734_p2 == 1'd1)) | ((intra_trans_en_48_reg_383 == 1'd1) & (icmp_ln886_28_fu_750_p2 == 1'd1))))) begin
        c5_V_186_reg_452 <= 2'd0;
    end else if (((icmp_ln890_1972_fu_836_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_186_reg_452 <= add_ln691_2300_reg_1588;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_613 <= 2'd0;
    end else if (((icmp_ln890_1962_fu_1229_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c5_V_reg_613 <= add_ln691_2288_reg_1745;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1973_fu_1064_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c6_V_189_reg_560 <= add_ln691_2301_reg_1700;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        c6_V_189_reg_560 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1974_fu_848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_190_reg_474 <= add_ln691_2302_reg_1619;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        c6_V_190_reg_474 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1963_fu_1241_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c6_V_reg_624 <= add_ln691_2290_reg_1758;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        c6_V_reg_624 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1975_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c7_V_127_reg_571 <= add_ln691_2303_reg_1708;
    end else if (((icmp_ln890_1971_fu_1052_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c7_V_127_reg_571 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1976_fu_864_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_128_reg_485 <= add_ln691_2304_reg_1627;
    end else if (((icmp_ln890_1972_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_128_reg_485 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1964_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c7_V_reg_635 <= add_ln691_2291_reg_1766;
    end else if (((icmp_ln890_1962_fu_1229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c7_V_reg_635 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd1))) begin
        c8_V_63_reg_582 <= add_ln691_2305_reg_1721;
    end else if (((icmp_ln890_1973_fu_1064_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c8_V_63_reg_582 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd1))) begin
        c8_V_64_reg_496 <= add_ln691_2307_reg_1640;
    end else if (((icmp_ln890_1974_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c8_V_64_reg_496 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd1))) begin
        c8_V_reg_646 <= add_ln691_2292_reg_1779;
    end else if (((icmp_ln890_1963_fu_1241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c8_V_reg_646 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1104_fu_728_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_47_reg_370 <= 1'd1;
    end else if (((icmp_ln890_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_47_reg_370 <= intra_trans_en_reg_345;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_48_reg_383 == 1'd0) | ((icmp_ln890_1965_fu_818_p2 == 1'd1) & (arb_32_reg_396 == 1'd1))) | ((icmp_ln890_1968_fu_801_p2 == 1'd1) & (arb_32_reg_396 == 1'd0))))) begin
        intra_trans_en_48_reg_383 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1961_fu_702_p2 == 1'd0))) begin
        intra_trans_en_48_reg_383 <= intra_trans_en_47_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1961_fu_702_p2 == 1'd1))) begin
        intra_trans_en_reg_345 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_345 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        n_V_127_reg_593 <= add_ln691_2306_fu_1086_p2;
    end else if (((icmp_ln890_1975_fu_1080_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        n_V_127_reg_593 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        n_V_128_reg_507 <= add_ln691_2308_fu_870_p2;
    end else if (((icmp_ln890_1976_fu_864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_V_128_reg_507 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        n_V_reg_657 <= add_ln691_2293_reg_1787;
    end else if (((icmp_ln890_1964_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        n_V_reg_657 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        p_Val2_191_reg_604 <= zext_ln1497_127_fu_1156_p1;
    end else if (((icmp_ln890_1975_fu_1080_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        p_Val2_191_reg_604 <= in_data_V_251_reg_1695;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Val2_192_reg_668 <= zext_ln1497_fu_1379_p1;
    end else if (((icmp_ln890_1964_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        p_Val2_192_reg_668 <= reg_678;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        p_Val2_s_reg_518 <= zext_ln1497_128_fu_940_p1;
    end else if (((icmp_ln890_1976_fu_864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Val2_s_reg_518 <= reg_678;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1961_fu_702_p2 == 1'd0))) begin
        add_i_i611_cast_reg_1543[5 : 3] <= add_i_i611_cast_fu_716_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_2288_reg_1745 <= add_ln691_2288_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_2289_reg_1535 <= add_ln691_2289_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_2290_reg_1758 <= add_ln691_2290_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_2291_reg_1766 <= add_ln691_2291_fu_1235_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_2292_reg_1779 <= add_ln691_2292_fu_1251_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27))) begin
        add_ln691_2293_reg_1787 <= add_ln691_2293_fu_1263_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (icmp_ln1183_reg_1675 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        add_ln691_2295_reg_1679 <= add_ln691_2295_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (icmp_ln1115_reg_1568 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln691_2297_reg_1572 <= add_ln691_2297_fu_761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_48_reg_383 == 1'd1) & (arb_32_reg_396 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_2299_reg_1601 <= add_ln691_2299_fu_807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_48_reg_383 == 1'd1) & (arb_32_reg_396 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_2300_reg_1588 <= add_ln691_2300_fu_790_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln691_2301_reg_1700 <= add_ln691_2301_fu_1046_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_2302_reg_1619 <= add_ln691_2302_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_2303_reg_1708 <= add_ln691_2303_fu_1058_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_2304_reg_1627 <= add_ln691_2304_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_2305_reg_1721 <= add_ln691_2305_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_2307_reg_1640 <= add_ln691_2307_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1479 <= add_ln691_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_194_reg_1549 <= c2_V_194_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        c3_103_reg_1667 <= c3_103_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c3_104_reg_1560 <= c3_104_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_024_fu_262 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_377_fu_166 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_378_fu_170 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_379_fu_174 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_380_fu_178 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_381_fu_182 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_382_fu_186 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_383_fu_190 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_384_fu_194 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_385_fu_198 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_386_fu_202 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_387_fu_206 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_388_fu_210 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_389_fu_214 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_390_fu_218 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (trunc_ln1228_fu_1102_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
        data_split_V_7_391_fu_222 <= data_split_V_0_143_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_392_fu_234 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_393_fu_238 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_394_fu_242 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_395_fu_246 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_396_fu_250 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_397_fu_254 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (trunc_ln1271_fu_1279_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
        data_split_V_7_398_fu_258 <= data_split_V_0_144_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (trunc_ln1160_fu_886_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
        data_split_V_7_fu_162 <= data_split_V_0_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1973_fu_1064_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        empty_3682_reg_1716 <= empty_3682_fu_1070_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1963_fu_1241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        empty_3683_reg_1774 <= empty_3683_fu_1247_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1974_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_reg_1635 <= empty_fu_854_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_28_fu_750_p2 == 1'd0) & (icmp_ln1110_fu_734_p2 == 1'd0))) begin
        icmp_ln1115_reg_1568 <= icmp_ln1115_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1006_p2 == 1'd0) & (icmp_ln1178_fu_990_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln1183_reg_1675 <= icmp_ln1183_fu_1011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        in_data_V_251_reg_1695 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_678 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1960_fu_1217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1960_fu_1217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | ((icmp_ln890_1966_fu_1040_p2 == 1'd0) & (icmp_ln1183_reg_1675 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln890_1969_fu_784_p2 == 1'd0) & (icmp_ln1115_reg_1568 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_B_B_IO_L2_in_0_x09_blk_n = fifo_B_B_IO_L2_in_0_x09_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_0_x09_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (ap_predicate_op248_read_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op122_read_state6 == 1'b1)))) begin
        fifo_B_B_IO_L2_in_0_x09_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_0_x09_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_B_IO_L2_in_1_x010_blk_n = fifo_B_B_IO_L2_in_1_x010_full_n;
    end else begin
        fifo_B_B_IO_L2_in_1_x010_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_B_B_IO_L2_in_1_x010_write = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_1_x010_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd1)))) begin
        fifo_B_PE_0_0_x061_blk_n = fifo_B_PE_0_0_x061_full_n;
    end else begin
        fifo_B_PE_0_0_x061_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd1))) begin
        fifo_B_PE_0_0_x061_din = u_128_fu_1347_p10;
    end else if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd1))) begin
        fifo_B_PE_0_0_x061_din = u_127_fu_1184_p10;
    end else if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd1))) begin
        fifo_B_PE_0_0_x061_din = u_fu_968_p10;
    end else begin
        fifo_B_PE_0_0_x061_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd1)) | (~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) | (~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd1)))) begin
        fifo_B_PE_0_0_x061_write = 1'b1;
    end else begin
        fifo_B_PE_0_0_x061_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_1212_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        local_B_ping_V_0_address0 = zext_ln890_126_fu_1035_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_ping_V_0_address0 = zext_ln890_127_fu_796_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (icmp_ln890_1966_fu_1040_p2 == 1'd0) & (icmp_ln1183_reg_1675 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_pong_V_0_address0 = zext_ln890_125_fu_813_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_128_fu_779_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (icmp_ln890_1969_fu_784_p2 == 1'd0) & (icmp_ln1115_reg_1568 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1961_fu_702_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1104_fu_728_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_32_phi_fu_400_p4 == 1'd1) & (icmp_ln1104_fu_728_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln886_28_fu_750_p2 == 1'd1) | (icmp_ln1110_fu_734_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1969_fu_784_p2 == 1'd1) & (icmp_ln1115_reg_1568 == 1'd1)) | ((icmp_ln1115_reg_1568 == 1'd0) & (icmp_ln890_1970_fu_767_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (icmp_ln890_1969_fu_784_p2 == 1'd0) & (icmp_ln1115_reg_1568 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1)) & (icmp_ln1115_reg_1568 == 1'd0) & (icmp_ln890_1970_fu_767_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_48_reg_383 == 1'd0) | ((icmp_ln890_1965_fu_818_p2 == 1'd1) & (arb_32_reg_396 == 1'd1))) | ((icmp_ln890_1968_fu_801_p2 == 1'd1) & (arb_32_reg_396 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_1965_fu_818_p2 == 1'd0) & (intra_trans_en_48_reg_383 == 1'd1) & (arb_32_reg_396 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1972_fu_836_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1974_fu_848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1976_fu_864_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_131_fu_876_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln886_fu_1006_p2 == 1'd1) | (icmp_ln1178_fu_990_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (((icmp_ln890_1966_fu_1040_p2 == 1'd1) & (icmp_ln1183_reg_1675 == 1'd1)) | ((icmp_ln1183_reg_1675 == 1'd0) & (icmp_ln890_1967_fu_1023_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (icmp_ln890_1966_fu_1040_p2 == 1'd0) & (icmp_ln1183_reg_1675 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1)) & (icmp_ln1183_reg_1675 == 1'd0) & (icmp_ln890_1967_fu_1023_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln890_1971_fu_1052_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1973_fu_1064_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1975_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_130_fu_1092_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1960_fu_1217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1962_fu_1229_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1963_fu_1241_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1964_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if ((~((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1269_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i611_cast_fu_716_p2 = ($signed(6'd41) - $signed(p_shl_fu_708_p3));

assign add_ln691_2288_fu_1206_p2 = (c5_V_reg_613 + 2'd1);

assign add_ln691_2289_fu_696_p2 = (c1_V_reg_359 + 3'd1);

assign add_ln691_2290_fu_1223_p2 = (c6_V_reg_624 + 6'd1);

assign add_ln691_2291_fu_1235_p2 = (c7_V_reg_635 + 4'd1);

assign add_ln691_2292_fu_1251_p2 = (c8_V_reg_646 + 5'd1);

assign add_ln691_2293_fu_1263_p2 = (n_V_reg_657 + 4'd1);

assign add_ln691_2294_fu_1029_p2 = (c4_V_reg_549 + 2'd1);

assign add_ln691_2295_fu_1017_p2 = (c4_V_100_reg_538 + 2'd1);

assign add_ln691_2296_fu_773_p2 = (c4_V_101_reg_441 + 2'd1);

assign add_ln691_2297_fu_761_p2 = (c4_V_102_reg_430 + 2'd1);

assign add_ln691_2299_fu_807_p2 = (c5_V_185_reg_463 + 2'd1);

assign add_ln691_2300_fu_790_p2 = (c5_V_186_reg_452 + 2'd1);

assign add_ln691_2301_fu_1046_p2 = (c6_V_189_reg_560 + 6'd1);

assign add_ln691_2302_fu_830_p2 = (c6_V_190_reg_474 + 6'd1);

assign add_ln691_2303_fu_1058_p2 = (c7_V_127_reg_571 + 4'd1);

assign add_ln691_2304_fu_842_p2 = (c7_V_128_reg_485 + 4'd1);

assign add_ln691_2305_fu_1074_p2 = (c8_V_63_reg_582 + 5'd1);

assign add_ln691_2306_fu_1086_p2 = (n_V_127_reg_593 + 4'd1);

assign add_ln691_2307_fu_858_p2 = (c8_V_64_reg_496 + 5'd1);

assign add_ln691_2308_fu_870_p2 = (n_V_128_reg_507 + 4'd1);

assign add_ln691_fu_684_p2 = (c0_V_reg_334 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_131_fu_876_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state15 = ((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op248_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state16 = ((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state21 = ((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_130_fu_1092_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state27 = ((fifo_B_PE_0_0_x061_full_n == 1'b0) & (icmp_ln878_fu_1269_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_B_B_IO_L2_in_1_x010_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x09_empty_n == 1'b0));
end

assign ap_phi_mux_arb_32_phi_fu_400_p4 = arb_32_reg_396;

always @ (*) begin
    ap_predicate_op122_read_state6 = ((icmp_ln890_1969_fu_784_p2 == 1'd0) & (icmp_ln1115_reg_1568 == 1'd1));
end

always @ (*) begin
    ap_predicate_op248_read_state15 = ((icmp_ln890_1966_fu_1040_p2 == 1'd0) & (icmp_ln1183_reg_1675 == 1'd1));
end

assign arb_fu_824_p2 = (arb_32_reg_396 ^ 1'd1);

assign c2_V_194_fu_722_p2 = (c2_V_reg_408 + 8'd1);

assign c3_103_fu_996_p2 = (c3_reg_527 + 4'd1);

assign c3_104_fu_740_p2 = (c3_102_reg_419 + 4'd1);

assign data_split_V_0_143_fu_1098_p1 = p_Val2_191_reg_604[31:0];

assign data_split_V_0_144_fu_1275_p1 = p_Val2_192_reg_668[31:0];

assign data_split_V_0_fu_882_p1 = p_Val2_s_reg_518[31:0];

assign empty_3682_fu_1070_p1 = c7_V_127_reg_571[2:0];

assign empty_3683_fu_1247_p1 = c7_V_reg_635[2:0];

assign empty_fu_854_p1 = c7_V_128_reg_485[2:0];

assign fifo_B_B_IO_L2_in_1_x010_din = fifo_B_B_IO_L2_in_0_x09_dout;

assign icmp_ln1104_fu_728_p2 = ((c2_V_reg_408 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1110_fu_734_p2 = ((c3_102_reg_419 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1115_fu_755_p2 = ((c3_102_reg_419 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1178_fu_990_p2 = ((c3_reg_527 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1183_fu_1011_p2 = ((c3_reg_527 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_130_fu_1092_p2 = ((n_V_127_reg_593 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_131_fu_876_p2 = ((n_V_128_reg_507 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1269_p2 = ((n_V_reg_657 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln886_28_fu_750_p2 = ((zext_ln886_28_fu_746_p1 > add_i_i611_cast_reg_1543) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1006_p2 = ((zext_ln886_fu_1002_p1 > add_i_i611_cast_reg_1543) ? 1'b1 : 1'b0);

assign icmp_ln890_1960_fu_1217_p2 = ((c5_V_reg_613 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1961_fu_702_p2 = ((c1_V_reg_359 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1962_fu_1229_p2 = ((c6_V_reg_624 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1963_fu_1241_p2 = ((c7_V_reg_635 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1964_fu_1257_p2 = ((c8_V_reg_646 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1965_fu_818_p2 = ((c5_V_185_reg_463 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1966_fu_1040_p2 = ((c4_V_reg_549 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1967_fu_1023_p2 = ((c4_V_100_reg_538 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1968_fu_801_p2 = ((c5_V_186_reg_452 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1969_fu_784_p2 = ((c4_V_101_reg_441 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1970_fu_767_p2 = ((c4_V_102_reg_430 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1971_fu_1052_p2 = ((c6_V_189_reg_560 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1972_fu_836_p2 = ((c6_V_190_reg_474 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1973_fu_1064_p2 = ((c7_V_127_reg_571 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1974_fu_848_p2 = ((c7_V_128_reg_485 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1975_fu_1080_p2 = ((c8_V_63_reg_582 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1976_fu_864_p2 = ((c8_V_64_reg_496 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_690_p2 = ((c0_V_reg_334 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_708_p3 = {{c1_V_reg_359}, {3'd0}};

assign r_182_fu_1146_p4 = {{p_Val2_191_reg_604[255:32]}};

assign r_183_fu_1369_p4 = {{p_Val2_192_reg_668[255:32]}};

assign r_fu_930_p4 = {{p_Val2_s_reg_518[255:32]}};

assign trunc_ln1160_fu_886_p1 = n_V_128_reg_507[2:0];

assign trunc_ln1228_fu_1102_p1 = n_V_127_reg_593[2:0];

assign trunc_ln1271_fu_1279_p1 = n_V_reg_657[2:0];

assign zext_ln1497_127_fu_1156_p1 = r_182_fu_1146_p4;

assign zext_ln1497_128_fu_940_p1 = r_fu_930_p4;

assign zext_ln1497_fu_1379_p1 = r_183_fu_1369_p4;

assign zext_ln886_28_fu_746_p1 = c3_102_reg_419;

assign zext_ln886_fu_1002_p1 = c3_reg_527;

assign zext_ln890_125_fu_813_p1 = c5_V_185_reg_463;

assign zext_ln890_126_fu_1035_p1 = c4_V_reg_549;

assign zext_ln890_127_fu_796_p1 = c5_V_186_reg_452;

assign zext_ln890_128_fu_779_p1 = c4_V_101_reg_441;

assign zext_ln890_fu_1212_p1 = c5_V_reg_613;

always @ (posedge ap_clk) begin
    add_i_i611_cast_reg_1543[2:0] <= 3'b001;
end

endmodule //top_B_IO_L2_in_0_x0
