<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>LPC17xx_PWM_Parameters</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx_PWM_Parameters<div class="ingroups"><a class="el" href="group___l_p_c17xx___p_w_m.html">LPC17xx_PWM</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga872695f77ec8e341cc8575a1f1876581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga872695f77ec8e341cc8575a1f1876581">PWM_CH_0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga872695f77ec8e341cc8575a1f1876581"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 0.  <a href="#ga872695f77ec8e341cc8575a1f1876581">More...</a><br/></td></tr>
<tr class="separator:ga872695f77ec8e341cc8575a1f1876581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45433eb64c57e82cc15098f69d1e530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gab45433eb64c57e82cc15098f69d1e530">PWM_CH_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gab45433eb64c57e82cc15098f69d1e530"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1.  <a href="#gab45433eb64c57e82cc15098f69d1e530">More...</a><br/></td></tr>
<tr class="separator:gab45433eb64c57e82cc15098f69d1e530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff38e528c2ca8d10c681a98d6f0e2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga2ff38e528c2ca8d10c681a98d6f0e2a7">PWM_CH_2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga2ff38e528c2ca8d10c681a98d6f0e2a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2.  <a href="#ga2ff38e528c2ca8d10c681a98d6f0e2a7">More...</a><br/></td></tr>
<tr class="separator:ga2ff38e528c2ca8d10c681a98d6f0e2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dccb975f5becb4291f2809bd2f56065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga9dccb975f5becb4291f2809bd2f56065">PWM_CH_3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga9dccb975f5becb4291f2809bd2f56065"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3.  <a href="#ga9dccb975f5becb4291f2809bd2f56065">More...</a><br/></td></tr>
<tr class="separator:ga9dccb975f5becb4291f2809bd2f56065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34068794a03b4c6e29249e9a7a79726c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga34068794a03b4c6e29249e9a7a79726c">PWM_CH_4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga34068794a03b4c6e29249e9a7a79726c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 4.  <a href="#ga34068794a03b4c6e29249e9a7a79726c">More...</a><br/></td></tr>
<tr class="separator:ga34068794a03b4c6e29249e9a7a79726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c27f110c39235ce8e12c4db06e2b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga96c27f110c39235ce8e12c4db06e2b6a">PWM_CH_5</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga96c27f110c39235ce8e12c4db06e2b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 5.  <a href="#ga96c27f110c39235ce8e12c4db06e2b6a">More...</a><br/></td></tr>
<tr class="separator:ga96c27f110c39235ce8e12c4db06e2b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91c87a120a444a9264e64fd6f34c398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gaa91c87a120a444a9264e64fd6f34c398">PWM_CH_6</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaa91c87a120a444a9264e64fd6f34c398"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 6.  <a href="#gaa91c87a120a444a9264e64fd6f34c398">More...</a><br/></td></tr>
<tr class="separator:gaa91c87a120a444a9264e64fd6f34c398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fcc7fbfb9ca6c04df89b1d0459dc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga41fcc7fbfb9ca6c04df89b1d0459dc35">PWM_CAP_0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga41fcc7fbfb9ca6c04df89b1d0459dc35"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM capture Channel 0.  <a href="#ga41fcc7fbfb9ca6c04df89b1d0459dc35">More...</a><br/></td></tr>
<tr class="separator:ga41fcc7fbfb9ca6c04df89b1d0459dc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad034de277d297012d9423bb8d0f9a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gad034de277d297012d9423bb8d0f9a73e">PWM_CAP_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gad034de277d297012d9423bb8d0f9a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM capture Channel 1.  <a href="#gad034de277d297012d9423bb8d0f9a73e">More...</a><br/></td></tr>
<tr class="separator:gad034de277d297012d9423bb8d0f9a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c19301ef0c550948df6f7a995b3eb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga2c19301ef0c550948df6f7a995b3eb36">PWM_INT_CH_0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga2c19301ef0c550948df6f7a995b3eb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt channel 0.  <a href="#ga2c19301ef0c550948df6f7a995b3eb36">More...</a><br/></td></tr>
<tr class="separator:ga2c19301ef0c550948df6f7a995b3eb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9368d984b37719696dd8ee0e0c0d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga7a9368d984b37719696dd8ee0e0c0d4e">PWM_INT_CH_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga7a9368d984b37719696dd8ee0e0c0d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt channel 1.  <a href="#ga7a9368d984b37719696dd8ee0e0c0d4e">More...</a><br/></td></tr>
<tr class="separator:ga7a9368d984b37719696dd8ee0e0c0d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15eb91b2ee78baddc71ddc58ede3d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gaf15eb91b2ee78baddc71ddc58ede3d5b">PWM_INT_CH_2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaf15eb91b2ee78baddc71ddc58ede3d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt channel 2.  <a href="#gaf15eb91b2ee78baddc71ddc58ede3d5b">More...</a><br/></td></tr>
<tr class="separator:gaf15eb91b2ee78baddc71ddc58ede3d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710954199330fd56ce879479871de2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga710954199330fd56ce879479871de2dd">PWM_INT_CH_3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga710954199330fd56ce879479871de2dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt channel 3.  <a href="#ga710954199330fd56ce879479871de2dd">More...</a><br/></td></tr>
<tr class="separator:ga710954199330fd56ce879479871de2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e7fa55025f6a427e0087326d9540c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga50e7fa55025f6a427e0087326d9540c9">PWM_INT_CH_4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga50e7fa55025f6a427e0087326d9540c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt channel 4.  <a href="#ga50e7fa55025f6a427e0087326d9540c9">More...</a><br/></td></tr>
<tr class="separator:ga50e7fa55025f6a427e0087326d9540c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70e1496434494e6e29821b4d85d02f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gaa70e1496434494e6e29821b4d85d02f2">PWM_INT_CH_5</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gaa70e1496434494e6e29821b4d85d02f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt channel 5.  <a href="#gaa70e1496434494e6e29821b4d85d02f2">More...</a><br/></td></tr>
<tr class="separator:gaa70e1496434494e6e29821b4d85d02f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c536fff047277a6e4baf9d7a374b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gaa7c536fff047277a6e4baf9d7a374b57">PWM_INT_CH_6</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:gaa7c536fff047277a6e4baf9d7a374b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt channel 6.  <a href="#gaa7c536fff047277a6e4baf9d7a374b57">More...</a><br/></td></tr>
<tr class="separator:gaa7c536fff047277a6e4baf9d7a374b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff37de4ba5e6ec3a4b19520652d9456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga3ff37de4ba5e6ec3a4b19520652d9456">PWM_INT_CAP_0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga3ff37de4ba5e6ec3a4b19520652d9456"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt capture channel 0.  <a href="#ga3ff37de4ba5e6ec3a4b19520652d9456">More...</a><br/></td></tr>
<tr class="separator:ga3ff37de4ba5e6ec3a4b19520652d9456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698a48b20b0de8ff6c441db034994ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga698a48b20b0de8ff6c441db034994ed2">PWM_INT_CAP_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga698a48b20b0de8ff6c441db034994ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt capture channel 1.  <a href="#ga698a48b20b0de8ff6c441db034994ed2">More...</a><br/></td></tr>
<tr class="separator:ga698a48b20b0de8ff6c441db034994ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be756212d9da41d16b910bb0f8b8c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga0be756212d9da41d16b910bb0f8b8c3f">PWM_INT_FLAG_MASK</a></td></tr>
<tr class="memdesc:ga0be756212d9da41d16b910bb0f8b8c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupt flag mask.  <a href="#ga0be756212d9da41d16b910bb0f8b8c3f">More...</a><br/></td></tr>
<tr class="separator:ga0be756212d9da41d16b910bb0f8b8c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4750a4a3351b8f2ff2a80eea336cfb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga4750a4a3351b8f2ff2a80eea336cfb25">PWM_MATCH_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga4750a4a3351b8f2ff2a80eea336cfb25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM match interrupt.  <a href="#ga4750a4a3351b8f2ff2a80eea336cfb25">More...</a><br/></td></tr>
<tr class="separator:ga4750a4a3351b8f2ff2a80eea336cfb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a103126a4507b864043e6ae78daf76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga2a103126a4507b864043e6ae78daf76f">PWM_MATCH_INT_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga2a103126a4507b864043e6ae78daf76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM match interrupt.  <a href="#ga2a103126a4507b864043e6ae78daf76f">More...</a><br/></td></tr>
<tr class="separator:ga2a103126a4507b864043e6ae78daf76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28935ab4220d4e683a9697810c6c201f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga28935ab4220d4e683a9697810c6c201f">PWM_MATCH_RESET_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga28935ab4220d4e683a9697810c6c201f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset counter when PWM match event occurs.  <a href="#ga28935ab4220d4e683a9697810c6c201f">More...</a><br/></td></tr>
<tr class="separator:ga28935ab4220d4e683a9697810c6c201f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab542956a90d3a87c3aeb8650b08c6a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gab542956a90d3a87c3aeb8650b08c6a21">PWM_MATCH_RESET_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gab542956a90d3a87c3aeb8650b08c6a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Don't reset counter when PWM match event occurs.  <a href="#gab542956a90d3a87c3aeb8650b08c6a21">More...</a><br/></td></tr>
<tr class="separator:gab542956a90d3a87c3aeb8650b08c6a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1419a32fbe2619ef4de484226008a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gae1419a32fbe2619ef4de484226008a97">PWM_MATCH_STOP_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gae1419a32fbe2619ef4de484226008a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop counter when PWM match event occurs.  <a href="#gae1419a32fbe2619ef4de484226008a97">More...</a><br/></td></tr>
<tr class="separator:gae1419a32fbe2619ef4de484226008a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1394bcb9c03cd02a5855761abcceb44d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga1394bcb9c03cd02a5855761abcceb44d">PWM_MATCH_STOP_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:ga1394bcb9c03cd02a5855761abcceb44d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Don's stop counter when PWM match event occurs.  <a href="#ga1394bcb9c03cd02a5855761abcceb44d">More...</a><br/></td></tr>
<tr class="separator:ga1394bcb9c03cd02a5855761abcceb44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b05bf9d9fa2f6dbd53874e166003a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga5b05bf9d9fa2f6dbd53874e166003a86">PWM_EDGE_DOUBLE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga5b05bf9d9fa2f6dbd53874e166003a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Double edge mode.  <a href="#ga5b05bf9d9fa2f6dbd53874e166003a86">More...</a><br/></td></tr>
<tr class="separator:ga5b05bf9d9fa2f6dbd53874e166003a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f28dc936d59ca2b685bb58e896a32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gaa7f28dc936d59ca2b685bb58e896a32f">PWM_EDGE_SINGLE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaa7f28dc936d59ca2b685bb58e896a32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable single edge mode.  <a href="#gaa7f28dc936d59ca2b685bb58e896a32f">More...</a><br/></td></tr>
<tr class="separator:gaa7f28dc936d59ca2b685bb58e896a32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675feac4901ce9902f2da7024488d0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga675feac4901ce9902f2da7024488d0c4">CH0_FALLING_SAMPLE_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga675feac4901ce9902f2da7024488d0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM capture channel 0 falling sample.  <a href="#ga675feac4901ce9902f2da7024488d0c4">More...</a><br/></td></tr>
<tr class="separator:ga675feac4901ce9902f2da7024488d0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94363140e2cb2488ee071ae428e12ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gaf94363140e2cb2488ee071ae428e12ec">CH0_FALLING_SAMPLE_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gaf94363140e2cb2488ee071ae428e12ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM capture channel 0 falling sample.  <a href="#gaf94363140e2cb2488ee071ae428e12ec">More...</a><br/></td></tr>
<tr class="separator:gaf94363140e2cb2488ee071ae428e12ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55840ba17cf7da71a5e8cdd23e03be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga8a55840ba17cf7da71a5e8cdd23e03be">CH0_RISING_SAMPLE_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga8a55840ba17cf7da71a5e8cdd23e03be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM capture channel 0 rising sample.  <a href="#ga8a55840ba17cf7da71a5e8cdd23e03be">More...</a><br/></td></tr>
<tr class="separator:ga8a55840ba17cf7da71a5e8cdd23e03be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8730c9f843c0cb011ea621128bbdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga0d8730c9f843c0cb011ea621128bbdfc">CH0_RISING_SAMPLE_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga0d8730c9f843c0cb011ea621128bbdfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM capture channel 0 rising sample.  <a href="#ga0d8730c9f843c0cb011ea621128bbdfc">More...</a><br/></td></tr>
<tr class="separator:ga0d8730c9f843c0cb011ea621128bbdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb635f4a4076424175ebb7eb123cf5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gadb635f4a4076424175ebb7eb123cf5e9">CH0_EDGE_EVENT_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gadb635f4a4076424175ebb7eb123cf5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM capture channel 0 event interrupt.  <a href="#gadb635f4a4076424175ebb7eb123cf5e9">More...</a><br/></td></tr>
<tr class="separator:gadb635f4a4076424175ebb7eb123cf5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d39222b0b547364d2798c7df99562b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gaf4d39222b0b547364d2798c7df99562b">CH0_EDGE_EVENT_INT_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:gaf4d39222b0b547364d2798c7df99562b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM capture channel 0 event interrupt.  <a href="#gaf4d39222b0b547364d2798c7df99562b">More...</a><br/></td></tr>
<tr class="separator:gaf4d39222b0b547364d2798c7df99562b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c019033dbae2c779552aa772fbc59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga62c019033dbae2c779552aa772fbc59f">CH1_FALLING_SAMPLE_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga62c019033dbae2c779552aa772fbc59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM capture channel 1 falling sample.  <a href="#ga62c019033dbae2c779552aa772fbc59f">More...</a><br/></td></tr>
<tr class="separator:ga62c019033dbae2c779552aa772fbc59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b8a578a4aa05cfdc915b4841d8196f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga81b8a578a4aa05cfdc915b4841d8196f">CH1_FALLING_SAMPLE_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:ga81b8a578a4aa05cfdc915b4841d8196f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM capture channel 1 falling sample.  <a href="#ga81b8a578a4aa05cfdc915b4841d8196f">More...</a><br/></td></tr>
<tr class="separator:ga81b8a578a4aa05cfdc915b4841d8196f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab448121e50c43da110897f9abfcfe7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gab448121e50c43da110897f9abfcfe7cb">CH1_RISING_SAMPLE_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gab448121e50c43da110897f9abfcfe7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM capture channel 1 rising sample.  <a href="#gab448121e50c43da110897f9abfcfe7cb">More...</a><br/></td></tr>
<tr class="separator:gab448121e50c43da110897f9abfcfe7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17273d83908c91abfb776e7e4a6e5dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga17273d83908c91abfb776e7e4a6e5dc1">CH1_RISING_SAMPLE_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga17273d83908c91abfb776e7e4a6e5dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM capture channel 1 rising sample.  <a href="#ga17273d83908c91abfb776e7e4a6e5dc1">More...</a><br/></td></tr>
<tr class="separator:ga17273d83908c91abfb776e7e4a6e5dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad969d47c730833a59c658205bc5de999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#gad969d47c730833a59c658205bc5de999">CH1_EDGE_EVENT_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gad969d47c730833a59c658205bc5de999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM capture channel 1 event interrupt.  <a href="#gad969d47c730833a59c658205bc5de999">More...</a><br/></td></tr>
<tr class="separator:gad969d47c730833a59c658205bc5de999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d09dbcb36e669528b28273054104b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html#ga3d09dbcb36e669528b28273054104b27">CH1_EDGE_EVENT_INT_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:ga3d09dbcb36e669528b28273054104b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM capture channel 1 event interrupt.  <a href="#ga3d09dbcb36e669528b28273054104b27">More...</a><br/></td></tr>
<tr class="separator:ga3d09dbcb36e669528b28273054104b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaf4d39222b0b547364d2798c7df99562b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH0_EDGE_EVENT_INT_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PWM capture channel 0 event interrupt. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00793">793</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb635f4a4076424175ebb7eb123cf5e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH0_EDGE_EVENT_INT_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWM capture channel 0 event interrupt. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00790">790</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf94363140e2cb2488ee071ae428e12ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH0_FALLING_SAMPLE_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PWM capture channel 0 falling sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00781">781</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga675feac4901ce9902f2da7024488d0c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH0_FALLING_SAMPLE_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWM capture channel 0 falling sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00778">778</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d8730c9f843c0cb011ea621128bbdfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH0_RISING_SAMPLE_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PWM capture channel 0 rising sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00787">787</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a55840ba17cf7da71a5e8cdd23e03be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH0_RISING_SAMPLE_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWM capture channel 0 rising sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00784">784</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d09dbcb36e669528b28273054104b27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH1_EDGE_EVENT_INT_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PWM capture channel 1 event interrupt. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00811">811</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad969d47c730833a59c658205bc5de999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH1_EDGE_EVENT_INT_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWM capture channel 1 event interrupt. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00808">808</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81b8a578a4aa05cfdc915b4841d8196f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH1_FALLING_SAMPLE_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PWM capture channel 1 falling sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00799">799</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62c019033dbae2c779552aa772fbc59f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH1_FALLING_SAMPLE_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWM capture channel 1 falling sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00796">796</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17273d83908c91abfb776e7e4a6e5dc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH1_RISING_SAMPLE_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PWM capture channel 1 rising sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00805">805</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab448121e50c43da110897f9abfcfe7cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH1_RISING_SAMPLE_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWM capture channel 1 rising sample. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00802">802</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41fcc7fbfb9ca6c04df89b1d0459dc35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CAP_0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM capture Channel 0. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00716">716</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad034de277d297012d9423bb8d0f9a73e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CAP_1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM capture Channel 1. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00719">719</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga872695f77ec8e341cc8575a1f1876581"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CH_0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Channel 0. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00695">695</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab45433eb64c57e82cc15098f69d1e530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CH_1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Channel 1. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00698">698</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ff38e528c2ca8d10c681a98d6f0e2a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CH_2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Channel 2. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00701">701</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dccb975f5becb4291f2809bd2f56065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CH_3&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Channel 3. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00704">704</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34068794a03b4c6e29249e9a7a79726c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CH_4&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Channel 4. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00707">707</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96c27f110c39235ce8e12c4db06e2b6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CH_5&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Channel 5. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00710">710</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa91c87a120a444a9264e64fd6f34c398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CH_6&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Channel 6. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00713">713</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b05bf9d9fa2f6dbd53874e166003a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_EDGE_DOUBLE&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Double edge mode. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00772">772</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7f28dc936d59ca2b685bb58e896a32f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_EDGE_SINGLE&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable single edge mode. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00775">775</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ff37de4ba5e6ec3a4b19520652d9456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CAP_0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt capture channel 0. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00743">743</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga698a48b20b0de8ff6c441db034994ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CAP_1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt capture channel 1. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00746">746</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c19301ef0c550948df6f7a995b3eb36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CH_0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt channel 0. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00722">722</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a9368d984b37719696dd8ee0e0c0d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CH_1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt channel 1. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00725">725</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf15eb91b2ee78baddc71ddc58ede3d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CH_2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt channel 2. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00728">728</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga710954199330fd56ce879479871de2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CH_3&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt channel 3. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00731">731</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50e7fa55025f6a427e0087326d9540c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CH_4&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt channel 4. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00734">734</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa70e1496434494e6e29821b4d85d02f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CH_5&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt channel 5. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00737">737</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7c536fff047277a6e4baf9d7a374b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_CH_6&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupt channel 6. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00740">740</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0be756212d9da41d16b910bb0f8b8c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INT_FLAG_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#ga2c19301ef0c550948df6f7a995b3eb36">PWM_INT_CH_0</a> | <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#ga7a9368d984b37719696dd8ee0e0c0d4e">PWM_INT_CH_1</a>  | <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#gaf15eb91b2ee78baddc71ddc58ede3d5b">PWM_INT_CH_2</a> |       <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#ga710954199330fd56ce879479871de2dd">\</a></div>
<div class="line"><a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#ga710954199330fd56ce879479871de2dd">                                 PWM_INT_CH_3</a> | <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#ga50e7fa55025f6a427e0087326d9540c9">PWM_INT_CH_4</a>  | <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#gaa70e1496434494e6e29821b4d85d02f2">PWM_INT_CH_5</a> |       <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#gaa7c536fff047277a6e4baf9d7a374b57">\</a></div>
<div class="line"><a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#gaa7c536fff047277a6e4baf9d7a374b57">                                 PWM_INT_CH_6</a> | <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#ga3ff37de4ba5e6ec3a4b19520652d9456">PWM_INT_CAP_0</a> | <a class="code" href="group___l_p_c17xx___p_w_m___parameters.html#ga698a48b20b0de8ff6c441db034994ed2">PWM_INT_CAP_1</a>)</div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_ga3ff37de4ba5e6ec3a4b19520652d9456"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#ga3ff37de4ba5e6ec3a4b19520652d9456">PWM_INT_CAP_0</a></div><div class="ttdeci">#define PWM_INT_CAP_0</div><div class="ttdoc">PWM interrupt capture channel 0. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00743">xpwm.h:743</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_gaa7c536fff047277a6e4baf9d7a374b57"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#gaa7c536fff047277a6e4baf9d7a374b57">PWM_INT_CH_6</a></div><div class="ttdeci">#define PWM_INT_CH_6</div><div class="ttdoc">PWM interrupt channel 6. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00740">xpwm.h:740</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_ga7a9368d984b37719696dd8ee0e0c0d4e"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#ga7a9368d984b37719696dd8ee0e0c0d4e">PWM_INT_CH_1</a></div><div class="ttdeci">#define PWM_INT_CH_1</div><div class="ttdoc">PWM interrupt channel 1. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00725">xpwm.h:725</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_ga698a48b20b0de8ff6c441db034994ed2"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#ga698a48b20b0de8ff6c441db034994ed2">PWM_INT_CAP_1</a></div><div class="ttdeci">#define PWM_INT_CAP_1</div><div class="ttdoc">PWM interrupt capture channel 1. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00746">xpwm.h:746</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_ga2c19301ef0c550948df6f7a995b3eb36"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#ga2c19301ef0c550948df6f7a995b3eb36">PWM_INT_CH_0</a></div><div class="ttdeci">#define PWM_INT_CH_0</div><div class="ttdoc">PWM interrupt channel 0. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00722">xpwm.h:722</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_gaa70e1496434494e6e29821b4d85d02f2"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#gaa70e1496434494e6e29821b4d85d02f2">PWM_INT_CH_5</a></div><div class="ttdeci">#define PWM_INT_CH_5</div><div class="ttdoc">PWM interrupt channel 5. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00737">xpwm.h:737</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_gaf15eb91b2ee78baddc71ddc58ede3d5b"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#gaf15eb91b2ee78baddc71ddc58ede3d5b">PWM_INT_CH_2</a></div><div class="ttdeci">#define PWM_INT_CH_2</div><div class="ttdoc">PWM interrupt channel 2. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00728">xpwm.h:728</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_ga50e7fa55025f6a427e0087326d9540c9"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#ga50e7fa55025f6a427e0087326d9540c9">PWM_INT_CH_4</a></div><div class="ttdeci">#define PWM_INT_CH_4</div><div class="ttdoc">PWM interrupt channel 4. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00734">xpwm.h:734</a></div></div>
<div class="ttc" id="group___l_p_c17xx___p_w_m___parameters_html_ga710954199330fd56ce879479871de2dd"><div class="ttname"><a href="group___l_p_c17xx___p_w_m___parameters.html#ga710954199330fd56ce879479871de2dd">PWM_INT_CH_3</a></div><div class="ttdeci">#define PWM_INT_CH_3</div><div class="ttdoc">PWM interrupt channel 3. </div><div class="ttdef"><b>Definition:</b> <a href="xpwm_8h_source.html#l00731">xpwm.h:731</a></div></div>
</div><!-- fragment -->
<p>PWM interrupt flag mask. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00749">749</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a103126a4507b864043e6ae78daf76f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MATCH_INT_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PWM match interrupt. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00757">757</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4750a4a3351b8f2ff2a80eea336cfb25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MATCH_INT_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWM match interrupt. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00754">754</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab542956a90d3a87c3aeb8650b08c6a21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MATCH_RESET_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Don't reset counter when PWM match event occurs. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00763">763</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28935ab4220d4e683a9697810c6c201f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MATCH_RESET_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset counter when PWM match event occurs. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00760">760</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1394bcb9c03cd02a5855761abcceb44d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MATCH_STOP_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Don's stop counter when PWM match event occurs. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00769">769</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1419a32fbe2619ef4de484226008a97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MATCH_STOP_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop counter when PWM match event occurs. </p>

<p>Definition at line <a class="el" href="xpwm_8h_source.html#l00766">766</a> of file <a class="el" href="xpwm_8h_source.html">xpwm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
