[    7.980475] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.980517] RTW: hal_com_config_channel_plan chplan:0x20
[    8.064385] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.064398] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.064405] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.064412] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.064419] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.064425] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.064433] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.064439] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.064445] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.065651] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.085741] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.098911] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.114488] RTW: module init ret=0
[    8.751796] RTW: txpath=0x1, rxpath=0x1
[    8.751808] RTW: txpath_1ss:0x1, num:1
[    8.837620] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.523102] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.753455] RTW: start auth
[   10.760056] RTW: auth success, start assoc
[   10.765277] RTW: assoc success
[   10.765367] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.766849] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.766860] RTW: mac_id : 0
[   10.766865] RTW: wireless_mode : 0x0b
[   10.766871] RTW: mimo_type : 0
[   10.766877] RTW: static smps : N
[   10.766883] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.766888] RTW: rate_id : 3
[   10.766894] RTW: rssi : -1 (%), rssi_level : 0
[   10.766900] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.766906] RTW: disable_ra : N, disable_pt : N
[   10.766911] RTW: is_noisy : N
[   10.766917] RTW: txrx_state : 0
[   10.766923] RTW: curr_tx_rate : CCK_1M (L)
[   10.766929] RTW: curr_tx_bw : 20MHz
[   10.766934] RTW: curr_retry_ratio : 0
[   10.766940] RTW: ra_mask : 0x00000000000fffff
[   10.766940] 
[   10.770749] RTW: recv eapol packet 1/4
[   10.771917] RTW: send eapol packet 2/4
[   10.777589] RTW: recv eapol packet 3/4
[   10.777943] RTW: send eapol packet 4/4
[   10.779389] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.779673] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.531728] codec_codec_ctl: set repaly channel...
[   13.531767] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.531773] codec_codec_ctl: set sample rate...
[   13.531860] codec_codec_ctl: set device...
[   13.769162] codec_set_device: set device: speaker...
[   91.220419] TX ISP driver initializing with new subdevice management system...
[   91.220441] *** Frame generation work queue initialized ***
[   91.220447] *** CREATING VIC DEVICE STRUCTURE AND LINKING TO ISP CORE ***
[   91.220453] *** tx_isp_create_vic_device: Creating VIC device structure ***
[   91.220461] *** VIC DEVICE ALLOCATED: 85215800 (size=0x21c bytes) ***
[   91.220467] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[   91.220473] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[   91.220479] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[   91.220485] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[   91.220513] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   91.220519] *** Buffers will be allocated on-demand during QBUF operations ***
[   91.220524] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[   91.220530] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   91.220536] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   91.220541] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[   91.220547]   isp_dev->vic_dev = 85215800
[   91.220553]   vic_dev->sd.isp = 80514000
[   91.220558]   vic_dev->sd.ops = c06a8d34
[   91.220564]   vic_dev->vic_regs = b33e0000
[   91.220569]   vic_dev->state = 1
[   91.220575]   vic_dev dimensions = 1920x1080
[   91.220580] *** tx_isp_create_vic_device: VIC device creation complete ***
[   91.220585] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[   91.220591] *** VIN DEVICE CREATION DEFERRED TO tx_isp_core_probe (after memory mappings) ***
[   91.220597] *** This fixes the 'ISP core registers not available' error ***
[   91.226325] tx_isp_platform_probe called
[   91.237397] TX ISP driver initialized successfully
[   91.237408] Device nodes created:
[   91.237413]   /dev/tx-isp (major=10, minor=dynamic)
[   91.237418]   /proc/jz/isp/isp-w02
[   91.237423] I2C infrastructure prepared for dynamic sensor registration
[   91.237429] I2C devices will be created when sensors register via IOCTL
[   91.237433] *** INITIALIZING SUBDEVICE MANAGEMENT SYSTEM ***
[   91.237439] *** REGISTERING SUBDEVICES AT OFFSET 0x38 FOR tx_isp_video_link_stream ***
[   91.237445] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[   91.237455] VIC subdev: 85215800, ops: c06a8d34, video: c06a8d7c, s_stream: c0677438
[   91.237460] *** REGISTERED CORE SUBDEV AT INDEX 4 ***
[   91.237475] *** CORE DEV ALLOCATED AND LINKED DURING PROBE: 8116e000 ***
[   91.237481] *** REGISTERING PLATFORM DEVICES FOR DUAL IRQ SETUP (37 + 38) ***
[   91.239986] *** CSI platform device registered for IRQ 38 (isp-w02) ***
[   91.242810] *** VIC platform device registered for IRQ 37 (isp-m0) ***
[   91.245303] *** VIN platform device registered for IRQ 37 (isp-m0) ***
[   91.251717] *** FS platform device registered for IRQ 38 (isp-w02) ***
[   91.254204] *** Core platform device registered for IRQ 37 (isp-m0) ***
[   91.254217] *** ALL PLATFORM DEVICES REGISTERED - SHOULD SEE IRQ 37 + 38 IN /proc/interrupts ***
[   91.254223] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   91.254275] *** tx_isp_vic_probe: Starting VIC device probe ***
[   91.254283] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   91.254292] *** tx_isp_subdev_init: pdev=c06a81d8, sd=8116e400, ops=c06a8d34 ***
[   91.254298] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   91.254305] *** tx_isp_subdev_init: ops=c06a8d34, ops->core=c06a8d48 ***
[   91.254311] *** tx_isp_subdev_init: ops->core->init=c0660650 ***
[   91.254318] *** tx_isp_subdev_init: Set sd->dev=c06a81e8, sd->pdev=c06a81d8 ***
[   91.254325] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   91.254331] tx_isp_module_init: Module initialized for isp-w02
[   91.254337] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   91.254346] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a81d8, sd=8116e400, ourISPdev=80514000 ***
[   91.254353] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   91.254359] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   91.254364] *** DEBUG: About to check device name matches ***
[   91.254369] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   91.254376] *** DEBUG: Retrieved vic_dev from subdev data: 8116e400 ***
[   91.254382] *** DEBUG: About to set ourISPdev->vic_dev = 8116e400 ***
[   91.254388] *** DEBUG: ourISPdev before linking: 80514000 ***
[   91.254394] *** DEBUG: ourISPdev->vic_dev set to: 8116e400 ***
[   91.254399] *** VIC AUTO-LINK: Registering VIC IRQ immediately after device linking ***
[   91.254407] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-w02 ***
[   91.254413] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-w02) ***
[   91.254419] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   91.254426] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-w02 ***
[   91.254432] *** VIC AUTO-LINK: VIC IRQ registered successfully ***
[   91.254437] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   91.254443] *** VIC AUTO-LINK: Registers not mapped - cannot register interrupt ***
[   91.254449] *** tx_isp_vic_probe: VIC device initialized successfully ***
[   91.254455] VIC device: vic_dev=8116e400, size=676
[   91.254461]   sd: 8116e400
[   91.254466]   state: 1
[   91.259812] tx_isp_csi_probe
[   91.262971] VIN: vin_probe: starting VIN probe = 0x0
[   91.262985] VIN: vin_probe: registers mapped = 0x13300000
[   91.262992] VIN: vin_probe: IRQ obtained = 0x25
[   91.262997] VIN: vin_probe: VIN integrated into ISP core - no separate clock needed = 0x0
[   91.263004] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   91.263013] *** tx_isp_subdev_init: pdev=c06a7fb8, sd=85407800, ops=c06a9cf4 ***
[   91.263019] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   91.263026] *** tx_isp_subdev_init: ops=c06a9cf4, ops->core=c06a9d14 ***
[   91.263032] *** tx_isp_subdev_init: ops->core->init=c068309c ***
[   91.263039] *** tx_isp_subdev_init: Set sd->dev=c06a7fc8, sd->pdev=c06a7fb8 ***
[   91.263045] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06a9cf4 ***
[   91.263052] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06a8dbc ***
[   91.263059] tx_isp_module_init: Module initialized for isp-w01
[   91.263064] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   91.263073] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a7fb8, sd=85407800, ourISPdev=80514000 ***
[   91.263079] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   91.263086] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   91.263091] *** DEBUG: About to check device name matches ***
[   91.263097] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   91.263103] *** LINKED VIN device: 85407800 ***
[   91.263110] *** VIN SUBDEV OPS CONFIGURED: core=c06a9d14, video=c06a9d08, s_stream=c0683484 ***
[   91.263117] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   91.263123] VIN: vin_probe: VIN probe completed successfully = 0x0
[   91.266796] *** tx_isp_fs_probe: Memory-safe implementation ***
[   91.266810] *** tx_isp_subdev_init: CALLED for device 'tx-isp-fs' ***
[   91.266819] *** tx_isp_subdev_init: pdev=c06a7e40, sd=85407e00, ops=c06a8e74 ***
[   91.266825] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   91.266832] *** tx_isp_subdev_init: ops=c06a8e74, ops->core=c06a8e94 ***
[   91.266839] *** tx_isp_subdev_init: ops->core->init=c067885c ***
[   91.266845] *** tx_isp_subdev_init: Set sd->dev=c06a7e50, sd->pdev=c06a7e40 ***
[   91.266852] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06a8e74 ***
[   91.266859] *** tx_isp_subdev_init: ops->sensor=c06a8e88, csi_subdev_ops=c06a8dbc ***
[   91.266865] tx_isp_module_init: Module initialized for tx-isp-fs
[   91.266871] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   91.266879] *** tx_isp_request_irq: platform_get_irq returned 38 for device tx-isp-fs ***
[   91.266886] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: tx-isp-fs) ***
[   91.266893] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   91.266899] *** tx_isp_request_irq: IRQ 38 registered successfully for tx-isp-fs ***
[   91.266906] tx_isp_subdev_init: platform_get_resource returned c06a7f7c for device tx-isp-fs
[   91.266914] tx_isp_subdev_init: Memory resource found: start=0x13310000, end=0x1331ffff, size=0x00010000
[   91.266926] tx_isp_fs_probe: channel_count=0
[   91.266933] *** tx_isp_fs_probe: FS device created successfully (size=436, channels=0) ***
[   91.266938] *** FS PROBE COMPLETE - /proc/jz/isp/isp-fs SHOULD NOW BE AVAILABLE ***
[   91.270433] *** tx_isp_core_probe: SAFE implementation using proper struct member access ***
[   91.270456] *** tx_isp_core_probe: SAFE platform device setup ***
[   91.270464] *** tx_isp_core_probe: Platform devices configured - count=5 ***
[   91.270470] *** tx_isp_core_probe: Created safe platform data structure ***
[   91.270475] *** tx_isp_core_probe: Initializing core subdev with operations ***
[   91.270481] *** tx_isp_core_probe: Global ISP device set early for linking ***
[   91.270489] *** tx_isp_core_probe: Core subdev initialized with ops=c06a8b38 ***
[   91.270496] ***   - Core ops: start=c0671644, stop=c066fd5c, set_format=c06711e4 ***
[   91.270505] *** tx_isp_link_core_device: Linking core device 8116e800 to ISP device 85c4c000 ***
[   91.270511] *** tx_isp_link_core_device: Core device linked successfully ***
[   91.270517] *** Core subdev not found in subdev array - this may cause issues ***
[   91.270523] *** REGISTERED CORE SUBDEV AT INDEX 4 (sd=85c4c000) ***
[   91.270529] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   91.270537] *** tx_isp_subdev_init: pdev=c06a7d30, sd=85c4c000, ops=c06a8b38 ***
[   91.270543] *** tx_isp_subdev_init: ourISPdev=85c4c000 ***
[   91.270549] *** tx_isp_subdev_init: ops=c06a8b38, ops->core=c06a8b58 ***
[   91.270556] *** tx_isp_subdev_init: ops->core->init=c065eac8 ***
[   91.270563] *** tx_isp_subdev_init: Set sd->dev=c06a7d40, sd->pdev=c06a7d30 ***
[   91.270569] *** tx_isp_subdev_init: Core ISP subdev registered at slot 0 ***
[   91.270575] tx_isp_module_init: Module initialized for isp-m0
[   91.270581] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   91.270589] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   91.270596] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   91.270602] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   91.270609] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   91.270616] tx_isp_subdev_init: platform_get_resource returned c06a7e08 for device isp-m0
[   91.270624] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   91.270630] tx_isp_subdev_init: Skipping request_mem_region/ioremap for isp-m0; using shared core_regs when available
[   91.270636] *** tx_isp_core_probe: Subdev init SUCCESS ***
[   91.270642] *** tx_isp_core_probe: Channel count = 6 ***
[   91.270653] *** tx_isp_core_probe: Creating VIC device ***
[   91.270659] *** tx_isp_create_vic_device: Creating VIC device structure ***
[   91.270667] *** VIC DEVICE ALLOCATED: 8116ec00 (size=0x21c bytes) ***
[   91.270672] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[   91.270677] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[   91.270684] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[   91.270690] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[   91.270696] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   91.270701] *** Buffers will be allocated on-demand during QBUF operations ***
[   91.270707] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[   91.270713] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   91.270719] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   91.270724] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[   91.270730]   isp_dev->vic_dev = 8116ec00
[   91.270735]   vic_dev->sd.isp = 85c4c000
[   91.270741]   vic_dev->sd.ops = c06a8d34
[   91.270747]   vic_dev->vic_regs = b33e0000
[   91.270752]   vic_dev->state = 1
[   91.270757]   vic_dev dimensions = 1920x1080
[   91.270763] *** tx_isp_create_vic_device: VIC device creation complete ***
[   91.270768] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[   91.270773] *** tx_isp_core_probe: VIC device created successfully ***
[   91.270779] *** tx_isp_core_probe: Calling sensor_early_init ***
[   91.270784] sensor_early_init: Preparing sensor infrastructure
[   91.270789] *** tx_isp_core_probe: Basic initialization complete ***
[   91.270795] ***   - Core device size: 13464 bytes ***
[   91.270800] ***   - Channel count: 6 ***
[   91.270806] ***   - Global ISP device set: 85c4c000 ***
[   91.270811] *** tx_isp_core_probe: Setting up ISP memory mappings FIRST ***
[   91.270817] Initializing ISP memory mappings
[   91.270821] ISP core registers mapped at 0x13300000
[   91.270827] VIC registers mapped at 0x10023000
[   91.270831] CSI registers mapped at 0x10022000
[   91.270837] PHY registers mapped at 0x10021000
[   91.270841] All ISP memory mappings initialized successfully
[   91.270847] *** tx_isp_core_probe: ISP memory mappings initialized successfully ***
[   91.270853] *** tx_isp_core_probe: Global ISP device updated with register base ***
[   91.270858] *** tx_isp_core_probe: Calling isp_core_tuning_init AFTER memory mappings ***
[   91.270864] isp_core_tuning_init: Initializing tuning data structure
[   91.270879] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[   91.270885] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   91.270891] *** SAFE: mode_flag properly initialized using struct member access ***
[   91.270896] *** tx_isp_core_probe: Creating VIN device (after memory mappings) ***
[   91.270902] *** tx_isp_create_vin_device: Creating VIN device structure ***
[   91.270911] *** VIN USING ISP CORE REGISTERS: b3300000 (no separate mapping needed) ***
[   91.270917] *** VIN subdev operations set: c06a9cf4 ***
[   91.270922] *** VIN DEVICE CREATED AND CONNECTED TO ISP DEVICE ***
[   91.270930] VIN device: 8543ba00, base: b3300000, irq: 37, state: 1
[   91.270936] *** CRITICAL: isp_dev->vin_dev = 8543ba00 (should not be null!) ***
[   91.270941] *** tx_isp_core_probe: VIN device created successfully ***
[   91.270947] *** tx_isp_core_probe: About to create frame sync workqueue ***
[   91.276722] *** tx_isp_core_probe: Frame sync workqueue created successfully at 854e9700 ***
[   91.276735] *** tx_isp_core_probe: Frame sync work initialized at c06aa99c ***
[   91.276740] *** tx_isp_core_probe: Frame sync work queue initialized with dedicated workqueue ***
[   91.276746] *** tx_isp_core_probe: Skipping direct frame sync test during probe ***
[   91.276751] *** tx_isp_core_probe: Calling tx_isp_create_graph_and_nodes ***
[   91.276757] tx_isp_create_graph_and_nodes: Redirecting to new subdevice management system
[   91.276763] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[   91.276769] tx_isp_create_subdev_graph: No subdevices registered, creating basic setup
[   91.276775] tx_isp_create_basic_pipeline: Creating basic CSI->VIC pipeline
[   91.276780] Initializing CSI device
[   91.276787] CSI device initialized
[   91.276792] Initializing VIC device
[   91.276797] VIC device initialized
[   91.276803] Setting up ISP processing pipeline: CSI -> VIC -> Output
[   91.276807] CSI device ready for configuration
[   91.276813] VIC device ready for configuration
[   91.276817] Setting up media entity links
[   91.276822] Initializing subdevice pads
[   91.276827] CSI pad 0: OUTPUT -> VIC pad 0
[   91.276831] VIC pad 0: INPUT <- CSI pad 0
[   91.276837] VIC pad 1: OUTPUT -> Capture interface
[   91.276841] Subdevice pads initialized
[   91.276846] Creating subdevice links
[   91.276853] Registering link: csi_output[0] -> vic_input[0] (flags=0x1)
[   91.276859] Link enabled and configured
[   91.276863] Created CSI->VIC link successfully
[   91.276868] Subdevice links created
[   91.276873] Media entity links setup completed
[   91.276878] Configuring default link routing
[   91.276883] Default routing: Sensor -> CSI -> VIC -> Capture
[   91.276888] Configuring format propagation
[   91.276893] Format propagation configured
[   91.276898] Default link routing configured
[   91.276903] ISP pipeline setup completed
[   91.276908] tx_isp_create_basic_pipeline: Basic pipeline created successfully
[   91.276914] *** tx_isp_core_probe: tx_isp_create_graph_and_nodes SUCCESS ***
[   91.276919] *** tx_isp_core_probe: Creating frame channel devices ***
[   91.276925] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   91.277259] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   91.286991] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   91.289529] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   91.292221] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   91.292232] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   91.292238] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   91.292243] *** tx_isp_core_probe: Creating ISP proc entries ***
[   91.292249] *** tx_isp_create_proc_entries: Creating proc entries to match reference driver ***
[   91.292275] Created proc entry: /proc/jz/isp/isp-w00
[   91.292283] Created proc entry: /proc/jz/isp/isp-w01
[   91.292291] *** CREATED PROC ENTRY: /proc/jz/isp/isp-w02 (CRITICAL FOR VIC FUNCTIONALITY) ***
[   91.292299] *** CREATED PROC ENTRY: /proc/jz/isp/isp-fs (CRITICAL FOR FS FUNCTIONALITY) ***
[   91.292308] *** CREATED PROC ENTRY: /proc/jz/isp/isp-m0 (CRITICAL FOR M0 FUNCTIONALITY) ***
[   91.292315] Created proc entry: /proc/jz/isp/csi
[   91.292323] Created proc entry: /proc/jz/isp/vic
[   91.292328] *** ALL PROC ENTRIES CREATED SUCCESSFULLY - MATCHES REFERENCE DRIVER LAYOUT ***
[   91.292333] *** /proc/jz/isp/ now contains: isp-w00, isp-w01, isp-w02, isp-fs, isp-m0, csi, vic ***
[   91.292339] *** tx_isp_core_probe: ISP proc entries created successfully ***
[   91.292345] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   91.292351] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   91.292359] tisp_code_create_tuning_node: Allocated dynamic major 251
[   91.300366] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   91.300377] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   91.303185] All ISP subdev platform drivers registered successfully
[   91.303199] *** SUBDEV PLATFORM DRIVERS INITIALIZED - CSI/VIC/VIN/CORE DRIVERS REGISTERED ***
[   91.303205] *** tx_isp_init_subdev_registry: Initializing subdevice registry ***
[   91.303218] tx_isp_subdev_register: Registered subdevice 'tx-isp-csi' (type=1, id=0)
[   91.303225] Registered subdevice: tx-isp-csi (pdev=c06a80c8)
[   91.303234] tx_isp_subdev_register: Registered subdevice 'isp-w02' (type=1, id=1)
[   91.303241] Registered subdevice: isp-w02 (pdev=c06a81d8)
[   91.303249] tx_isp_subdev_register: Registered subdevice 'tx-isp-vin' (type=1, id=2)
[   91.303256] Registered subdevice: tx-isp-vin (pdev=c06a7fb8)
[   91.303264] tx_isp_subdev_register: Registered subdevice 'tx-isp-fs' (type=1, id=3)
[   91.303271] Registered subdevice: tx-isp-fs (pdev=c06a7e40)
[   91.303283] tx_isp_subdev_register: Registered subdevice 'tx-isp-core' (type=2, id=4)
[   91.303290] Registered subdevice: tx-isp-core (pdev=c06a7d30)
[   91.303296] *** tx_isp_init_subdev_registry: Registry initialized with 5 subdevices ***
[   91.303301] *** SUBDEVICE REGISTRY INITIALIZED SUCCESSFULLY ***
[   91.303307] *** INITIALIZING CSI AS PROPER SUBDEV FOR MIPI INTERFACE ***
[   91.303313] *** csi_device_probe: EXACT Binary Ninja tx_isp_csi_probe implementation ***
[   91.303323] *** CSI BASIC REGISTERS MAPPED: 0x10022000 -> b0022000 ***
[   91.303329] *** ISP CSI REGISTERS MAPPED: b0029600 (Binary Ninja +0x13c region) ***
[   91.303335] *** CSI device structure initialized: ***
[   91.303339]   Size: 0x148 bytes
[   91.303345]   Basic regs (+0xb8): b0022000 (0x10022000)
[   91.303351]   ISP CSI regs (+0x13c): b0029600
[   91.303356]   State (+0x128): 1
[   91.303361] *** CRITICAL: LINKING CSI DEVICE TO ISP DEVICE ***
[   91.303367] *** CSI DEVICE LINKED: isp_dev->csi_dev = 8116f400 ***
[   91.303372] *** CRITICAL: INITIALIZING CSI HARDWARE AFTER DEVICE CREATION ***
[   91.303378] *** CSI: State updated to 2 for hardware initialization ***
[   91.303386] csi_core_ops_init: sd=8116f400, csi_dev=8116f400, enable=1
[   91.303392] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   91.303398] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   91.303403] csi_core_ops_init: No sensor attributes available; skipping CSI init.
[   91.303409] *** CSI: Hardware initialization completed successfully ***
[   91.303415] *** CSI: Final state = 2 ***
[   91.303420] *** csi_device_probe: Binary Ninja CSI device created successfully ***
[   91.303425] *** POPULATING SUBDEV ARRAY USING SAFE STRUCT MEMBER ACCESS ***
[   91.303431] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[   91.303436] *** REGISTERED CSI SUBDEV AT INDEX 1 WITH VIDEO OPS ***
[   91.303445] CSI subdev: 8116f400, ops=c06a8dbc, video=c06a8de4, s_stream=c0678530
[   91.303450] *** SUBDEV ARRAY POPULATED SAFELY - tx_isp_video_link_stream SHOULD NOW WORK! ***
[   91.303456] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[   91.303461] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[   91.303469] *** tx_isp_request_irq: platform_get_irq returned 37 for device tx-isp ***
[   91.303476] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: tx-isp) ***
[   91.303483] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   91.303489] *** tx_isp_request_irq: IRQ 37 registered successfully for tx-isp ***
[   91.303495] *** Hardware interrupts initialized with Binary Ninja method (IRQ 0) ***
[   91.303500] *** HARDWARE INTERRUPT INITIALIZATION COMPLETE ***
[   91.303505] *** SHOULD SEE BOTH IRQ 37 AND 38 IN /proc/interrupts NOW ***
[   91.303511] *** REGISTERING BOTH IRQ HANDLERS (37 + 38) FOR COMPLETE INTERRUPT SUPPORT ***
[   91.305743] *** SUCCESS: IRQ 37 (isp-m0) REGISTERED ***
[   91.310244] *** SUCCESS: IRQ 38 (isp-w02) REGISTERED ***
[   91.310253] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   91.310259] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   91.310265] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   91.310270] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   91.310276] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   91.310281] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   91.310287] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[   91.310293] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   91.310298] tisp_code_create_tuning_node: Device already created, skipping
[   91.310304] *** ISP M0 TUNING DEVICE NODE CREATED SUCCESSFULLY ***
[   91.310309] *** CREATING SUBDEVICE GRAPH WITH NEW MANAGEMENT SYSTEM ***
[   91.310315] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[   91.310322] tx_isp_create_subdev_graph: Processing 5 registered subdevices
[   91.310329] tx_isp_init_source_subdev: tx-isp-csi stored at index 0
[   91.310336] tx_isp_init_source_subdev: isp-w02 stored at index 1
[   91.310342] tx_isp_init_source_subdev: tx-isp-vin stored at index 2
[   91.310349] tx_isp_init_source_subdev: tx-isp-fs stored at index 3
[   91.310358] tx_isp_create_subdev_link: Linking tx-isp-core (src=84ce1c00, dst=85f4f000)
[   91.310365] tx_isp_init_sink_subdev: Created link source[1] -> tx-isp-core[4]
[   91.310371] *** tx_isp_create_subdev_graph: Graph creation completed successfully ***
[   91.310376] *** SUBDEVICE GRAPH CREATED - FRAME DEVICES SHOULD NOW EXIST ***
[   91.310382] *** INITIALIZING V4L2 VIDEO DEVICES FOR ENCODER SUPPORT ***
[   91.310387] *** Initializing TX-ISP V4L2 video devices ***
[   91.310393] *** Creating V4L2 video device for channel 0 ***
[   91.310758] *** V4L2 video device created: /dev/video0 for channel 0 ***
[   91.310769] *** Creating V4L2 video device for channel 1 ***
[   91.316604] *** V4L2 video device created: /dev/video1 for channel 1 ***
[   91.316615] *** TX-ISP V4L2 devices initialized successfully ***
[   91.316621] *** V4L2 VIDEO DEVICES CREATED - /dev/video0, /dev/video1 NOW AVAILABLE ***
[   91.316626] TX ISP driver ready with new subdevice management system
[   92.187451] === gc2053 SENSOR MODULE INIT ===
[   92.189943] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &^C

root@ing-wyze-cam3-a000 ~# insmod /opt/tx-isp-tr^Ce.ko 

root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   91.310322] tx_isp_create_subdev_graph: Processing 5 registered subdevices
[   91.310329] tx_isp_init_source_subdev: tx-isp-csi stored at index 0
[   91.310336] tx_isp_init_source_subdev: isp-w02 stored at index 1
[   91.310342] tx_isp_init_source_subdev: tx-isp-vin stored at index 2
[   91.310349] tx_isp_init_source_subdev: tx-isp-fs stored at index 3
[   91.310358] tx_isp_create_subdev_link: Linking tx-isp-core (src=84ce1c00, dst=85f4f000)
[   91.310365] tx_isp_init_sink_subdev: Created link source[1] -> tx-isp-core[4]
[   91.310371] *** tx_isp_create_subdev_graph: Graph creation completed successfully ***
[   91.310376] *** SUBDEVICE GRAPH CREATED - FRAME DEVICES SHOULD NOW EXIST ***
[   91.310382] *** INITIALIZING V4L2 VIDEO DEVICES FOR ENCODER SUPPORT ***
[   91.310387] *** Initializing TX-ISP V4L2 video devices ***
[   91.310393] *** Creating V4L2 video device for channel 0 ***
[   91.310758] *** V4L2 video device created: /dev/video0 for channel 0 ***
[   91.310769] *** Creating V4L2 video device for channel 1 ***
[   91.316604] *** V4L2 video device created: /dev/video1 for channel 1 ***
[   91.316615] *** TX-ISP V4L2 devices initialized successfully ***
[   91.316621] *** V4L2 VIDEO DEVICES CREATED - /dev/video0, /dev/video1 NOW AVAILABLE ***
[   91.316626] TX ISP driver ready with new subdevice management system
[   92.187451] === gc2053 SENSOR MODULE INIT ===
[   92.189943] gc2053 I2C driver registered, waiting for device creation by ISP
[  100.708009] ISP opened successfully
[  100.708347] ISP IOCTL: cmd=0x805056c1 arg=0x77dffd60
[  100.708361] subdev_sensor_ops_ioctl: cmd=0x2000000
[  100.708367] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  100.708373] *** Creating I2C sensor device on adapter 0 ***
[  100.708381] *** Creating I2C device: gc2053 at 0x37 ***
[  100.708387] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  100.708395] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  100.708401] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  100.719473] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  100.719777] === GC2053 SENSOR PROBE START ===
[  100.719794] sensor_probe: client=85210f00, addr=0x37, adapter=84074c10 (i2c0)
[  100.719800] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  100.719805] Requesting reset GPIO 18
[  100.719814] GPIO reset sequence: HIGH -> LOW -> HIGH
[  100.940311] GPIO reset sequence completed successfully
[  100.940323] === GPIO INITIALIZATION COMPLETE ===
[  100.940334] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  100.940349] sensor_probe: data_interface=1, sensor_max_fps=30
[  100.940355] sensor_probe: MIPI 30fps
[  100.940362] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  100.940370] *** tx_isp_subdev_init: pdev=c06ca168, sd=8047c800, ops=c06ca248 ***
[  100.940376] *** tx_isp_subdev_init: ourISPdev=85c4c000 ***
[  100.940383] *** tx_isp_subdev_init: ops=c06ca248, ops->core=c06ca274 ***
[  100.940389] *** tx_isp_subdev_init: ops->core->init=c06c76bc ***
[  100.940396] *** tx_isp_subdev_init: Set sd->dev=c06ca178, sd->pdev=c06ca168 ***
[  100.940403] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06ca248, ops->sensor=c06ca25c ***
[  100.940409] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  100.940416] *** tx_isp_subdev_init: SENSOR subdev registered at slot 2, sd=8047c800 ***
[  100.940423] *** tx_isp_subdev_init: SENSOR ops=c06ca248, ops->sensor=c06ca25c ***
[  100.940429] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  100.940435] tx_isp_module_init: Module initialized for (null)
[  100.940441] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  100.940449] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ca168, sd=8047c800, ourISPdev=85c4c000 ***
[  100.940457] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85c4c000 ***
[  100.940463] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  100.940467] *** DEBUG: About to check device name matches ***
[  100.940475] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  100.940481] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  100.940488] *** SENSOR subdev: 8047c800, ops: c06ca248 ***
[  100.940494] *** SENSOR ops->sensor: c06ca25c ***
[  100.940499] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  100.940505] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  100.940580] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  100.940589] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  100.940595] sensor_probe: I2C client association complete
[  100.940603]   sd=8047c800, client=85210f00, addr=0x37, adapter=i2c0
[  100.940609] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  100.940617] sensor_read: reg=0xf0, client=85210f00, adapter=i2c0, addr=0x37
[  100.941027] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  100.941035] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  100.941041] *** SUCCESS: I2C communication working after GPIO reset! ***
[  100.941049] sensor_read: reg=0xf1, client=85210f00, adapter=i2c0, addr=0x37
[  100.941538] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  100.941545] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  100.941551] === I2C COMMUNICATION TEST COMPLETE ===
[  100.941559] Registering gc2053 with ISP framework (sd=8047c800, sensor=8047c800)
[  100.941565] gc2053 registered with ISP framework successfully
[  100.941585] *** MIPS-SAFE: I2C device created successfully at 0x85210f00 ***
[  100.941593] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  100.941599] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  100.941606] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  100.941613] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  100.941647] ISP IOCTL: cmd=0xc050561a arg=0x7fae22f8
[  100.941655] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  100.941662] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  100.941670] ISP IOCTL: cmd=0xc050561a arg=0x7fae22f8
[  100.941676] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  100.941682] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  100.941690] ISP IOCTL: cmd=0xc0045627 arg=0x7fae2350
[  100.941697] TX_ISP_SENSOR_SET_INPUT
[  100.941706] ISP IOCTL: cmd=0x800856d5 arg=0x7fae2348
[  100.941713] ISP buffer calculation: width=1920 height=1080 memopt=0
[  100.941719] *** BUFFER: Using NV12 calculation (width*height*3/2) ***
[  100.941726] *** NV12 BUFFER: 1920 x 1080 -> 3110400 bytes -> 3110400 aligned ***
[  100.941733] ISP calculated buffer size: 3110400 bytes (0x2f7600)
[  101.013758] ISP IOCTL: cmd=0x800856d4 arg=0x7fae2348
[  101.013773] TX_ISP_SET_BUF(legacy) recorded base=0x6300000 frame_size=3110400 for channel 0
[  101.013781] TX_ISP_SET_BUF(legacy) global cache: ch=0 base=0x6300000 step=3110400
[  101.013787] *** TX_ISP_SET_BUF ch0: Pre-program VIC slots base=0x6300000 step=3110400 ***
[  101.013796] *** TX_ISP_SET_BUF ch0: Using VIC hardware stride calculation: w=1920 h=1080 vic_stride=3840 step=6220800 ***
[  101.013803] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.013809] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.013815] *** vic_event_handler: Processing event 0x3000008 ***
[  101.013822] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[  101.013830] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[  101.013838] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.013844] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.013850] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.013856] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.013862] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.013868] *** vic_event_handler: Processing event 0x3000008 ***
[  101.013875] VIC EVENT: QBUF -> entry addr=0x68eec00 idx=1 (calling ispvic_frame_channel_qbuf)
[  101.013883] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x68eec00 -> VIC[0x31c] (slot 1) ***
[  101.013889] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.013894] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.013900] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.013907] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.013913] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.013919] *** vic_event_handler: Processing event 0x3000008 ***
[  101.013925] VIC EVENT: QBUF -> entry addr=0x6edd800 idx=2 (calling ispvic_frame_channel_qbuf)
[  101.013933] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6edd800 -> VIC[0x320] (slot 2) ***
[  101.013939] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.013945] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.013950] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.013957] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.013963] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.013969] *** vic_event_handler: Processing event 0x3000008 ***
[  101.013975] VIC EVENT: QBUF -> entry addr=0x74cc400 idx=3 (calling ispvic_frame_channel_qbuf)
[  101.013983] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x74cc400 -> VIC[0x324] (slot 3) ***
[  101.013989] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.013995] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.014001] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.014007] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.014013] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.014019] *** vic_event_handler: Processing event 0x3000008 ***
[  101.014025] VIC EVENT: QBUF -> entry addr=0x7abb000 idx=4 (calling ispvic_frame_channel_qbuf)
[  101.014033] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x7abb000 -> VIC[0x328] (slot 4) ***
[  101.014039] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.014045] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.014051] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.014056] *** TX_ISP_SET_BUF ch0: Programmed all 5 VIC slots (C6-CA) with VIC stride calculation ***
[  101.014290] ISP IOCTL: cmd=0x40045626 arg=0x7fae2360
[  101.014303] subdev_sensor_ops_ioctl: cmd=0x2000003
[  101.014309] *** subdev_sensor_ops_ioctl: Handling 0x2000003 (sensor info) ***
[  101.014317] ISP IOCTL: cmd=0x80045612 arg=0x0
[  101.014324] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  101.014329] === ISP Subdevice Array Status ===
[  101.014337]   [0]: unknown (sd=85c4eecc)
[  101.014343]   [1]: unknown (sd=8116f400)
[  101.014351]   [2]: gc2053 (sd=8047c800)
[  101.014355]   [3]: (empty)
[  101.014362]   [4]: isp-m0 (sd=85c4c000)
[  101.014369]   [5]: gc2053 (sd=8047c800)
[  101.014374]   [6]: (empty)
[  101.014379]   [7]: (empty)
[  101.014384]   [8]: (empty)
[  101.014389]   [9]: (empty)
[  101.014394]   [10]: (empty)
[  101.014399]   [11]: (empty)
[  101.014405]   [12]: (empty)
[  101.014409]   [13]: (empty)
[  101.014415]   [14]: (empty)
[  101.014420]   [15]: (empty)
[  101.014425] === End Subdevice Array ===
[  101.014429] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  101.014435] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  101.014441] *** ispcore_activate_module: Fixed for our struct layouts ***
[  101.014447] *** VIC device in state 1, proceeding with activation ***
[  101.014451] *** CLOCK CONFIGURATION SECTION ***
[  101.014457] *** SUBDEVICE VALIDATION SECTION ***
[  101.014462] VIC device state set to 2 (activated)
[  101.014467] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  101.014472] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  101.014477] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  101.014483] *** SUBDEVICE INITIALIZATION LOOP ***
[  101.014488] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  101.014494] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  101.014502] *** SENSOR_INIT: gc2053 enable=1 ***
[  101.014510] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  101.014517] *** CALLING SENSOR_WRITE_ARRAY WITH c06cae20 (should be 137 registers) ***
[  101.014527] sensor_write: reg=0xfe val=0x80, client=85210f00, adapter=i2c0, addr=0x37
[  101.014851] sensor_write: reg=0xfe val=0x80 SUCCESS
[  101.014859] sensor_write_array: reg[1] 0xfe=0x80 OK
[  101.014869] sensor_write: reg=0xfe val=0x80, client=85210f00, adapter=i2c0, addr=0x37
[  101.015188] sensor_write: reg=0xfe val=0x80 SUCCESS
[  101.015195] sensor_write_array: reg[2] 0xfe=0x80 OK
[  101.015204] sensor_write: reg=0xfe val=0x80, client=85210f00, adapter=i2c0, addr=0x37
[  101.015517] sensor_write: reg=0xfe val=0x80 SUCCESS
[  101.015525] sensor_write_array: reg[3] 0xfe=0x80 OK
[  101.015533] sensor_write: reg=0xfe val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.015846] sensor_write: reg=0xfe val=0x00 SUCCESS
[  101.015853] sensor_write_array: reg[4] 0xfe=0x00 OK
[  101.015861] sensor_write: reg=0xf2 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.016175] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  101.016181] sensor_write_array: reg[5] 0xf2=0x00 OK
[  101.016190] sensor_write: reg=0xf3 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.016503] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  101.016510] sensor_write_array: reg[6] 0xf3=0x00 OK
[  101.016518] sensor_write: reg=0xf4 val=0x36, client=85210f00, adapter=i2c0, addr=0x37
[  101.016831] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  101.016838] sensor_write_array: reg[7] 0xf4=0x36 OK
[  101.016847] sensor_write: reg=0xf5 val=0xc0, client=85210f00, adapter=i2c0, addr=0x37
[  101.020200] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  101.020212] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  101.020223] sensor_write: reg=0xf6 val=0x44, client=85210f00, adapter=i2c0, addr=0x37
[  101.020569] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  101.020578] sensor_write_array: reg[9] 0xf6=0x44 OK
[  101.020587] sensor_write: reg=0xf7 val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.020907] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  101.020914] sensor_write_array: reg[10] 0xf7=0x01 OK
[  101.020922] sensor_write: reg=0xf8 val=0x68, client=85210f00, adapter=i2c0, addr=0x37
[  101.021234] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  101.021243] sensor_write: reg=0xf9 val=0x40, client=85210f00, adapter=i2c0, addr=0x37
[  101.021556] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  101.021565] sensor_write: reg=0xfc val=0x8e, client=85210f00, adapter=i2c0, addr=0x37
[  101.021878] sensor_write: reg=0xfc val=0x8e SUCCESS
[  101.021887] sensor_write: reg=0xfe val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.022199] sensor_write: reg=0xfe val=0x00 SUCCESS
[  101.022208] sensor_write: reg=0x87 val=0x18, client=85210f00, adapter=i2c0, addr=0x37
[  101.022825] sensor_write: reg=0x87 val=0x18 SUCCESS
[  101.022839] sensor_write: reg=0xee val=0x30, client=85210f00, adapter=i2c0, addr=0x37
[  101.030354] sensor_write: reg=0xee val=0x30 SUCCESS
[  101.030371] sensor_write: reg=0xd0 val=0xb7, client=85210f00, adapter=i2c0, addr=0x37
[  101.030687] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  101.030696] sensor_write: reg=0x03 val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.031008] sensor_write: reg=0x03 val=0x04 SUCCESS
[  101.031016] sensor_write: reg=0x04 val=0x60, client=85210f00, adapter=i2c0, addr=0x37
[  101.031332] sensor_write: reg=0x04 val=0x60 SUCCESS
[  101.031341] sensor_write: reg=0x05 val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.031654] sensor_write: reg=0x05 val=0x04 SUCCESS
[  101.031663] sensor_write: reg=0x06 val=0x4c, client=85210f00, adapter=i2c0, addr=0x37
[  101.031976] sensor_write: reg=0x06 val=0x4c SUCCESS
[  101.031985] sensor_write: reg=0x07 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.032297] sensor_write: reg=0x07 val=0x00 SUCCESS
[  101.032306] sensor_write: reg=0x08 val=0x11, client=85210f00, adapter=i2c0, addr=0x37
[  101.032619] sensor_write: reg=0x08 val=0x11 SUCCESS
[  101.032627] sensor_write: reg=0x09 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.032940] sensor_write: reg=0x09 val=0x00 SUCCESS
[  101.032948] sensor_write: reg=0x0a val=0x02, client=85210f00, adapter=i2c0, addr=0x37
[  101.033261] sensor_write: reg=0x0a val=0x02 SUCCESS
[  101.033269] sensor_write: reg=0x0b val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.033583] sensor_write: reg=0x0b val=0x00 SUCCESS
[  101.033591] sensor_write: reg=0x0c val=0x02, client=85210f00, adapter=i2c0, addr=0x37
[  101.033903] sensor_write: reg=0x0c val=0x02 SUCCESS
[  101.033912] sensor_write: reg=0x0d val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.034225] sensor_write: reg=0x0d val=0x04 SUCCESS
[  101.034233] sensor_write: reg=0x0e val=0x40, client=85210f00, adapter=i2c0, addr=0x37
[  101.034546] sensor_write: reg=0x0e val=0x40 SUCCESS
[  101.034555] sensor_write: reg=0x12 val=0xe2, client=85210f00, adapter=i2c0, addr=0x37
[  101.034868] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  101.034876] sensor_write: reg=0x13 val=0x16, client=85210f00, adapter=i2c0, addr=0x37
[  101.035189] sensor_write: reg=0x13 val=0x16 SUCCESS
[  101.035198] sensor_write: reg=0x19 val=0x0a, client=85210f00, adapter=i2c0, addr=0x37
[  101.035510] sensor_write: reg=0x19 val=0x0a SUCCESS
[  101.035519] sensor_write: reg=0x21 val=0x1c, client=85210f00, adapter=i2c0, addr=0x37
[  101.035832] sensor_write: reg=0x21 val=0x1c SUCCESS
[  101.035840] sensor_write: reg=0x28 val=0x0a, client=85210f00, adapter=i2c0, addr=0x37
[  101.036158] sensor_write: reg=0x28 val=0x0a SUCCESS
[  101.036166] sensor_write: reg=0x29 val=0x24, client=85210f00, adapter=i2c0, addr=0x37
[  101.036480] sensor_write: reg=0x29 val=0x24 SUCCESS
[  101.036488] sensor_write: reg=0x2b val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.036801] sensor_write: reg=0x2b val=0x04 SUCCESS
[  101.036810] sensor_write: reg=0x32 val=0xf8, client=85210f00, adapter=i2c0, addr=0x37
[  101.037122] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  101.037131] sensor_write: reg=0x37 val=0x03, client=85210f00, adapter=i2c0, addr=0x37
[  101.040353] sensor_write: reg=0x37 val=0x03 SUCCESS
[  101.040370] sensor_write: reg=0x39 val=0x15, client=85210f00, adapter=i2c0, addr=0x37
[  101.040742] sensor_write: reg=0x39 val=0x15 SUCCESS
[  101.040752] sensor_write: reg=0x43 val=0x07, client=85210f00, adapter=i2c0, addr=0x37
[  101.041068] sensor_write: reg=0x43 val=0x07 SUCCESS
[  101.041077] sensor_write: reg=0x44 val=0x40, client=85210f00, adapter=i2c0, addr=0x37
[  101.041391] sensor_write: reg=0x44 val=0x40 SUCCESS
[  101.041400] sensor_write: reg=0x46 val=0x0b, client=85210f00, adapter=i2c0, addr=0x37
[  101.041712] sensor_write: reg=0x46 val=0x0b SUCCESS
[  101.041721] sensor_write: reg=0x4b val=0x20, client=85210f00, adapter=i2c0, addr=0x37
[  101.042034] sensor_write: reg=0x4b val=0x20 SUCCESS
[  101.042043] sensor_write: reg=0x4e val=0x08, client=85210f00, adapter=i2c0, addr=0x37
[  101.042356] sensor_write: reg=0x4e val=0x08 SUCCESS
[  101.042364] sensor_write: reg=0x55 val=0x20, client=85210f00, adapter=i2c0, addr=0x37
[  101.042678] sensor_write: reg=0x55 val=0x20 SUCCESS
[  101.042686] sensor_write: reg=0x66 val=0x05, client=85210f00, adapter=i2c0, addr=0x37
[  101.043007] sensor_write: reg=0x66 val=0x05 SUCCESS
[  101.043016] sensor_write: reg=0x67 val=0x05, client=85210f00, adapter=i2c0, addr=0x37
[  101.043940] sensor_write: reg=0x67 val=0x05 SUCCESS
[  101.043952] sensor_write: reg=0x77 val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.044268] sensor_write: reg=0x77 val=0x01 SUCCESS
[  101.044278] sensor_write: reg=0x78 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.050350] sensor_write: reg=0x78 val=0x00 SUCCESS
[  101.050367] sensor_write: reg=0x7c val=0x93, client=85210f00, adapter=i2c0, addr=0x37
[  101.050671] sensor_write: reg=0x7c val=0x93 SUCCESS
[  101.050679] sensor_write_array: reg[50] 0x7c=0x93 OK
[  101.050688] sensor_write: reg=0x8c val=0x12, client=85210f00, adapter=i2c0, addr=0x37
[  101.051000] sensor_write: reg=0x8c val=0x12 SUCCESS
[  101.051008] sensor_write: reg=0x8d val=0x92, client=85210f00, adapter=i2c0, addr=0x37
[  101.051322] sensor_write: reg=0x8d val=0x92 SUCCESS
[  101.051331] sensor_write: reg=0x90 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.051644] sensor_write: reg=0x90 val=0x00 SUCCESS
[  101.051652] sensor_write: reg=0x41 val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.051966] sensor_write: reg=0x41 val=0x04 SUCCESS
[  101.051974] sensor_write: reg=0x42 val=0x9d, client=85210f00, adapter=i2c0, addr=0x37
[  101.052287] sensor_write: reg=0x42 val=0x9d SUCCESS
[  101.052296] sensor_write: reg=0x9d val=0x10, client=85210f00, adapter=i2c0, addr=0x37
[  101.052608] sensor_write: reg=0x9d val=0x10 SUCCESS
[  101.052617] sensor_write: reg=0xce val=0x7c, client=85210f00, adapter=i2c0, addr=0x37
[  101.052930] sensor_write: reg=0xce val=0x7c SUCCESS
[  101.052939] sensor_write: reg=0xd2 val=0x41, client=85210f00, adapter=i2c0, addr=0x37
[  101.053252] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  101.053260] sensor_write: reg=0xd3 val=0xdc, client=85210f00, adapter=i2c0, addr=0x37
[  101.053574] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  101.053582] sensor_write: reg=0xe6 val=0x50, client=85210f00, adapter=i2c0, addr=0x37
[  101.060486] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  101.060502] sensor_write: reg=0xb6 val=0xc0, client=85210f00, adapter=i2c0, addr=0x37
[  101.060807] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  101.060817] sensor_write: reg=0xb0 val=0x70, client=85210f00, adapter=i2c0, addr=0x37
[  101.061132] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  101.061140] sensor_write: reg=0xb1 val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.061454] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  101.061462] sensor_write: reg=0xb2 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.061776] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  101.061784] sensor_write: reg=0xb3 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.062098] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  101.062106] sensor_write: reg=0xb4 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.062420] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  101.062428] sensor_write: reg=0xb8 val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.062741] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  101.062750] sensor_write: reg=0xb9 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.063074] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  101.063084] sensor_write: reg=0x26 val=0x30, client=85210f00, adapter=i2c0, addr=0x37
[  101.063398] sensor_write: reg=0x26 val=0x30 SUCCESS
[  101.063406] sensor_write: reg=0xfe val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.063720] sensor_write: reg=0xfe val=0x01 SUCCESS
[  101.063728] sensor_write: reg=0x40 val=0x23, client=85210f00, adapter=i2c0, addr=0x37
[  101.070347] sensor_write: reg=0x40 val=0x23 SUCCESS
[  101.070363] sensor_write: reg=0x55 val=0x07, client=85210f00, adapter=i2c0, addr=0x37
[  101.070736] sensor_write: reg=0x55 val=0x07 SUCCESS
[  101.070746] sensor_write: reg=0x60 val=0x40, client=85210f00, adapter=i2c0, addr=0x37
[  101.071060] sensor_write: reg=0x60 val=0x40 SUCCESS
[  101.071068] sensor_write: reg=0xfe val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.071385] sensor_write: reg=0xfe val=0x04 SUCCESS
[  101.071394] sensor_write: reg=0x14 val=0x78, client=85210f00, adapter=i2c0, addr=0x37
[  101.071726] sensor_write: reg=0x14 val=0x78 SUCCESS
[  101.071740] sensor_write: reg=0x15 val=0x78, client=85210f00, adapter=i2c0, addr=0x37
[  101.072054] sensor_write: reg=0x15 val=0x78 SUCCESS
[  101.072063] sensor_write: reg=0x16 val=0x78, client=85210f00, adapter=i2c0, addr=0x37
[  101.072379] sensor_write: reg=0x16 val=0x78 SUCCESS
[  101.072388] sensor_write: reg=0x17 val=0x78, client=85210f00, adapter=i2c0, addr=0x37
[  101.072700] sensor_write: reg=0x17 val=0x78 SUCCESS
[  101.072708] sensor_write: reg=0xfe val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.073022] sensor_write: reg=0xfe val=0x01 SUCCESS
[  101.073030] sensor_write: reg=0x92 val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.073344] sensor_write: reg=0x92 val=0x00 SUCCESS
[  101.073352] sensor_write: reg=0x94 val=0x03, client=85210f00, adapter=i2c0, addr=0x37
[  101.073670] sensor_write: reg=0x94 val=0x03 SUCCESS
[  101.073679] sensor_write: reg=0x95 val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.073992] sensor_write: reg=0x95 val=0x04 SUCCESS
[  101.074001] sensor_write: reg=0x96 val=0x38, client=85210f00, adapter=i2c0, addr=0x37
[  101.074314] sensor_write: reg=0x96 val=0x38 SUCCESS
[  101.074323] sensor_write: reg=0x97 val=0x07, client=85210f00, adapter=i2c0, addr=0x37
[  101.074636] sensor_write: reg=0x97 val=0x07 SUCCESS
[  101.074644] sensor_write: reg=0x98 val=0x80, client=85210f00, adapter=i2c0, addr=0x37
[  101.074958] sensor_write: reg=0x98 val=0x80 SUCCESS
[  101.074966] sensor_write: reg=0xfe val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.075279] sensor_write: reg=0xfe val=0x01 SUCCESS
[  101.075288] sensor_write: reg=0x01 val=0x05, client=85210f00, adapter=i2c0, addr=0x37
[  101.075600] sensor_write: reg=0x01 val=0x05 SUCCESS
[  101.075609] sensor_write: reg=0x02 val=0x89, client=85210f00, adapter=i2c0, addr=0x37
[  101.075922] sensor_write: reg=0x02 val=0x89 SUCCESS
[  101.075930] sensor_write: reg=0x04 val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.076243] sensor_write: reg=0x04 val=0x01 SUCCESS
[  101.076252] sensor_write: reg=0x07 val=0xa6, client=85210f00, adapter=i2c0, addr=0x37
[  101.080346] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  101.080361] sensor_write: reg=0x08 val=0xa9, client=85210f00, adapter=i2c0, addr=0x37
[  101.080679] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  101.080688] sensor_write: reg=0x09 val=0xa8, client=85210f00, adapter=i2c0, addr=0x37
[  101.080992] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  101.081002] sensor_write: reg=0x0a val=0xa7, client=85210f00, adapter=i2c0, addr=0x37
[  101.081314] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  101.081324] sensor_write: reg=0x0b val=0xff, client=85210f00, adapter=i2c0, addr=0x37
[  101.081637] sensor_write: reg=0x0b val=0xff SUCCESS
[  101.081646] sensor_write: reg=0x0c val=0xff, client=85210f00, adapter=i2c0, addr=0x37
[  101.081957] sensor_write: reg=0x0c val=0xff SUCCESS
[  101.081966] sensor_write: reg=0x0f val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.082279] sensor_write: reg=0x0f val=0x00 SUCCESS
[  101.082288] sensor_write: reg=0x50 val=0x1c, client=85210f00, adapter=i2c0, addr=0x37
[  101.082601] sensor_write: reg=0x50 val=0x1c SUCCESS
[  101.082610] sensor_write: reg=0x89 val=0x03, client=85210f00, adapter=i2c0, addr=0x37
[  101.082922] sensor_write: reg=0x89 val=0x03 SUCCESS
[  101.082931] sensor_write: reg=0xfe val=0x04, client=85210f00, adapter=i2c0, addr=0x37
[  101.083250] sensor_write: reg=0xfe val=0x04 SUCCESS
[  101.083259] sensor_write: reg=0x28 val=0x86, client=85210f00, adapter=i2c0, addr=0x37
[  101.083573] sensor_write: reg=0x28 val=0x86 SUCCESS
[  101.083580] sensor_write_array: reg[100] 0x28=0x86 OK
[  101.083589] sensor_write: reg=0x29 val=0x86, client=85210f00, adapter=i2c0, addr=0x37
[  101.083902] sensor_write: reg=0x29 val=0x86 SUCCESS
[  101.083911] sensor_write: reg=0x2a val=0x86, client=85210f00, adapter=i2c0, addr=0x37
[  101.084678] sensor_write: reg=0x2a val=0x86 SUCCESS
[  101.084688] sensor_write: reg=0x2b val=0x68, client=85210f00, adapter=i2c0, addr=0x37
[  101.086780] sensor_write: reg=0x2b val=0x68 SUCCESS
[  101.086797] sensor_write: reg=0x2c val=0x68, client=85210f00, adapter=i2c0, addr=0x37
[  101.087116] sensor_write: reg=0x2c val=0x68 SUCCESS
[  101.087126] sensor_write: reg=0x2d val=0x68, client=85210f00, adapter=i2c0, addr=0x37
[  101.087444] sensor_write: reg=0x2d val=0x68 SUCCESS
[  101.087454] sensor_write: reg=0x2e val=0x68, client=85210f00, adapter=i2c0, addr=0x37
[  101.087765] sensor_write: reg=0x2e val=0x68 SUCCESS
[  101.087774] sensor_write: reg=0x2f val=0x68, client=85210f00, adapter=i2c0, addr=0x37
[  101.088088] sensor_write: reg=0x2f val=0x68 SUCCESS
[  101.088096] sensor_write: reg=0x30 val=0x4f, client=85210f00, adapter=i2c0, addr=0x37
[  101.088409] sensor_write: reg=0x30 val=0x4f SUCCESS
[  101.088418] sensor_write: reg=0x31 val=0x68, client=85210f00, adapter=i2c0, addr=0x37
[  101.088731] sensor_write: reg=0x31 val=0x68 SUCCESS
[  101.088740] sensor_write: reg=0x32 val=0x67, client=85210f00, adapter=i2c0, addr=0x37
[  101.089053] sensor_write: reg=0x32 val=0x67 SUCCESS
[  101.089061] sensor_write: reg=0x33 val=0x66, client=85210f00, adapter=i2c0, addr=0x37
[  101.089374] sensor_write: reg=0x33 val=0x66 SUCCESS
[  101.089383] sensor_write: reg=0x34 val=0x66, client=85210f00, adapter=i2c0, addr=0x37
[  101.089696] sensor_write: reg=0x34 val=0x66 SUCCESS
[  101.089704] sensor_write: reg=0x35 val=0x66, client=85210f00, adapter=i2c0, addr=0x37
[  101.090018] sensor_write: reg=0x35 val=0x66 SUCCESS
[  101.090026] sensor_write: reg=0x36 val=0x66, client=85210f00, adapter=i2c0, addr=0x37
[  101.100391] sensor_write: reg=0x36 val=0x66 SUCCESS
[  101.100408] sensor_write: reg=0x37 val=0x66, client=85210f00, adapter=i2c0, addr=0x37
[  101.100732] sensor_write: reg=0x37 val=0x66 SUCCESS
[  101.100741] sensor_write: reg=0x38 val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.101110] sensor_write: reg=0x38 val=0x62 SUCCESS
[  101.101120] sensor_write: reg=0x39 val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.101433] sensor_write: reg=0x39 val=0x62 SUCCESS
[  101.101442] sensor_write: reg=0x3a val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.101756] sensor_write: reg=0x3a val=0x62 SUCCESS
[  101.101765] sensor_write: reg=0x3b val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.102078] sensor_write: reg=0x3b val=0x62 SUCCESS
[  101.102087] sensor_write: reg=0x3c val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.102400] sensor_write: reg=0x3c val=0x62 SUCCESS
[  101.102409] sensor_write: reg=0x3d val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.102722] sensor_write: reg=0x3d val=0x62 SUCCESS
[  101.102731] sensor_write: reg=0x3e val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.103052] sensor_write: reg=0x3e val=0x62 SUCCESS
[  101.103062] sensor_write: reg=0x3f val=0x62, client=85210f00, adapter=i2c0, addr=0x37
[  101.103375] sensor_write: reg=0x3f val=0x62 SUCCESS
[  101.103384] sensor_write: reg=0xfe val=0x01, client=85210f00, adapter=i2c0, addr=0x37
[  101.103695] sensor_write: reg=0xfe val=0x01 SUCCESS
[  101.103704] sensor_write: reg=0x9a val=0x06, client=85210f00, adapter=i2c0, addr=0x37
[  101.104017] sensor_write: reg=0x9a val=0x06 SUCCESS
[  101.104026] sensor_write: reg=0xfe val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.104338] sensor_write: reg=0xfe val=0x00 SUCCESS
[  101.104347] sensor_write: reg=0x7b val=0x2a, client=85210f00, adapter=i2c0, addr=0x37
[  101.104660] sensor_write: reg=0x7b val=0x2a SUCCESS
[  101.104669] sensor_write: reg=0x23 val=0x2d, client=85210f00, adapter=i2c0, addr=0x37
[  101.104982] sensor_write: reg=0x23 val=0x2d SUCCESS
[  101.104990] sensor_write: reg=0xfe val=0x03, client=85210f00, adapter=i2c0, addr=0x37
[  101.105304] sensor_write: reg=0xfe val=0x03 SUCCESS
[  101.105312] sensor_write: reg=0x01 val=0x27, client=85210f00, adapter=i2c0, addr=0x37
[  101.105625] sensor_write: reg=0x01 val=0x27 SUCCESS
[  101.105634] sensor_write: reg=0x02 val=0x56, client=85210f00, adapter=i2c0, addr=0x37
[  101.105946] sensor_write: reg=0x02 val=0x56 SUCCESS
[  101.105955] sensor_write: reg=0x03 val=0x8e, client=85210f00, adapter=i2c0, addr=0x37
[  101.106268] sensor_write: reg=0x03 val=0x8e SUCCESS
[  101.106276] sensor_write: reg=0x12 val=0x80, client=85210f00, adapter=i2c0, addr=0x37
[  101.106590] sensor_write: reg=0x12 val=0x80 SUCCESS
[  101.106598] sensor_write: reg=0x13 val=0x07, client=85210f00, adapter=i2c0, addr=0x37
[  101.106916] sensor_write: reg=0x13 val=0x07 SUCCESS
[  101.106924] sensor_write: reg=0x15 val=0x12, client=85210f00, adapter=i2c0, addr=0x37
[  101.107238] sensor_write: reg=0x15 val=0x12 SUCCESS
[  101.107246] sensor_write: reg=0xfe val=0x00, client=85210f00, adapter=i2c0, addr=0x37
[  101.107559] sensor_write: reg=0xfe val=0x00 SUCCESS
[  101.107568] sensor_write: reg=0x3e val=0x91, client=85210f00, adapter=i2c0, addr=0x37
[  101.107881] sensor_write: reg=0x3e val=0x91 SUCCESS
[  101.107888] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  101.107894] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  101.107901] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  101.107908] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[  101.107916] *** ispcore_core_ops_init: ENTRY - sd=85c4c000, on=1 ***
[  101.107923] *** ispcore_core_ops_init: sd->dev_priv=8116e800, sd->host_priv=  (null) ***
[  101.107930] *** ispcore_core_ops_init: sd->pdev=c06a7d30, sd->ops=c06a8b38 ***
[  101.107936] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  101.107942] *** ispcore_core_ops_init: ISP device=85c4c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  101.107951] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  101.107960] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8047c800 (name=gc2053) ***
[  101.107966] *** tx_isp_get_sensor: Found real sensor: 8047c800 ***
[  101.107972] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  101.107978] *** ispcore_core_ops_init: s0 (core_dev) = 8116e800 from sd->dev_priv ***
[  101.107985] ispcore_core_ops_init: core_dev=8116e800, vic_dev=8116ec00, vic_state=2
[  101.107990] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[  101.107998] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  101.108007] Configuring ISP system clocks
[  101.108024] Failed to set ISP clock rate
[  101.108032] ispcore_core_ops_init: tx_isp_configure_clocks failed: -22 (continuing)
[  101.108037] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  101.108045] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8047c800 (name=gc2053) ***
[  101.108051] *** tx_isp_get_sensor: Found real sensor: 8047c800 ***
[  101.108056] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  101.108062] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  101.108068] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  101.108076] tisp_init: Using sensor parameters - -1066628164x8275@1, mode=9
[  101.108082] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[  101.108157] *** load_isp_tuning_file: File size = 159736 bytes ***
[  101.161307] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  101.161355] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[  101.161362] *** tisp_init: Standard tuning parameters loaded successfully ***
[  101.161369] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[  101.161449] *** load_isp_tuning_file: File size = 159736 bytes ***
[  101.186207] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  101.186261] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[  101.186268] *** tisp_init: Custom tuning parameters loaded successfully ***
[  101.186276] system_reg_write: Writing ISP reg[0x4] = 0x8bbc2053
[  101.186283] system_reg_write: Writing ISP reg[0x8] = 0x0
[  101.186290] system_reg_write: Writing ISP reg[0x1c] = 0x3f00
[  101.186296] tisp_set_csc_version: Setting CSC version 0
[  101.186302] system_reg_write: Writing ISP reg[0xc] = 0x80700008
[  101.186309] tisp_init: Set ISP top bypass to 0x80700008 (reference-standardize)
[  101.186316] system_reg_write: Writing ISP reg[0x30] = 0xffffffff
[  101.186322] system_reg_write: Writing ISP reg[0x10] = 0x133
[  101.186327] tisp_init: ISP memory buffers configured
[  101.186332] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  101.186341] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[  101.186350] tiziano_ae_params_refresh: Refreshing AE parameters
[  101.186362] tiziano_ae_params_refresh: AE parameters refreshed
[  101.186368] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  101.186374] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  101.186379] tiziano_ae_para_addr: Setting up AE parameter addresses
[  101.186384] tiziano_ae_para_addr: AE parameter addresses configured
[  101.186391] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  101.186398] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  101.186405] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  101.186412] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  101.186418] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  101.186424] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  101.186431] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  101.186438] system_reg_write: Writing ISP reg[0xa01c] = 0x6a9bb814
[  101.186445] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  101.186452] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  101.186458] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  101.186464] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  101.186470] tiziano_ae_set_hardware_param: Parameters written to AE0
[  101.186477] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  101.186483] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  101.186490] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  101.186496] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  101.186502] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  101.186508] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  101.186515] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  101.186521] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  101.186528] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  101.186534] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  101.186540] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  101.186547] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  101.186552] tiziano_ae_set_hardware_param: Parameters written to AE1
[  101.186558] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  101.186566] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  101.186584] tiziano_deflicker_expt: Generated 119 LUT entries
[  101.186590] tisp_event_set_cb: Setting callback for event 1
[  101.186598] tisp_event_set_cb: Event 1 callback set to c067a448
[  101.186603] tisp_event_set_cb: Setting callback for event 6
[  101.186610] tisp_event_set_cb: Event 6 callback set to c0679228
[  101.186615] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  101.186621] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  101.186628] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[  101.186634] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  101.186641] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  101.186646] tiziano_awb_init: AWB hardware blocks enabled
[  101.186652] tiziano_gamma_init: Initializing Gamma processing
[  101.186657] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  101.186682] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  101.186688] tiziano_gib_init: Initializing GIB processing
[  101.186693] tiziano_lsc_init: Initializing LSC processing
[  101.186698] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  101.186706] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  101.186712] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  101.186718] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  101.186724] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  101.186764] tiziano_ccm_init: Initializing Color Correction Matrix
[  101.186770] tiziano_ccm_init: Using linear CCM parameters
[  101.186775] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  101.186782] jz_isp_ccm: EV=64, CT=9984
[  101.186788] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  101.186794] cm_control: saturation=128
[  101.186800] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  101.186806] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  101.186811] tiziano_ccm_init: CCM initialized successfully
[  101.186816] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  101.186823] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  101.186830] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  101.186835] tiziano_sharpen_init: Initializing Sharpening
[  101.186841] tiziano_sharpen_init: Using linear sharpening parameters
[  101.186846] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  101.186854] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  101.186860] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  101.186874] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  101.186880] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  101.186886] tiziano_sharpen_init: Sharpening initialized successfully
[  101.186891] tiziano_sdns_init: Initializing SDNS processing
[  101.186899] tiziano_sdns_init: Using linear SDNS parameters
[  101.186904] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  101.186912] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  101.186917] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  101.186934] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  101.186940] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  101.186946] tiziano_sdns_init: SDNS processing initialized successfully
[  101.186953] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[  101.186958] tiziano_mdns_init: Using linear MDNS parameters
[  101.186966] tiziano_mdns_init: MDNS processing initialized successfully
[  101.186972] tiziano_clm_init: Initializing CLM processing
[  101.186977] tiziano_dpc_init: Initializing DPC processing
[  101.186982] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  101.186988] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  101.186995] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  101.187001] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  101.187010] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  101.187016] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  101.187022] tiziano_hldc_init: Initializing HLDC processing
[  101.187028] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  101.187035] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[  101.187042] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[  101.187049] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[  101.187056] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  101.187062] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  101.187069] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  101.187076] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[  101.187082] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[  101.187089] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[  101.187096] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[  101.187102] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  101.187109] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[  101.187114] tiziano_adr_params_refresh: Refreshing ADR parameters
[  101.187120] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  101.187126] tiziano_adr_params_init: Initializing ADR parameter arrays
[  101.187132] tisp_adr_set_params: Writing ADR parameters to registers
[  101.187148] tisp_adr_set_params: ADR parameters written to hardware
[  101.187154] tisp_event_set_cb: Setting callback for event 18
[  101.187160] tisp_event_set_cb: Event 18 callback set to c067ab28
[  101.187166] tisp_event_set_cb: Setting callback for event 2
[  101.187172] tisp_event_set_cb: Event 2 callback set to c0678e78
[  101.187178] tiziano_adr_init: ADR processing initialized successfully
[  101.187184] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[  101.187190] tiziano_bcsh_init: Initializing BCSH processing
[  101.187195] tiziano_ydns_init: Initializing YDNS processing
[  101.187200] tiziano_rdns_init: Initializing RDNS processing
[  101.187206] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  101.187212] tiziano_wdr_init: Initializing WDR processing (-1066628164x8275)
[  101.187218] tisp_gb_init: Initializing GB processing for WDR
[  101.187224] tisp_dpc_wdr_en: Enable DPC WDR mode
[  101.187229] tisp_lsc_wdr_en: Enable LSC WDR mode
[  101.187235] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  101.187240] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  101.187246] tisp_ccm_wdr_en: Enable CCM WDR mode
[  101.187252] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  101.187257] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  101.187262] tisp_adr_wdr_en: Enable ADR WDR mode
[  101.187268] tisp_defog_wdr_en: Enable Defog WDR mode
[  101.187274] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  101.187279] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  101.187284] tisp_ae_wdr_en: Enable AE WDR mode
[  101.187290] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  101.187295] tiziano_wdr_init: WDR processing initialized successfully
[  101.187300] tisp_gb_init: Initializing GB processing for WDR
[  101.187306] tisp_dpc_wdr_en: Enable DPC WDR mode
[  101.187311] tisp_lsc_wdr_en: Enable LSC WDR mode
[  101.187316] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  101.187322] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  101.187328] tisp_ccm_wdr_en: Enable CCM WDR mode
[  101.187333] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  101.187338] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  101.187344] tisp_adr_wdr_en: Enable ADR WDR mode
[  101.187349] tisp_defog_wdr_en: Enable Defog WDR mode
[  101.187354] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  101.187360] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  101.187365] tisp_ae_wdr_en: Enable AE WDR mode
[  101.187370] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  101.187376] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  101.187381] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  101.187394] system_reg_write: Writing ISP reg[0xa02c] = 0x560000
[  101.187400] system_reg_write: Writing ISP reg[0xa030] = 0x561000
[  101.187407] system_reg_write: Writing ISP reg[0xa034] = 0x562000
[  101.187414] system_reg_write: Writing ISP reg[0xa038] = 0x563000
[  101.187420] system_reg_write: Writing ISP reg[0xa03c] = 0x564000
[  101.187427] system_reg_write: Writing ISP reg[0xa040] = 0x564800
[  101.187434] system_reg_write: Writing ISP reg[0xa044] = 0x565000
[  101.187440] system_reg_write: Writing ISP reg[0xa048] = 0x565800
[  101.187447] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[  101.187453] *** tisp_init: AE0 buffer allocated at 0x00560000 ***
[  101.187461] system_reg_write: Writing ISP reg[0xa82c] = 0x568000
[  101.187468] system_reg_write: Writing ISP reg[0xa830] = 0x569000
[  101.187474] system_reg_write: Writing ISP reg[0xa834] = 0x56a000
[  101.187481] system_reg_write: Writing ISP reg[0xa838] = 0x56b000
[  101.187488] system_reg_write: Writing ISP reg[0xa83c] = 0x56c000
[  101.187494] system_reg_write: Writing ISP reg[0xa840] = 0x56c800
[  101.187501] system_reg_write: Writing ISP reg[0xa844] = 0x56d000
[  101.187508] system_reg_write: Writing ISP reg[0xa848] = 0x56d800
[  101.187514] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[  101.187520] *** tisp_init: AE1 buffer allocated at 0x00568000 ***
[  101.187526] system_reg_write: Writing ISP reg[0x804] = 0x12
[  101.187532] system_reg_write: Writing ISP reg[0x1c] = 0x8
[  101.187539] system_reg_write: Writing ISP reg[0x800] = 0x1
[  101.187544] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  101.187552] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[  101.187559] tiziano_ae_params_refresh: Refreshing AE parameters
[  101.187567] tiziano_ae_params_refresh: AE parameters refreshed
[  101.187572] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  101.187578] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  101.187583] tiziano_ae_para_addr: Setting up AE parameter addresses
[  101.187588] tiziano_ae_para_addr: AE parameter addresses configured
[  101.187594] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  101.187602] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  101.187608] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  101.187615] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  101.187622] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  101.187628] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  101.187635] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  101.187642] system_reg_write: Writing ISP reg[0xa01c] = 0x6a9bb814
[  101.187648] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  101.187655] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  101.187661] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  101.187668] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  101.187674] tiziano_ae_set_hardware_param: Parameters written to AE0
[  101.187680] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  101.187686] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  101.187692] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  101.187699] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  101.187705] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  101.187712] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  101.187718] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  101.187724] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  101.187731] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  101.187737] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  101.187744] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  101.187750] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  101.187756] tiziano_ae_set_hardware_param: Parameters written to AE1
[  101.187761] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  101.187769] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  101.187785] tiziano_deflicker_expt: Generated 119 LUT entries
[  101.187790] tisp_event_set_cb: Setting callback for event 1
[  101.187797] tisp_event_set_cb: Event 1 callback set to c067a448
[  101.187803] tisp_event_set_cb: Setting callback for event 6
[  101.187810] tisp_event_set_cb: Event 6 callback set to c0679228
[  101.187815] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  101.187821] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  101.187828] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[  101.187834] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  101.187840] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  101.187846] tiziano_awb_init: AWB hardware blocks enabled
[  101.187851] tiziano_gamma_init: Initializing Gamma processing
[  101.187856] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  101.187881] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  101.187886] tiziano_gib_init: Initializing GIB processing
[  101.187892] tiziano_lsc_init: Initializing LSC processing
[  101.187897] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  101.187904] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  101.187910] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  101.187917] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  101.187922] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  101.187956] tiziano_ccm_init: Initializing Color Correction Matrix
[  101.187962] tiziano_ccm_init: Using linear CCM parameters
[  101.187967] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  101.187973] jz_isp_ccm: EV=64, CT=9984
[  101.187980] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  101.187985] cm_control: saturation=128
[  101.187990] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  101.187996] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  101.188001] tiziano_ccm_init: CCM initialized successfully
[  101.188006] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  101.188013] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  101.188020] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  101.188025] tiziano_sharpen_init: Initializing Sharpening
[  101.188030] tiziano_sharpen_init: Using linear sharpening parameters
[  101.188036] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  101.188042] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  101.188048] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  101.188061] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  101.188068] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  101.188073] tiziano_sharpen_init: Sharpening initialized successfully
[  101.188078] tiziano_sdns_init: Initializing SDNS processing
[  101.188086] tiziano_sdns_init: Using linear SDNS parameters
[  101.188092] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  101.188098] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  101.188104] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  101.188119] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  101.188126] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  101.188131] tiziano_sdns_init: SDNS processing initialized successfully
[  101.188138] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[  101.188143] tiziano_mdns_init: Using linear MDNS parameters
[  101.188150] tiziano_mdns_init: MDNS processing initialized successfully
[  101.188156] tiziano_clm_init: Initializing CLM processing
[  101.188161] tiziano_dpc_init: Initializing DPC processing
[  101.188166] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  101.188172] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  101.188178] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  101.188184] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  101.188193] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  101.188199] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  101.188204] tiziano_hldc_init: Initializing HLDC processing
[  101.188211] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  101.188218] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[  101.188224] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[  101.188231] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[  101.188238] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  101.188244] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  101.188251] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  101.188258] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[  101.188264] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[  101.188271] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[  101.188278] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[  101.188284] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  101.188291] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[  101.188296] tiziano_adr_params_refresh: Refreshing ADR parameters
[  101.188302] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  101.188308] tiziano_adr_params_init: Initializing ADR parameter arrays
[  101.188314] tisp_adr_set_params: Writing ADR parameters to registers
[  101.188329] tisp_adr_set_params: ADR parameters written to hardware
[  101.188335] tisp_event_set_cb: Setting callback for event 18
[  101.188341] tisp_event_set_cb: Event 18 callback set to c067ab28
[  101.188347] tisp_event_set_cb: Setting callback for event 2
[  101.188354] tisp_event_set_cb: Event 2 callback set to c0678e78
[  101.188359] tiziano_adr_init: ADR processing initialized successfully
[  101.188366] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[  101.188371] tiziano_bcsh_init: Initializing BCSH processing
[  101.188376] tiziano_ydns_init: Initializing YDNS processing
[  101.188381] tiziano_rdns_init: Initializing RDNS processing
[  101.188387] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  101.188392] tisp_event_init: Initializing ISP event system
[  101.188400] tisp_event_init: SAFE event system initialized with 20 nodes
[  101.188406] tisp_event_set_cb: Setting callback for event 4
[  101.188412] tisp_event_set_cb: Event 4 callback set to c0678ea4
[  101.188418] tisp_event_set_cb: Setting callback for event 5
[  101.188424] tisp_event_set_cb: Event 5 callback set to c0679a3c
[  101.188430] tisp_event_set_cb: Setting callback for event 7
[  101.188436] tisp_event_set_cb: Event 7 callback set to c0678f2c
[  101.188442] tisp_event_set_cb: Setting callback for event 9
[  101.188448] tisp_event_set_cb: Event 9 callback set to c0678fac
[  101.188454] tisp_event_set_cb: Setting callback for event 8
[  101.188460] tisp_event_set_cb: Event 8 callback set to c0679060
[  101.188466] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[  101.188472] *** system_irq_func_set: Registered handler at index 13 ***
[  101.188478] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  101.188484] tisp_param_operate_init: Initializing parameter operations
[  101.188492] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  101.188498] tisp_code_create_tuning_node: Device already created, skipping
[  101.188504] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  101.188510] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[  101.188516] tx_isp_subdev_pipo: entry - sd=8116ec00, arg=8048bd90
[  101.188523] tx_isp_subdev_pipo: vic_dev retrieved: 8116ec00
[  101.188528] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[  101.188534] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[  101.188540] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[  101.188545] tx_isp_subdev_pipo: initialized spinlock
[  101.188553] tx_isp_subdev_pipo: set function pointers - qbuf=c06755e0, clearbuf=c0674734, s_stream=c067513c, sd=8116ec00
[  101.188561] tx_isp_subdev_pipo: added buffer entry 0 to free list
[  101.188568] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  101.188574] tx_isp_subdev_pipo: added buffer entry 1 to free list
[  101.188580] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  101.188587] tx_isp_subdev_pipo: added buffer entry 2 to free list
[  101.188593] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  101.188600] tx_isp_subdev_pipo: added buffer entry 3 to free list
[  101.188606] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  101.188612] tx_isp_subdev_pipo: added buffer entry 4 to free list
[  101.188619] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  101.188625] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  101.188630] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  101.188636] tx_isp_subdev_pipo: completed successfully, returning 0
[  101.188642] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  101.188648] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  101.188654] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  101.188660] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  101.188666] *** ispcore_core_ops_init: Second tisp_init completed ***
[  101.188672] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  101.188681] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  101.188687] tx_isp_core_enable_irq: Invalid ISP device or core registers
[  101.188693] ispcore_core_ops_init: Failed to enable ISP core interrupts: -22
[  101.188699] ispcore_core_ops_init: Complete, result=0
[  101.188705] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  101.188714] *** SENSOR_INIT: gc2053 enable=1 ***
[  101.188721] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  101.188727] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  101.188734] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  101.188742] csi_core_ops_init: sd=8116f400, csi_dev=8116f400, enable=1
[  101.188748] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  101.188757] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8047c800 (name=gc2053) ***
[  101.188764] *** tx_isp_get_sensor: Found real sensor: 8047c800 ***
root@ing-wyze-cam3-a000 ~# ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[INFO:WS.cpp]: Server started on port 8089
[ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(0) = -1
d[ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(1) = -1
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[  101.650393] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[  101.650400] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  101.650407] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  101.650412] tiziano_awb_init: AWB hardware blocks enabled
[  101.650418] tiziano_gamma_init: Initializing Gamma processing
[  101.650423] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  101.650448] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  101.650454] tiziano_gib_init: Initializing GIB processing
[  101.650459] tiziano_lsc_init: Initializing LSC processing
[  101.650464] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  101.650471] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  101.650478] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  101.650484] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  101.650490] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  101.650528] tiziano_ccm_init: Initializing Color Correction Matrix
[  101.650533] tiziano_ccm_init: Using linear CCM parameters
[  101.650539] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  101.650545] jz_isp_ccm: EV=64, CT=9984
[  101.650552] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  101.650558] cm_control: saturation=128
[  101.650563] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  101.650569] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  101.650574] tiziano_ccm_init: CCM initialized successfully
[  101.650580] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  101.650586] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  101.650593] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  101.650599] tiziano_sharpen_init: Initializing Sharpening
[  101.650604] tiziano_sharpen_init: Using linear sharpening parameters
[  101.650610] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  101.650617] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  101.650623] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  101.650637] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  101.650644] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  101.650649] tiziano_sharpen_init: Sharpening initialized successfully
[  101.650654] tiziano_sdns_init: Initializing SDNS processing
[  101.650662] tiziano_sdns_init: Using linear SDNS parameters
[  101.650668] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  101.650675] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  101.650681] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  101.650697] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  101.650704] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  101.650710] tiziano_sdns_init: SDNS processing initialized successfully
[  101.650716] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[  101.650722] tiziano_mdns_init: Using linear MDNS parameters
[  101.650729] tiziano_mdns_init: MDNS processing initialized successfully
[  101.650734] tiziano_clm_init: Initializing CLM processing
[  101.650739] tiziano_dpc_init: Initializing DPC processing
[  101.650744] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  101.650751] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  101.650758] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  101.650763] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  101.650772] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  101.650779] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  101.650784] tiziano_hldc_init: Initializing HLDC processing
[  101.650790] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  101.650797] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[  101.650804] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[  101.650811] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[  101.650818] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  101.650824] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  101.650830] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  101.650837] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[  101.650844] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[  101.650851] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[  101.650858] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[  101.650864] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  101.650871] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[  101.650876] tiziano_adr_params_refresh: Refreshing ADR parameters
[  101.650882] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  101.650888] tiziano_adr_params_init: Initializing ADR parameter arrays
[  101.650894] tisp_adr_set_params: Writing ADR parameters to registers
[  101.650910] tisp_adr_set_params: ADR parameters written to hardware
[  101.650915] tisp_event_set_cb: Setting callback for event 18
[  101.650922] tisp_event_set_cb: Event 18 callback set to c067ab28
[  101.650928] tisp_event_set_cb: Setting callback for event 2
[  101.650934] tisp_event_set_cb: Event 2 callback set to c0678e78
[  101.650939] tiziano_adr_init: ADR processing initialized successfully
[  101.650946] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[  101.650951] tiziano_bcsh_init: Initializing BCSH processing
[  101.650956] tiziano_ydns_init: Initializing YDNS processing
[  101.650962] tiziano_rdns_init: Initializing RDNS processing
[  101.650967] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  101.650974] tiziano_wdr_init: Initializing WDR processing (-1066628164x8275)
[  101.650979] tisp_gb_init: Initializing GB processing for WDR
[  101.650985] tisp_dpc_wdr_en: Enable DPC WDR mode
[  101.650991] tisp_lsc_wdr_en: Enable LSC WDR mode
[  101.650996] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  101.651002] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  101.651007] tisp_ccm_wdr_en: Enable CCM WDR mode
[  101.651012] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  101.651018] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  101.651024] tisp_adr_wdr_en: Enable ADR WDR mode
[  101.651029] tisp_defog_wdr_en: Enable Defog WDR mode
[  101.651034] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  101.651040] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  101.651045] tisp_ae_wdr_en: Enable AE WDR mode
[  101.651050] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  101.651056] tiziano_wdr_init: WDR processing initialized successfully
[  101.651061] tisp_gb_init: Initializing GB processing for WDR
[  101.651066] tisp_dpc_wdr_en: Enable DPC WDR mode
[  101.651072] tisp_lsc_wdr_en: Enable LSC WDR mode
[  101.651077] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  101.651083] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  101.651088] tisp_ccm_wdr_en: Enable CCM WDR mode
[  101.651094] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  101.651099] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  101.651104] tisp_adr_wdr_en: Enable ADR WDR mode
[  101.651110] tisp_defog_wdr_en: Enable Defog WDR mode
[  101.651115] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  101.651120] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  101.651126] tisp_ae_wdr_en: Enable AE WDR mode
[  101.651131] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  101.651136] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  101.651142] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  101.651155] system_reg_write: Writing ISP reg[0xa02c] = 0x2298000
[  101.651162] system_reg_write: Writing ISP reg[0xa030] = 0x2299000
[  101.651168] system_reg_write: Writing ISP reg[0xa034] = 0x229a000
[  101.651175] system_reg_write: Writing ISP reg[0xa038] = 0x229b000
[  101.651182] system_reg_write: Writing ISP reg[0xa03c] = 0x229c000
[  101.651188] system_reg_write: Writing ISP reg[0xa040] = 0x229c800
[  101.651195] system_reg_write: Writing ISP reg[0xa044] = 0x229d000
[  101.651202] system_reg_write: Writing ISP reg[0xa048] = 0x229d800
[  101.651208] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[  101.651214] *** tisp_init: AE0 buffer allocated at 0x02298000 ***
[  101.651222] system_reg_write: Writing ISP reg[0xa82c] = 0x22a0000
[  101.651229] system_reg_write: Writing ISP reg[0xa830] = 0x22a1000
[  101.651236] system_reg_write: Writing ISP reg[0xa834] = 0x22a2000
[  101.651242] system_reg_write: Writing ISP reg[0xa838] = 0x22a3000
[  101.651249] system_reg_write: Writing ISP reg[0xa83c] = 0x22a4000
[  101.651256] system_reg_write: Writing ISP reg[0xa840] = 0x22a4800
[  101.651263] system_reg_write: Writing ISP reg[0xa844] = 0x22a5000
[  101.651269] system_reg_write: Writing ISP reg[0xa848] = 0x22a5800
[  101.651276] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[  101.651282] *** tisp_init: AE1 buffer allocated at 0x022a0000 ***
[  101.651288] system_reg_write: Writing ISP reg[0x804] = 0x12
[  101.651294] system_reg_write: Writing ISP reg[0x1c] = 0x8
[  101.651300] system_reg_write: Writing ISP reg[0x800] = 0x1
[  101.651306] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  101.651313] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[  101.651322] tiziano_ae_params_refresh: Refreshing AE parameters
[  101.651333] tiziano_ae_params_refresh: AE parameters refreshed
[  101.651338] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  101.651344] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  101.651350] tiziano_ae_para_addr: Setting up AE parameter addresses
[  101.651356] tiziano_ae_para_addr: AE parameter addresses configured
[  101.651362] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  101.651369] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  101.651376] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  101.651382] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  101.651388] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  101.651395] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  101.651402] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  101.651409] system_reg_write: Writing ISP reg[0xa01c] = 0x6a9bb814
[  101.651416] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  101.651422] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  101.651428] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  101.651435] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  101.651441] tiziano_ae_set_hardware_param: Parameters written to AE0
[  101.651448] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  101.651454] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  101.651460] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  101.651466] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  101.651473] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  101.651479] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  101.651486] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  101.651492] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  101.651498] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  101.651504] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  101.651511] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  101.651518] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  101.651523] tiziano_ae_set_hardware_param: Parameters written to AE1
[  101.651529] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  101.651537] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  101.651553] tiziano_deflicker_expt: Generated 119 LUT entries
[  101.651559] tisp_event_set_cb: Setting callback for event 1
[  101.651566] tisp_event_set_cb: Event 1 callback set to c067a448
[  101.651571] tisp_event_set_cb: Setting callback for event 6
[  101.651578] tisp_event_set_cb: Event 6 callback set to c0679228
[  101.651583] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  101.651589] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  101.651596] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[  101.651602] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  101.651609] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  101.651614] tiziano_awb_init: AWB hardware blocks enabled
[  101.651620] tiziano_gamma_init: Initializing Gamma processing
[  101.651625] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  101.651650] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  101.651655] tiziano_gib_init: Initializing GIB processing
[  101.651660] tiziano_lsc_init: Initializing LSC processing
[  101.651665] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  101.651672] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  101.651678] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  101.651685] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  101.651690] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  101.651724] tiziano_ccm_init: Initializing Color Correction Matrix
[  101.651730] tiziano_ccm_init: Using linear CCM parameters
[  101.651735] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  101.651741] jz_isp_ccm: EV=64, CT=9984
[  101.651748] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  101.651753] cm_control: saturation=128
[  101.651758] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  101.651764] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  101.651770] tiziano_ccm_init: CCM initialized successfully
[  101.651774] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  101.651781] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  101.651787] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  101.651792] tiziano_sharpen_init: Initializing Sharpening
[  101.651798] tiziano_sharpen_init: Using linear sharpening parameters
[  101.651804] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  101.651810] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  101.651816] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  101.651829] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  101.651836] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  101.651841] tiziano_sharpen_init: Sharpening initialized successfully
[  101.651846] tiziano_sdns_init: Initializing SDNS processing
[  101.651854] tiziano_sdns_init: Using linear SDNS parameters
[  101.651859] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  101.651866] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  101.651871] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  101.651886] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  101.651893] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  101.651898] tiziano_sdns_init: SDNS processing initialized successfully
[  101.651905] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[  101.651910] tiziano_mdns_init: Using linear MDNS parameters
[  101.651917] tiziano_mdns_init: MDNS processing initialized successfully
[  101.651923] tiziano_clm_init: Initializing CLM processing
[  101.651928] tiziano_dpc_init: Initializing DPC processing
[  101.651933] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  101.651939] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  101.651946] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  101.651951] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  101.651960] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  101.651966] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  101.651972] tiziano_hldc_init: Initializing HLDC processing
[  101.651978] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  101.651984] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[  101.651991] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[  101.651998] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[  101.652005] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  101.652012] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  101.652018] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  101.652025] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[  101.652032] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[  101.652038] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[  101.652045] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[  101.652052] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  101.652058] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[  101.652064] tiziano_adr_params_refresh: Refreshing ADR parameters
[  101.652070] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  101.652075] tiziano_adr_params_init: Initializing ADR parameter arrays
[  101.652082] tisp_adr_set_params: Writing ADR parameters to registers
[  101.652096] tisp_adr_set_params: ADR parameters written to hardware
[  101.652102] tisp_event_set_cb: Setting callback for event 18
[  101.652109] tisp_event_set_cb: Event 18 callback set to c067ab28
[  101.652114] tisp_event_set_cb: Setting callback for event 2
[  101.652121] tisp_event_set_cb: Event 2 callback set to c0678e78
[  101.652126] tiziano_adr_init: ADR processing initialized successfully
[  101.652132] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[  101.652138] tiziano_bcsh_init: Initializing BCSH processing
[  101.652143] tiziano_ydns_init: Initializing YDNS processing
[  101.652148] tiziano_rdns_init: Initializing RDNS processing
[  101.652154] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  101.652159] tisp_event_init: Initializing ISP event system
[  101.652166] tisp_event_init: SAFE event system initialized with 20 nodes
[  101.652172] tisp_event_set_cb: Setting callback for event 4
[  101.652179] tisp_event_set_cb: Event 4 callback set to c0678ea4
[  101.652184] tisp_event_set_cb: Setting callback for event 5
[  101.652191] tisp_event_set_cb: Event 5 callback set to c0679a3c
[  101.652196] tisp_event_set_cb: Setting callback for event 7
[  101.652203] tisp_event_set_cb: Event 7 callback set to c0678f2c
[  101.652208] tisp_event_set_cb: Setting callback for event 9
[  101.652215] tisp_event_set_cb: Event 9 callback set to c0678fac
[  101.652220] tisp_event_set_cb: Setting callback for event 8
[  101.652227] tisp_event_set_cb: Event 8 callback set to c0679060
[  101.652232] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[  101.652238] *** system_irq_func_set: Registered handler at index 13 ***
[  101.652244] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  101.652250] tisp_param_operate_init: Initializing parameter operations
[  101.652258] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  101.652263] tisp_code_create_tuning_node: Device already created, skipping
[  101.652269] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  101.652276] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[  101.652282] tx_isp_subdev_pipo: entry - sd=8116ec00, arg=80551bf8
[  101.652288] tx_isp_subdev_pipo: vic_dev retrieved: 8116ec00
[  101.652294] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[  101.652299] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[  101.652305] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[  101.652310] tx_isp_subdev_pipo: initialized spinlock
[  101.652318] tx_isp_subdev_pipo: set function pointers - qbuf=c06755e0, clearbuf=c0674734, s_stream=c067513c, sd=8116ec00
[  101.652326] tx_isp_subdev_pipo: added buffer entry 0 to free list
[  101.652333] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  101.652339] tx_isp_subdev_pipo: added buffer entry 1 to free list
[  101.652346] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  101.652352] tx_isp_subdev_pipo: added buffer entry 2 to free list
[  101.652359] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  101.652365] tx_isp_subdev_pipo: added buffer entry 3 to free list
[  101.652372] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  101.652378] tx_isp_subdev_pipo: added buffer entry 4 to free list
[  101.652384] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  101.652390] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  101.652396] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  101.652401] tx_isp_subdev_pipo: completed successfully, returning 0
[  101.652407] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  101.652412] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  101.652418] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  101.652424] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  101.652431] *** ispcore_core_ops_init: Second tisp_init completed ***
[  101.652436] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  101.652445] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  101.652451] tx_isp_core_enable_irq: Invalid ISP device or core registers
[  101.652457] ispcore_core_ops_init: Failed to enable ISP core interrupts: -22
[  101.652462] ispcore_core_ops_init: Complete, result=0
[  101.652468] FRAME CHANNEL OPEN: core init ret=0
[  101.652474] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  101.652480] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  101.652486] *** FRAME CHANNEL 0: Initialized state ***
[  101.652492] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[  101.652498] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  101.652506] Channel 0: Format 1920x1080, pixfmt=0x3231564e, minor=54
[  101.652544] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[  101.652553] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  101.652562] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  101.653190] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  101.653202] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  101.653210] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  101.653217] Channel 0: Request 4 buffers, type=1 memory=2
[  101.653223] Channel 0: USERPTR mode - client will provide buffers
[  101.653229] Channel 0: USERPTR mode - 4 user buffers expected
[  101.653236] *** Channel 0: VIC active_buffer_count set to 4 ***
[  101.653242] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  101.653268] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  101.653275] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  101.653281] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  101.653288] *** Channel 0: QBUF - Validation: index=0, buffer_count=4 ***
[  101.653295] *** Channel 0: QBUF - Queue buffer index=0 ***
[  101.653301] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[  101.653310] *** Channel 0: QBUF details: memory=2 index=0 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  101.653318] *** Channel 0: QBUF - Using candidate phys=0x6f58700 from buffer (memory=2) ***
[  101.653327] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6300000 (base=0x6300000 step=3110400 index=0) ***
[  101.653336] *** Channel 0: QBUF - Programming VIC buffer[0] = 0x6300000 (size=3136320) ***
[  101.653343] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.653349] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.653356] *** vic_event_handler: Processing event 0x3000008 ***
[  101.653362] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[  101.653370] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[  101.653378] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.653384] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.653390] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.653397] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  101.653408] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  101.653414] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  101.653421] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  101.653428] *** Channel 0: QBUF - Validation: index=1, buffer_count=4 ***
[  101.653434] *** Channel 0: QBUF - Queue buffer index=1 ***
[  101.653440] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[  101.653449] *** Channel 0: QBUF details: memory=2 index=1 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  101.653457] *** Channel 0: QBUF - Using candidate phys=0x7255700 from buffer (memory=2) ***
[  101.653465] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x65f7600 (base=0x6300000 step=3110400 index=1) ***
[  101.653476] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x65f7600 -> new=0x6300000 (base=0x6300000 stride=0 h=1080 step=0 idx=1) ***
[  101.653484] *** Channel 0: QBUF - Programming VIC buffer[1] = 0x6300000 (size=3136320) ***
[  101.653490] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.653496] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.653502] *** vic_event_handler: Processing event 0x3000008 ***
[  101.653509] VIC EVENT: QBUF -> entry addr=0x6300000 idx=1 (calling ispvic_frame_channel_qbuf)
[  101.653517] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x31c] (slot 1) ***
[  101.653523] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.653529] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.653535] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.653541] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  101.653550] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  101.653556] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  101.653562] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  101.653570] *** Channel 0: QBUF - Validation: index=2, buffer_count=4 ***
[  101.653576] *** Channel 0: QBUF - Queue buffer index=2 ***
[  101.653582] *** QBUF: No driver buffer for index 2 - continuing for VBM mode ***
[  101.653591] *** Channel 0: QBUF details: memory=2 index=2 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  101.653598] *** Channel 0: QBUF - Using candidate phys=0x7552700 from buffer (memory=2) ***
[  101.653606] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x68eec00 (base=0x6300000 step=3110400 index=2) ***
[  101.653617] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x68eec00 -> new=0x6300000 (base=0x6300000 stride=0 h=1080 step=0 idx=2) ***
[  101.653626] *** Channel 0: QBUF - Programming VIC buffer[2] = 0x6300000 (size=3136320) ***
[  101.653632] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.653638] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.653644] *** vic_event_handler: Processing event 0x3000008 ***
[  101.653650] VIC EVENT: QBUF -> entry addr=0x6300000 idx=2 (calling ispvic_frame_channel_qbuf)
[  101.653658] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x320] (slot 2) ***
[  101.653664] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.653670] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.653676] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.653682] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  101.653690] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  101.653697] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  101.653704] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  101.653710] *** Channel 0: QBUF - Validation: index=3, buffer_count=4 ***
[  101.653716] *** Channel 0: QBUF - Queue buffer index=3 ***
[  101.653722] *** QBUF: No driver buffer for index 3 - continuing for VBM mode ***
[  101.653732] *** Channel 0: QBUF details: memory=2 index=3 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  101.653739] *** Channel 0: QBUF - Using candidate phys=0x784f700 from buffer (memory=2) ***
[  101.653747] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6be6200 (base=0x6300000 step=3110400 index=3) ***
[  101.653758] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x6be6200 -> new=0x6300000 (base=0x6300000 stride=0 h=1080 step=0 idx=3) ***
[  101.653766] *** Channel 0: QBUF - Programming VIC buffer[3] = 0x6300000 (size=3136320) ***
[  101.653772] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  101.653779] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  101.653785] *** vic_event_handler: Processing event 0x3000008 ***
[  101.653792] VIC EVENT: QBUF -> entry addr=0x6300000 idx=3 (calling ispvic_frame_channel_qbuf)
[  101.653799] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x324] (slot 3) ***
[  101.653805] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  101.653811] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  101.653817] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  101.653823] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  101.653914] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[  101.653923] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  101.653930] Channel 0: VIDIOC_STREAMON request, type=1
[  101.653936] *** Channel 0: STREAMON aborted - no sensor registered yet ***
[  101.658717] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  101.658730] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  101.658736] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  101.658744] Channel 0: Request 0 buffers, type=1 memory=2
[  101.658750] Channel 0: Freeing existing buffers
[  101.658756] *** Channel 0: VIC active_buffer_count cleared ***
[  101.659196] *** FRAME CHANNEL 0 RELEASED ***
[  101.719531] *** FRAME CHANNEL OPEN: minor=53 ***
[  101.719545] *** ispcore_core_ops_init: ENTRY - sd=85c4c000, on=1 ***
[  101.719553] *** ispcore_core_ops_init: sd->dev_priv=8116e800, sd->host_priv=  (null) ***
[  101.719561] *** ispcore_core_ops_init: sd->pdev=c06a7d30, sd->ops=c06a8b38 ***
[  101.719567] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  101.719573] *** ispcore_core_ops_init: ISP device=85c4c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  101.719581] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  101.719590] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8047c800 (name=gc2053) ***
[  101.719597] *** tx_isp_get_sensor: Found real sensor: 8047c800 ***
[  101.719603] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  101.719608] *** ispcore_core_ops_init: s0 (core_dev) = 8116e800 from sd->dev_priv ***
[  101.719615] ispcore_core_ops_init: core_dev=8116e800, vic_dev=8116ec00, vic_state=3
[  101.719620] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  101.719629] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  101.719637] Configuring ISP system clocks
[  101.719652] Failed to set ISP clock rate
[  101.719660] ispcore_core_ops_init: tx_isp_configure_clocks failed: -22 (continuing)
[  101.719665] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  101.719673] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8047c800 (name=gc2053) ***
[  101.719679] *** tx_isp_get_sensor: Found real sensor: 8047c800 ***
[  101.719685] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  101.719689] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  101.719695] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  101.719703] tisp_init: Using sensor parameters - -1066628164x8275@1, mode=9
[  101.719710] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[  101.719743] *** load_isp_tuning_file: File size = 159736 bytes ***
[  101.729473] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  101.729519] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[  101.729525] *** tisp_init: Standard tuning parameters loaded successfully ***
[  101.729532] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[  101.729577] *** load_isp_tuning_file: File size = 159736 bytes ***
[  101.730137] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  101.730182] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[  101.730190] *** tisp_init: Custom tuning parameters loaded successfully ***
[  101.730198] system_reg_write: Writing ISP reg[0x4] = 0x8bbc2053
[  101.730205] system_reg_write: Writing ISP reg[0x8] = 0x0
[  101.730212] system_reg_write: Writing ISP reg[0x1c] = 0x3f00
[  101.730218] tisp_set_csc_version: Setting CSC version 0
[  101.730225] system_reg_write: Writing ISP reg[0xc] = 0x80700008
[  101.730231] tisp_init: Set ISP top bypass to 0x80700008 (reference-standardize)
[  101.730237] system_reg_write: Writing ISP reg[0x30] = 0xffffffff
[  101.730244] system_reg_write: Writing ISP reg[0x10] = 0x133
[  101.730249] tisp_init: ISP memory buffers configured
[  101.730255] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  101.730263] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[  101.730272] tiziano_ae_params_refresh: Refreshing AE parameters
[  101.730284] tiziano_ae_params_refresh: AE parameters refreshed
[  101.730367] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  101.730376] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  101.730382] tiziano_ae_para_addr: Setting up AE parameter addresses
[  101.730387] tiziano_ae_para_addr: AE parameter addresses configured
[  101.730394] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  101.730401] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  101.730407] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  101.730414] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  101.730421] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  101.730427] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  101.730434] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  101.730441] system_reg_write: Writing ISP reg[0xa01c] = 0x6a9bb814
[  101.730447] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  101.730454] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  101.730461] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  101.730467] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  101.730473] tiziano_ae_set_hardware_param: Parameters written to AE0
[  101.730479] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  101.730486] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  101.730493] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  101.730499] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  101.730505] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  101.730511] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  101.730518] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  101.730524] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  101.730531] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  101.730537] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  101.730543] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  101.730550] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  101.730555] tiziano_ae_set_hardware_param: Parameters written to AE1
[  101.730561] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  101.730569] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  101.730586] tiziano_deflicker_expt: Generated 119 LUT entries
[  101.730593] tisp_event_set_cb: Setting callback for event 1
[  101.730600] tisp_event_set_cb: Event 1 callback set to c067a448
[  101.730605] tisp_event_set_cb: Setting callback for event 6
[  101.730612] tisp_event_set_cb: Event 6 callback set to c0679228
[  101.730617] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  101.730623] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  101.730631] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[  101.730637] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  101.730644] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  101.730649] tiziano_awb_init: AWB hardware blocks enabled
[  101.730655] tiziano_gamma_init: Initializing Gamma processing
[  101.730660] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  101.730685] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  101.730691] tiziano_gib_init: Initializing GIB processing
[  101.730696] tiziano_lsc_init: Initializing LSC processing
[  101.730701] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  101.730708] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  101.730715] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  101.730721] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  101.730727] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  101.730768] tiziano_ccm_init: Initializing Color Correction Matrix
[  101.730773] tiziano_ccm_init: Using linear CCM parameters
[  101.730779] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  101.730786] jz_isp_ccm: EV=64, CT=9984
[  101.730793] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  101.730799] cm_control: saturation=128
[  101.730805] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  101.730810] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  101.730815] tiziano_ccm_init: CCM initialized successfully
[  101.730821] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  101.730828] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  101.730835] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  101.730840] tiziano_sharpen_init: Initializing Sharpening
[  101.730845] tiziano_sharpen_init: Using linear sharpening parameters
[  101.730851] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  101.730858] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  101.730864] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  101.730878] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  101.730885] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  101.730890] tiziano_sharpen_init: Sharpening initialized successfully
[  101.730896] tiziano_sdns_init: Initializing SDNS processing
[  101.730904] tiziano_sdns_init: Using linear SDNS parameters
[  101.730909] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  101.730917] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  101.730922] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  101.730939] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  101.730946] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  101.730951] tiziano_sdns_init: SDNS processing initialized successfully
[  101.730959] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[  101.730964] tiziano_mdns_init: Using linear MDNS parameters
[  101.730971] tiziano_mdns_init: MDNS processing initialized successfully
[  101.730977] tiziano_clm_init: Initializing CLM processing
[  101.730982] tiziano_dpc_init: Initializing DPC processing
[  101.730987] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  101.730993] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  101.731001] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  101.731007] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  101.731015] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  101.731022] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  101.731027] tiziano_hldc_init: Initializing HLDC processing
[  101.731034] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  101.731041] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[  101.731047] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[  101.731054] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[  101.731061] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  101.731068] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  101.731075] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  101.731081] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[  101.731088] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[  101.731095] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[  101.731101] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[  101.731108] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  101.731115] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[  101.731120] tiziano_adr_params_refresh: Refreshing ADR parameters
[  101.731126] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  101.731131] tiziano_adr_params_init: Initializing ADR parameter arrays
[  101.731138] tisp_adr_set_params: Writing ADR parameters to registers
[  101.731154] tisp_adr_set_params: ADR parameters written to hardware
[  101.731160] tisp_event_set_cb: Setting callback for event 18
[  101.731166] tisp_event_set_cb: Event 18 callback set to c067ab28
[  101.731172] tisp_event_set_cb: Setting callback for event 2
[  101.731179] tisp_event_set_cb: Event 2 callback set to c0678e78
[  101.731184] tiziano_adr_init: ADR processing initialized successfully
[  101.731191] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[  101.731196] tiziano_bcsh_init: Initializing BCSH processing
[  101.731201] tiziano_ydns_init: Initializing YDNS processing
[  101.731207] tiziano_rdns_init: Initializing RDNS processing
[  101.731211] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  101.731219] tiziano_wdr_init: Initializing WDR processing (-1066628164x8275)
[  101.731224] tisp_gb_init: Initializing GB processing for WDR
[  101.731230] tisp_dpc_wdr_en: Enable DPC WDR mode
[  101.731235] tisp_lsc_wdr_en: Enable LSC WDR mode
[  101.731241] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  101.731247] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  101.731252] tisp_ccm_wdr_en: Enable CCM WDR mode
[  101.731257] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  101.731263] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  101.731269] tisp_adr_wdr_en: Enable ADR WDR mode
[  101.731274] tisp_defog_wdr_en: Enable Defog WDR mode
[  101.731279] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  101.731285] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  101.731291] tisp_ae_wdr_en: Enable AE WDR mode
[  101.731296] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  101.731301] tiziano_wdr_init: WDR processing initialized successfully
[  101.731307] tisp_gb_init: Initializing GB processing for WDR
[  101.731312] tisp_dpc_wdr_en: Enable DPC WDR mode
[  101.731317] tisp_lsc_wdr_en: Enable LSC WDR mode
[  101.731323] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  101.731328] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  101.731334] tisp_ccm_wdr_en: Enable CCM WDR mode
[  101.731339] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  101.731345] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  101.731350] tisp_adr_wdr_en: Enable ADR WDR mode
[  101.731355] tisp_defog_wdr_en: Enable Defog WDR mode
[  101.731361] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  101.731366] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  101.731371] tisp_ae_wdr_en: Enable AE WDR mode
[  101.731377] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  101.731382] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  101.731387] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  101.731401] system_reg_write: Writing ISP reg[0xa02c] = 0x2308000
[  101.731408] system_reg_write: Writing ISP reg[0xa030] = 0x2309000
[  101.731415] system_reg_write: Writing ISP reg[0xa034] = 0x230a000
[  101.731421] system_reg_write: Writing ISP reg[0xa038] = 0x230b000
[  101.731428] system_reg_write: Writing ISP reg[0xa03c] = 0x230c000
[  101.731435] system_reg_write: Writing ISP reg[0xa040] = 0x230c800
[  101.731441] system_reg_write: Writing ISP reg[0xa044] = 0x230d000
[  101.731448] system_reg_write: Writing ISP reg[0xa048] = 0x230d800
[  101.731455] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[  101.731461] *** tisp_init: AE0 buffer allocated at 0x02308000 ***
[  101.731469] system_reg_write: Writing ISP reg[0xa82c] = 0x2310000
[  101.731476] system_reg_write: Writing ISP reg[0xa830] = 0x2311000
[  101.731482] system_reg_write: Writing ISP reg[0xa834] = 0x2312000
[  101.731489] system_reg_write: Writing ISP reg[0xa838] = 0x2313000
[  101.731495] system_reg_write: Writing ISP reg[0xa83c] = 0x2314000
[  101.731502] system_reg_write: Writing ISP reg[0xa840] = 0x2314800
[  101.731509] system_reg_write: Writing ISP reg[0xa844] = 0x2315000
[  101.731516] system_reg_write: Writing ISP reg[0xa848] = 0x2315800
[  101.731522] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[  101.731529] *** tisp_init: AE1 buffer allocated at 0x02310000 ***
[  101.731535] system_reg_write: Writing ISP reg[0x804] = 0x12
[  101.731541] system_reg_write: Writing ISP reg[0x1c] = 0x8
[  101.731547] system_reg_write: Writing ISP reg[0x800] = 0x1
[  101.731553] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  101.731560] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[  101.731568] tiziano_ae_params_refresh: Refreshing AE parameters
[  101.731577] tiziano_ae_params_refresh: AE parameters refreshed
[  101.731583] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  101.731588] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  101.731593] tiziano_ae_para_addr: Setting up AE parameter addresses
[  101.731599] tiziano_ae_para_addr: AE parameter addresses configured
[  101.731605] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  101.731612] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  101.731619] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  101.731625] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  101.731632] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  101.731639] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  101.731645] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  101.731652] system_reg_write: Writing ISP reg[0xa01c] = 0x6a9bb814
[  101.731659] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  101.731665] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  101.731672] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  101.731679] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  101.731685] tiziano_ae_set_hardware_param: Parameters written to AE0
[  101.731691] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  101.731697] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  101.731703] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  101.731710] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  101.731716] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  101.731723] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  101.731729] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  101.731735] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  101.731741] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  101.731748] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  101.731754] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  101.731761] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  101.731767] tiziano_ae_set_hardware_param: Parameters written to AE1
[  101.731772] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  101.731779] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  101.731795] tiziano_deflicker_expt: Generated 119 LUT entries
[  101.731801] tisp_event_set_cb: Setting callback for event 1
[  101.731807] tisp_event_set_cb: Event 1 callback set to c067a448
[  101.731813] tisp_event_set_cb: Setting callback for event 6
[  101.731819] tisp_event_set_cb: Event 6 callback set to c0679228
[  101.731825] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  101.731831] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  101.731838] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[  101.731845] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  101.731851] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  101.731856] tiziano_awb_init: AWB hardware blocks enabled
[  101.731861] tiziano_gamma_init: Initializing Gamma processing
[  101.731867] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  101.731891] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  101.731897] tiziano_gib_init: Initializing GIB processing
[  101.731902] tiziano_lsc_init: Initializing LSC processing
[  101.731907] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  101.731914] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  101.731921] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  101.731927] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  101.731932] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  101.731966] tiziano_ccm_init: Initializing Color Correction Matrix
[  101.731972] tiziano_ccm_init: Using linear CCM parameters
[  101.731977] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  101.731983] jz_isp_ccm: EV=64, CT=9984
[  101.731989] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  101.731995] cm_control: saturation=128
[  101.732000] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  101.732006] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  101.732011] tiziano_ccm_init: CCM initialized successfully
[  101.732017] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  101.732023] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  101.732029] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  101.732035] tiziano_sharpen_init: Initializing Sharpening
[  101.732040] tiziano_sharpen_init: Using linear sharpening parameters
[  101.732046] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  101.732053] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  101.732058] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  101.732071] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  101.732077] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  101.732083] tiziano_sharpen_init: Sharpening initialized successfully
[  101.732088] tiziano_sdns_init: Initializing SDNS processing
[  101.732096] tiziano_sdns_init: Using linear SDNS parameters
[  101.732101] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  101.732108] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  101.732113] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  101.732129] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  101.732135] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  101.732141] tiziano_sdns_init: SDNS processing initialized successfully
[  101.732147] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[  101.732153] tiziano_mdns_init: Using linear MDNS parameters
[  101.732159] tiziano_mdns_init: MDNS processing initialized successfully
[  101.732165] tiziano_clm_init: Initializing CLM processing
[  101.732170] tiziano_dpc_init: Initializing DPC processing
[  101.732176] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  101.732181] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  101.732188] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  101.732194] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  101.732203] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  101.732209] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  101.732214] tiziano_hldc_init: Initializing HLDC processing
[  101.732221] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  101.732227] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[  101.732234] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[  101.732241] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[  101.732247] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  101.732255] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  101.732261] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  101.732267] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[  101.732275] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[  101.732281] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[  101.732288] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[  101.732295] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  101.732301] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[  101.732307] tiziano_adr_params_refresh: Refreshing ADR parameters
[  101.732312] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  101.732317] tiziano_adr_params_init: Initializing ADR parameter arrays
[  101.732324] tisp_adr_set_params: Writing ADR parameters to registers
[  101.732339] tisp_adr_set_params: ADR parameters written to hardware
[  101.732345] tisp_event_set_cb: Setting callback for event 18
[  101.732351] tisp_event_set_cb: Event 18 callback set to c067ab28
[  101.732357] tisp_event_set_cb: Setting callback for event 2
[  101.732363] tisp_event_set_cb: Event 2 callback set to c0678e78
[  101.732369] tiziano_adr_init: ADR processing initialized successfully
[  101.732375] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[  101.732380] tiziano_bcsh_init: Initializing BCSH processing
[  101.732385] tiziano_ydns_init: Initializing YDNS processing
[  101.732391] tiziano_rdns_init: Initializing RDNS processing
[  101.732396] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  101.732401] tisp_event_init: Initializing ISP event system
[  101.732409] tisp_event_init: SAFE event system initialized with 20 nodes
[  101.732415] tisp_event_set_cb: Setting callback for event 4
[  101.732421] tisp_event_set_cb: Event 4 callback set to c0678ea4
[  101.732427] tisp_event_set_cb: Setting callback for event 5
[  101.732433] tisp_event_set_cb: Event 5 callback set to c0679a3c
[  101.732439] tisp_event_set_cb: Setting callback for event 7
[  101.732445] tisp_event_set_cb: Event 7 callback set to c0678f2c
[  101.732451] tisp_event_set_cb: Setting callback for event 9
[  101.732457] tisp_event_set_cb: Event 9 callback set to c0678fac
[  101.732463] tisp_event_set_cb: Setting callback for event 8
[  101.732469] tisp_event_set_cb: Event 8 callback set to c0679060
[  101.732475] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[  101.732481] *** system_irq_func_set: Registered handler at index 13 ***
[  101.732487] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  101.732493] tisp_param_operate_init: Initializing parameter operations
[  101.732501] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  101.732507] tisp_code_create_tuning_node: Device already created, skipping
[  101.732513] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  101.732519] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[  101.732526] tx_isp_subdev_pipo: entry - sd=8116ec00, arg=8228dbf8
[  101.732532] tx_isp_subdev_pipo: vic_dev retrieved: 8116ec00
[  101.732537] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[  101.732543] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[  101.732549] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[  101.732554] tx_isp_subdev_pipo: initialized spinlock
[  101.732562] tx_isp_subdev_pipo: set function pointers - qbuf=c06755e0, clearbuf=c0674734, s_stream=c067513c, sd=8116ec00
[  101.732570] tx_isp_subdev_pipo: added buffer entry 0 to free list
[  101.732577] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  101.732583] tx_isp_subdev_pipo: added buffer entry 1 to free list
[  101.732590] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  101.732596] tx_isp_subdev_pipo: added buffer entry 2 to free list
[  101.732603] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  101.732609] tx_isp_subdev_pipo: added buffer entry 3 to free list
[  101.732615] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  101.732621] tx_isp_subdev_pipo: added buffer entry 4 to free list
[  101.732628] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  101.732634] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  101.732640] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  101.732645] tx_isp_subdev_pipo: completed successfully, returning 0
[  101.732651] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  101.732657] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  101.732663] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  101.732669] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  101.732675] *** ispcore_core_ops_init: Second tisp_init completed ***
[  101.732680] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  101.732689] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  101.732695] tx_isp_core_enable_irq: Invalid ISP device or core registers
[  101.732701] ispcore_core_ops_init: Failed to enable ISP core interrupts: -22
[  101.732707] ispcore_core_ops_init: Complete, result=0
[  101.732712] FRAME CHANNEL OPEN: core init ret=0
[  101.732719] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  101.732725] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  101.732731] *** FRAME CHANNEL 1: Initialized state ***
[  101.732737] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[  101.732743] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  101.732751] Channel 1: Format 640x360, pixfmt=0x3231564e, minor=53
[  101.732790] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[  101.732799] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  101.732807] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  101.733653] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  101.733665] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  101.733671] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  101.733679] Channel 1: Request 2 buffers, type=1 memory=2
[  101.733685] Channel 1: USERPTR mode - client will provide buffers
[  101.733691] Channel 1: USERPTR mode - 2 user buffers expected
[  101.733697] *** Channel 1: VIC active_buffer_count set to 2 ***
[  101.733703] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  101.733718] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  101.733725] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  101.733732] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[  101.733739] *** Channel 1: QBUF - Validation: index=0, buffer_count=2 ***
[  101.733745] *** Channel 1: QBUF - Queue buffer index=0 ***
[  101.733751] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[  101.733761] *** Channel 1: QBUF details: memory=2 index=0 length=353280 bytesused=0 flags=0x0 field=0 ***
[  101.733769] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[  101.733777] *** Channel 1: QBUF - Using candidate phys=0x7092800 from buffer (memory=2) ***
[  101.733785] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  101.733795] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  101.733802] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  101.733808] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[  101.733815] *** Channel 1: QBUF - Validation: index=1, buffer_count=2 ***
[  101.733821] *** Channel 1: QBUF - Queue buffer index=1 ***
[  101.733827] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[  101.733836] *** Channel 1: QBUF details: memory=2 index=1 length=353280 bytesused=0 flags=0x0 field=0 ***
[  101.733844] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[  101.733851] *** Channel 1: QBUF - Using candidate phys=0x70e8c00 from buffer (memory=2) ***
[  101.733858] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  101.733954] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[  101.733963] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  101.733971] Channel 1: VIDIOC_STREAMON request, type=1
[  101.733977] *** Channel 1: STREAMON aborted - no sensor registered yet ***
[  101.734125] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  101.734135] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  101.734142] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  101.734149] Channel 1: Request 0 buffers, type=1 memory=2
[  101.734155] Channel 1: Freeing existing buffers
[  101.734161] *** Channel 1: VIC active_buffer_count cleared ***
[  101.734875] *** FRAME CHANNEL 1 RELEASED ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
root@ing-wyze-cam3-a000 ~# 
