// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Processing_HW_load_initial_buffer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Buff0_re_address0,
        Buff0_re_ce0,
        Buff0_re_we0,
        Buff0_re_d0,
        Buff0_im_address0,
        Buff0_im_ce0,
        Buff0_im_we0,
        Buff0_im_d0,
        Buff1_re_address0,
        Buff1_re_ce0,
        Buff1_re_we0,
        Buff1_re_d0,
        Buff1_im_address0,
        Buff1_im_ce0,
        Buff1_im_we0,
        Buff1_im_d0,
        Buff2_re_address0,
        Buff2_re_ce0,
        Buff2_re_we0,
        Buff2_re_d0,
        Buff2_im_address0,
        Buff2_im_ce0,
        Buff2_im_we0,
        Buff2_im_d0,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        input_r
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] Buff0_re_address0;
output   Buff0_re_ce0;
output   Buff0_re_we0;
output  [31:0] Buff0_re_d0;
output  [9:0] Buff0_im_address0;
output   Buff0_im_ce0;
output   Buff0_im_we0;
output  [31:0] Buff0_im_d0;
output  [9:0] Buff1_re_address0;
output   Buff1_re_ce0;
output   Buff1_re_we0;
output  [31:0] Buff1_re_d0;
output  [9:0] Buff1_im_address0;
output   Buff1_im_ce0;
output   Buff1_im_we0;
output  [31:0] Buff1_im_d0;
output  [9:0] Buff2_re_address0;
output   Buff2_re_ce0;
output   Buff2_re_we0;
output  [31:0] Buff2_re_d0;
output  [9:0] Buff2_im_address0;
output   Buff2_im_ce0;
output   Buff2_im_we0;
output  [31:0] Buff2_im_d0;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [63:0] m_axi_gmem_WDATA;
output  [7:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [63:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] input_r;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state19;
wire  signed [60:0] trunc_ln_fu_114_p4;
reg   [60:0] trunc_ln_reg_191;
reg   [60:0] trunc_ln3_reg_201;
wire    ap_CS_fsm_state9;
reg   [60:0] trunc_ln4_reg_207;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_done;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_idle;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_ready;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWADDR;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWID;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWLEN;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWSIZE;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWBURST;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWLOCK;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWCACHE;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWPROT;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWQOS;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWREGION;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WDATA;
wire   [7:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WSTRB;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WLAST;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WID;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARADDR;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARID;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARLEN;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARSIZE;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARBURST;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARLOCK;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARCACHE;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARPROT;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARQOS;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARREGION;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_RREADY;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_BREADY;
wire   [9:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_address0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_ce0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_we0;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_d0;
wire   [9:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_address0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_ce0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_we0;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_d0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_done;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_idle;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_ready;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWADDR;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWID;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWLEN;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWSIZE;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWBURST;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWLOCK;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWCACHE;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWPROT;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWQOS;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWREGION;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WDATA;
wire   [7:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WSTRB;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WLAST;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WID;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARADDR;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARID;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARLEN;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARSIZE;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARBURST;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARLOCK;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARCACHE;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARPROT;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARQOS;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARREGION;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_RREADY;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_BREADY;
wire   [9:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_address0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_ce0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_we0;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_d0;
wire   [9:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_address0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_ce0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_we0;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_d0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_done;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_idle;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_ready;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWADDR;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWID;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWLEN;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWSIZE;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWBURST;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWLOCK;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWCACHE;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWPROT;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWQOS;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWREGION;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WDATA;
wire   [7:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WSTRB;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WLAST;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WID;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARVALID;
wire   [63:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARADDR;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARID;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARLEN;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARSIZE;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARBURST;
wire   [1:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARLOCK;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARCACHE;
wire   [2:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARPROT;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARQOS;
wire   [3:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARREGION;
wire   [0:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARUSER;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_RREADY;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_BREADY;
wire   [9:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_address0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_ce0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_we0;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_d0;
wire   [9:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_address0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_ce0;
wire    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_we0;
wire   [31:0] grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_d0;
reg    grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire  signed [63:0] sext_ln127_fu_124_p1;
wire  signed [63:0] sext_ln135_fu_165_p1;
wire  signed [63:0] sext_ln143_fu_175_p1;
wire   [63:0] add_ln135_fu_135_p2;
wire   [63:0] add_ln143_fu_150_p2;
reg   [26:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start_reg = 1'b0;
#0 grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start_reg = 1'b0;
#0 grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start_reg = 1'b0;
end

Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_127_1 grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start),
    .ap_done(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_done),
    .ap_idle(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_idle),
    .ap_ready(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_ready),
    .m_axi_gmem_AWVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln127(trunc_ln_reg_191),
    .Buff0_re_address0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_address0),
    .Buff0_re_ce0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_ce0),
    .Buff0_re_we0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_we0),
    .Buff0_re_d0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_d0),
    .Buff0_im_address0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_address0),
    .Buff0_im_ce0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_ce0),
    .Buff0_im_we0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_we0),
    .Buff0_im_d0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_d0)
);

Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_135_2 grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start),
    .ap_done(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_done),
    .ap_idle(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_idle),
    .ap_ready(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_ready),
    .m_axi_gmem_AWVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln135(trunc_ln3_reg_201),
    .Buff1_re_address0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_address0),
    .Buff1_re_ce0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_ce0),
    .Buff1_re_we0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_we0),
    .Buff1_re_d0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_d0),
    .Buff1_im_address0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_address0),
    .Buff1_im_ce0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_ce0),
    .Buff1_im_we0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_we0),
    .Buff1_im_d0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_d0)
);

Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_143_3 grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start),
    .ap_done(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_done),
    .ap_idle(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_idle),
    .ap_ready(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_ready),
    .m_axi_gmem_AWVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln143(trunc_ln4_reg_207),
    .Buff2_re_address0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_address0),
    .Buff2_re_ce0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_ce0),
    .Buff2_re_we0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_we0),
    .Buff2_re_d0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_d0),
    .Buff2_im_address0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_address0),
    .Buff2_im_ce0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_ce0),
    .Buff2_im_we0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_we0),
    .Buff2_im_d0(grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start_reg <= 1'b1;
        end else if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_ready == 1'b1)) begin
            grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_ready == 1'b1)) begin
            grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start_reg <= 1'b1;
        end else if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_ready == 1'b1)) begin
            grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln3_reg_201 <= {{add_ln135_fu_135_p2[63:3]}};
        trunc_ln4_reg_207 <= {{add_ln143_fu_150_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_191 <= {{input_r[63:3]}};
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (m_axi_gmem_ARREADY == 1'b1))) begin
        m_axi_gmem_ARADDR = sext_ln143_fu_175_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem_ARREADY == 1'b1))) begin
        m_axi_gmem_ARADDR = sext_ln135_fu_165_p1;
    end else if ((~((ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARADDR = sext_ln127_fu_124_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARADDR = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARADDR = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARADDR = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARBURST = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARBURST = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARBURST = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARCACHE = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARCACHE = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARCACHE = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARID = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARID = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARID = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state19) & (m_axi_gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem_ARREADY == 1'b1)))) begin
        m_axi_gmem_ARLEN = 32'd1024;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARLEN = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARLEN = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARLEN = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARLOCK = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARLOCK = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARLOCK = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARPROT = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARPROT = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARPROT = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARQOS = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARQOS = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARQOS = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARREGION = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARREGION = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARREGION = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARSIZE = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARSIZE = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARSIZE = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARUSER = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARUSER = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARUSER = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state19) & (m_axi_gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem_ARREADY == 1'b1)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_ARVALID = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_ARVALID = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_ARVALID = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_gmem_RREADY = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_RREADY = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_RREADY = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Buff0_im_address0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_address0;

assign Buff0_im_ce0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_ce0;

assign Buff0_im_d0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_d0;

assign Buff0_im_we0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_im_we0;

assign Buff0_re_address0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_address0;

assign Buff0_re_ce0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_ce0;

assign Buff0_re_d0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_d0;

assign Buff0_re_we0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_Buff0_re_we0;

assign Buff1_im_address0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_address0;

assign Buff1_im_ce0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_ce0;

assign Buff1_im_d0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_d0;

assign Buff1_im_we0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_im_we0;

assign Buff1_re_address0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_address0;

assign Buff1_re_ce0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_ce0;

assign Buff1_re_d0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_d0;

assign Buff1_re_we0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_Buff1_re_we0;

assign Buff2_im_address0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_address0;

assign Buff2_im_ce0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_ce0;

assign Buff2_im_d0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_d0;

assign Buff2_im_we0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_im_we0;

assign Buff2_re_address0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_address0;

assign Buff2_re_ce0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_ce0;

assign Buff2_re_d0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_d0;

assign Buff2_re_we0 = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_Buff2_re_we0;

assign add_ln135_fu_135_p2 = (input_r + 64'd8192);

assign add_ln143_fu_150_p2 = (input_r + 64'd16384);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start = grp_load_initial_buffer_Pipeline_VITIS_LOOP_127_1_fu_81_ap_start_reg;

assign grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start = grp_load_initial_buffer_Pipeline_VITIS_LOOP_135_2_fu_92_ap_start_reg;

assign grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start = grp_load_initial_buffer_Pipeline_VITIS_LOOP_143_3_fu_103_ap_start_reg;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 64'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 8'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign sext_ln127_fu_124_p1 = trunc_ln_fu_114_p4;

assign sext_ln135_fu_165_p1 = $signed(trunc_ln3_reg_201);

assign sext_ln143_fu_175_p1 = $signed(trunc_ln4_reg_207);

assign trunc_ln_fu_114_p4 = {{input_r[63:3]}};

endmodule //Processing_HW_load_initial_buffer
