
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006680  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001568  08006790  08006790  00007790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cf8  08007cf8  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007cf8  08007cf8  0000905c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007cf8  08007cf8  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cf8  08007cf8  00008cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007cfc  08007cfc  00008cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007d00  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b4  2000005c  08007d5c  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000510  08007d5c  00009510  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cee3  00000000  00000000  00009085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fe5  00000000  00000000  00015f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  00017f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000abc  00000000  00000000  00018d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018018  00000000  00000000  000197c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000104c6  00000000  00000000  000317dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c41d  00000000  00000000  00041ca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce0bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d8  00000000  00000000  000ce104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000d21dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000005c 	.word	0x2000005c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006778 	.word	0x08006778

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000060 	.word	0x20000060
 800014c:	08006778 	.word	0x08006778

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_frsub>:
 8000a68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a6c:	e002      	b.n	8000a74 <__addsf3>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_fsub>:
 8000a70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a74 <__addsf3>:
 8000a74:	0042      	lsls	r2, r0, #1
 8000a76:	bf1f      	itttt	ne
 8000a78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a7c:	ea92 0f03 	teqne	r2, r3
 8000a80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a88:	d06a      	beq.n	8000b60 <__addsf3+0xec>
 8000a8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a92:	bfc1      	itttt	gt
 8000a94:	18d2      	addgt	r2, r2, r3
 8000a96:	4041      	eorgt	r1, r0
 8000a98:	4048      	eorgt	r0, r1
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	bfb8      	it	lt
 8000a9e:	425b      	neglt	r3, r3
 8000aa0:	2b19      	cmp	r3, #25
 8000aa2:	bf88      	it	hi
 8000aa4:	4770      	bxhi	lr
 8000aa6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aaa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ab2:	bf18      	it	ne
 8000ab4:	4240      	negne	r0, r0
 8000ab6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000abe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ac2:	bf18      	it	ne
 8000ac4:	4249      	negne	r1, r1
 8000ac6:	ea92 0f03 	teq	r2, r3
 8000aca:	d03f      	beq.n	8000b4c <__addsf3+0xd8>
 8000acc:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad4:	eb10 000c 	adds.w	r0, r0, ip
 8000ad8:	f1c3 0320 	rsb	r3, r3, #32
 8000adc:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ae4:	d502      	bpl.n	8000aec <__addsf3+0x78>
 8000ae6:	4249      	negs	r1, r1
 8000ae8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000af0:	d313      	bcc.n	8000b1a <__addsf3+0xa6>
 8000af2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000af6:	d306      	bcc.n	8000b06 <__addsf3+0x92>
 8000af8:	0840      	lsrs	r0, r0, #1
 8000afa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000afe:	f102 0201 	add.w	r2, r2, #1
 8000b02:	2afe      	cmp	r2, #254	@ 0xfe
 8000b04:	d251      	bcs.n	8000baa <__addsf3+0x136>
 8000b06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b0e:	bf08      	it	eq
 8000b10:	f020 0001 	biceq.w	r0, r0, #1
 8000b14:	ea40 0003 	orr.w	r0, r0, r3
 8000b18:	4770      	bx	lr
 8000b1a:	0049      	lsls	r1, r1, #1
 8000b1c:	eb40 0000 	adc.w	r0, r0, r0
 8000b20:	3a01      	subs	r2, #1
 8000b22:	bf28      	it	cs
 8000b24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b28:	d2ed      	bcs.n	8000b06 <__addsf3+0x92>
 8000b2a:	fab0 fc80 	clz	ip, r0
 8000b2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b32:	ebb2 020c 	subs.w	r2, r2, ip
 8000b36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3a:	bfaa      	itet	ge
 8000b3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b40:	4252      	neglt	r2, r2
 8000b42:	4318      	orrge	r0, r3
 8000b44:	bfbc      	itt	lt
 8000b46:	40d0      	lsrlt	r0, r2
 8000b48:	4318      	orrlt	r0, r3
 8000b4a:	4770      	bx	lr
 8000b4c:	f092 0f00 	teq	r2, #0
 8000b50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b54:	bf06      	itte	eq
 8000b56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b5a:	3201      	addeq	r2, #1
 8000b5c:	3b01      	subne	r3, #1
 8000b5e:	e7b5      	b.n	8000acc <__addsf3+0x58>
 8000b60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b68:	bf18      	it	ne
 8000b6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b6e:	d021      	beq.n	8000bb4 <__addsf3+0x140>
 8000b70:	ea92 0f03 	teq	r2, r3
 8000b74:	d004      	beq.n	8000b80 <__addsf3+0x10c>
 8000b76:	f092 0f00 	teq	r2, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	4608      	moveq	r0, r1
 8000b7e:	4770      	bx	lr
 8000b80:	ea90 0f01 	teq	r0, r1
 8000b84:	bf1c      	itt	ne
 8000b86:	2000      	movne	r0, #0
 8000b88:	4770      	bxne	lr
 8000b8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b8e:	d104      	bne.n	8000b9a <__addsf3+0x126>
 8000b90:	0040      	lsls	r0, r0, #1
 8000b92:	bf28      	it	cs
 8000b94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b98:	4770      	bx	lr
 8000b9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b9e:	bf3c      	itt	cc
 8000ba0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ba4:	4770      	bxcc	lr
 8000ba6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000baa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb2:	4770      	bx	lr
 8000bb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bb8:	bf16      	itet	ne
 8000bba:	4608      	movne	r0, r1
 8000bbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc0:	4601      	movne	r1, r0
 8000bc2:	0242      	lsls	r2, r0, #9
 8000bc4:	bf06      	itte	eq
 8000bc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bca:	ea90 0f01 	teqeq	r0, r1
 8000bce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bd2:	4770      	bx	lr

08000bd4 <__aeabi_ui2f>:
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	e004      	b.n	8000be4 <__aeabi_i2f+0x8>
 8000bda:	bf00      	nop

08000bdc <__aeabi_i2f>:
 8000bdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000be0:	bf48      	it	mi
 8000be2:	4240      	negmi	r0, r0
 8000be4:	ea5f 0c00 	movs.w	ip, r0
 8000be8:	bf08      	it	eq
 8000bea:	4770      	bxeq	lr
 8000bec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000bf0:	4601      	mov	r1, r0
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	e01c      	b.n	8000c32 <__aeabi_l2f+0x2a>

08000bf8 <__aeabi_ul2f>:
 8000bf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000bfc:	bf08      	it	eq
 8000bfe:	4770      	bxeq	lr
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	e00a      	b.n	8000c1c <__aeabi_l2f+0x14>
 8000c06:	bf00      	nop

08000c08 <__aeabi_l2f>:
 8000c08:	ea50 0201 	orrs.w	r2, r0, r1
 8000c0c:	bf08      	it	eq
 8000c0e:	4770      	bxeq	lr
 8000c10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c14:	d502      	bpl.n	8000c1c <__aeabi_l2f+0x14>
 8000c16:	4240      	negs	r0, r0
 8000c18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c1c:	ea5f 0c01 	movs.w	ip, r1
 8000c20:	bf02      	ittt	eq
 8000c22:	4684      	moveq	ip, r0
 8000c24:	4601      	moveq	r1, r0
 8000c26:	2000      	moveq	r0, #0
 8000c28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c2c:	bf08      	it	eq
 8000c2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c36:	fabc f28c 	clz	r2, ip
 8000c3a:	3a08      	subs	r2, #8
 8000c3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c40:	db10      	blt.n	8000c64 <__aeabi_l2f+0x5c>
 8000c42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c46:	4463      	add	r3, ip
 8000c48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c4c:	f1c2 0220 	rsb	r2, r2, #32
 8000c50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c54:	fa20 f202 	lsr.w	r2, r0, r2
 8000c58:	eb43 0002 	adc.w	r0, r3, r2
 8000c5c:	bf08      	it	eq
 8000c5e:	f020 0001 	biceq.w	r0, r0, #1
 8000c62:	4770      	bx	lr
 8000c64:	f102 0220 	add.w	r2, r2, #32
 8000c68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c74:	fa21 f202 	lsr.w	r2, r1, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_fmul>:
 8000c84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c92:	ea92 0f0c 	teqne	r2, ip
 8000c96:	ea93 0f0c 	teqne	r3, ip
 8000c9a:	d06f      	beq.n	8000d7c <__aeabi_fmul+0xf8>
 8000c9c:	441a      	add	r2, r3
 8000c9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca2:	0240      	lsls	r0, r0, #9
 8000ca4:	bf18      	it	ne
 8000ca6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000caa:	d01e      	beq.n	8000cea <__aeabi_fmul+0x66>
 8000cac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cb0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cb8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cc4:	bf3e      	ittt	cc
 8000cc6:	0049      	lslcc	r1, r1, #1
 8000cc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ccc:	005b      	lslcc	r3, r3, #1
 8000cce:	ea40 0001 	orr.w	r0, r0, r1
 8000cd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cd8:	d81d      	bhi.n	8000d16 <__aeabi_fmul+0x92>
 8000cda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce2:	bf08      	it	eq
 8000ce4:	f020 0001 	biceq.w	r0, r0, #1
 8000ce8:	4770      	bx	lr
 8000cea:	f090 0f00 	teq	r0, #0
 8000cee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000cf2:	bf08      	it	eq
 8000cf4:	0249      	lsleq	r1, r1, #9
 8000cf6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000d00:	bfc2      	ittt	gt
 8000d02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0a:	4770      	bxgt	lr
 8000d0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	3a01      	subs	r2, #1
 8000d16:	dc5d      	bgt.n	8000dd4 <__aeabi_fmul+0x150>
 8000d18:	f112 0f19 	cmn.w	r2, #25
 8000d1c:	bfdc      	itt	le
 8000d1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d22:	4770      	bxle	lr
 8000d24:	f1c2 0200 	rsb	r2, r2, #0
 8000d28:	0041      	lsls	r1, r0, #1
 8000d2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d2e:	f1c2 0220 	rsb	r2, r2, #32
 8000d32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3a:	f140 0000 	adc.w	r0, r0, #0
 8000d3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d42:	bf08      	it	eq
 8000d44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d48:	4770      	bx	lr
 8000d4a:	f092 0f00 	teq	r2, #0
 8000d4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d52:	bf02      	ittt	eq
 8000d54:	0040      	lsleq	r0, r0, #1
 8000d56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d5a:	3a01      	subeq	r2, #1
 8000d5c:	d0f9      	beq.n	8000d52 <__aeabi_fmul+0xce>
 8000d5e:	ea40 000c 	orr.w	r0, r0, ip
 8000d62:	f093 0f00 	teq	r3, #0
 8000d66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d6a:	bf02      	ittt	eq
 8000d6c:	0049      	lsleq	r1, r1, #1
 8000d6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d72:	3b01      	subeq	r3, #1
 8000d74:	d0f9      	beq.n	8000d6a <__aeabi_fmul+0xe6>
 8000d76:	ea41 010c 	orr.w	r1, r1, ip
 8000d7a:	e78f      	b.n	8000c9c <__aeabi_fmul+0x18>
 8000d7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d80:	ea92 0f0c 	teq	r2, ip
 8000d84:	bf18      	it	ne
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d00a      	beq.n	8000da2 <__aeabi_fmul+0x11e>
 8000d8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d90:	bf18      	it	ne
 8000d92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d96:	d1d8      	bne.n	8000d4a <__aeabi_fmul+0xc6>
 8000d98:	ea80 0001 	eor.w	r0, r0, r1
 8000d9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	bf17      	itett	ne
 8000da8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dac:	4608      	moveq	r0, r1
 8000dae:	f091 0f00 	teqne	r1, #0
 8000db2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000db6:	d014      	beq.n	8000de2 <__aeabi_fmul+0x15e>
 8000db8:	ea92 0f0c 	teq	r2, ip
 8000dbc:	d101      	bne.n	8000dc2 <__aeabi_fmul+0x13e>
 8000dbe:	0242      	lsls	r2, r0, #9
 8000dc0:	d10f      	bne.n	8000de2 <__aeabi_fmul+0x15e>
 8000dc2:	ea93 0f0c 	teq	r3, ip
 8000dc6:	d103      	bne.n	8000dd0 <__aeabi_fmul+0x14c>
 8000dc8:	024b      	lsls	r3, r1, #9
 8000dca:	bf18      	it	ne
 8000dcc:	4608      	movne	r0, r1
 8000dce:	d108      	bne.n	8000de2 <__aeabi_fmul+0x15e>
 8000dd0:	ea80 0001 	eor.w	r0, r0, r1
 8000dd4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ddc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000de0:	4770      	bx	lr
 8000de2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000de6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000dea:	4770      	bx	lr

08000dec <__aeabi_fdiv>:
 8000dec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000df0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df4:	bf1e      	ittt	ne
 8000df6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfa:	ea92 0f0c 	teqne	r2, ip
 8000dfe:	ea93 0f0c 	teqne	r3, ip
 8000e02:	d069      	beq.n	8000ed8 <__aeabi_fdiv+0xec>
 8000e04:	eba2 0203 	sub.w	r2, r2, r3
 8000e08:	ea80 0c01 	eor.w	ip, r0, r1
 8000e0c:	0249      	lsls	r1, r1, #9
 8000e0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e12:	d037      	beq.n	8000e84 <__aeabi_fdiv+0x98>
 8000e14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e24:	428b      	cmp	r3, r1
 8000e26:	bf38      	it	cc
 8000e28:	005b      	lslcc	r3, r3, #1
 8000e2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e32:	428b      	cmp	r3, r1
 8000e34:	bf24      	itt	cs
 8000e36:	1a5b      	subcs	r3, r3, r1
 8000e38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e40:	bf24      	itt	cs
 8000e42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e4e:	bf24      	itt	cs
 8000e50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e5c:	bf24      	itt	cs
 8000e5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e66:	011b      	lsls	r3, r3, #4
 8000e68:	bf18      	it	ne
 8000e6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e6e:	d1e0      	bne.n	8000e32 <__aeabi_fdiv+0x46>
 8000e70:	2afd      	cmp	r2, #253	@ 0xfd
 8000e72:	f63f af50 	bhi.w	8000d16 <__aeabi_fmul+0x92>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e8c:	327f      	adds	r2, #127	@ 0x7f
 8000e8e:	bfc2      	ittt	gt
 8000e90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e98:	4770      	bxgt	lr
 8000e9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e9e:	f04f 0300 	mov.w	r3, #0
 8000ea2:	3a01      	subs	r2, #1
 8000ea4:	e737      	b.n	8000d16 <__aeabi_fmul+0x92>
 8000ea6:	f092 0f00 	teq	r2, #0
 8000eaa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000eae:	bf02      	ittt	eq
 8000eb0:	0040      	lsleq	r0, r0, #1
 8000eb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eb6:	3a01      	subeq	r2, #1
 8000eb8:	d0f9      	beq.n	8000eae <__aeabi_fdiv+0xc2>
 8000eba:	ea40 000c 	orr.w	r0, r0, ip
 8000ebe:	f093 0f00 	teq	r3, #0
 8000ec2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ec6:	bf02      	ittt	eq
 8000ec8:	0049      	lsleq	r1, r1, #1
 8000eca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ece:	3b01      	subeq	r3, #1
 8000ed0:	d0f9      	beq.n	8000ec6 <__aeabi_fdiv+0xda>
 8000ed2:	ea41 010c 	orr.w	r1, r1, ip
 8000ed6:	e795      	b.n	8000e04 <__aeabi_fdiv+0x18>
 8000ed8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000edc:	ea92 0f0c 	teq	r2, ip
 8000ee0:	d108      	bne.n	8000ef4 <__aeabi_fdiv+0x108>
 8000ee2:	0242      	lsls	r2, r0, #9
 8000ee4:	f47f af7d 	bne.w	8000de2 <__aeabi_fmul+0x15e>
 8000ee8:	ea93 0f0c 	teq	r3, ip
 8000eec:	f47f af70 	bne.w	8000dd0 <__aeabi_fmul+0x14c>
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	e776      	b.n	8000de2 <__aeabi_fmul+0x15e>
 8000ef4:	ea93 0f0c 	teq	r3, ip
 8000ef8:	d104      	bne.n	8000f04 <__aeabi_fdiv+0x118>
 8000efa:	024b      	lsls	r3, r1, #9
 8000efc:	f43f af4c 	beq.w	8000d98 <__aeabi_fmul+0x114>
 8000f00:	4608      	mov	r0, r1
 8000f02:	e76e      	b.n	8000de2 <__aeabi_fmul+0x15e>
 8000f04:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f08:	bf18      	it	ne
 8000f0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f0e:	d1ca      	bne.n	8000ea6 <__aeabi_fdiv+0xba>
 8000f10:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f14:	f47f af5c 	bne.w	8000dd0 <__aeabi_fmul+0x14c>
 8000f18:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f1c:	f47f af3c 	bne.w	8000d98 <__aeabi_fmul+0x114>
 8000f20:	e75f      	b.n	8000de2 <__aeabi_fmul+0x15e>
 8000f22:	bf00      	nop
 8000f24:	0000      	movs	r0, r0
	...

08000f28 <si5351_set_frequency>:
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
static void MX_TIM1_Init(void);
static void MX_I2C2_Init(void);
/* USER CODE BEGIN PFP */
err_t si5351_set_frequency(uint8_t output, uint32_t frequency) {
 8000f28:	b5b0      	push	{r4, r5, r7, lr}
 8000f2a:	b096      	sub	sp, #88	@ 0x58
 8000f2c:	af02      	add	r7, sp, #8
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	71fb      	strb	r3, [r7, #7]
    //     
    if (output > 2) return ERROR_INVALIDPARAMETER;
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d901      	bls.n	8000f3e <si5351_set_frequency+0x16>
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	e1a0      	b.n	8001280 <si5351_set_frequency+0x358>
    if (frequency < 8000 || frequency > 150000000) return ERROR_INVALIDPARAMETER;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000f44:	d303      	bcc.n	8000f4e <si5351_set_frequency+0x26>
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	4a87      	ldr	r2, [pc, #540]	@ (8001168 <si5351_set_frequency+0x240>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d901      	bls.n	8000f52 <si5351_set_frequency+0x2a>
 8000f4e:	2304      	movs	r3, #4
 8000f50:	e196      	b.n	8001280 <si5351_set_frequency+0x358>

    //  R-   < 500 
    si5351RDiv_t r_div = SI5351_R_DIV_1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    uint32_t r_div_value = 1;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (frequency < 500000) {
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	4a83      	ldr	r2, [pc, #524]	@ (800116c <si5351_set_frequency+0x244>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	f200 8087 	bhi.w	8001074 <si5351_set_frequency+0x14c>
        uint32_t min_freq = frequency;
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	647b      	str	r3, [r7, #68]	@ 0x44
        while (min_freq < 500000 && r_div_value < 128) {
 8000f6a:	e007      	b.n	8000f7c <si5351_set_frequency+0x54>
            r_div_value *= 2;
 8000f6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	64bb      	str	r3, [r7, #72]	@ 0x48
            min_freq = frequency * r_div_value;
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000f76:	fb02 f303 	mul.w	r3, r2, r3
 8000f7a:	647b      	str	r3, [r7, #68]	@ 0x44
        while (min_freq < 500000 && r_div_value < 128) {
 8000f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f7e:	4a7b      	ldr	r2, [pc, #492]	@ (800116c <si5351_set_frequency+0x244>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d802      	bhi.n	8000f8a <si5351_set_frequency+0x62>
 8000f84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f88:	d9f0      	bls.n	8000f6c <si5351_set_frequency+0x44>
        }
        switch (r_div_value) {
 8000f8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f8c:	2b80      	cmp	r3, #128	@ 0x80
 8000f8e:	d069      	beq.n	8001064 <si5351_set_frequency+0x13c>
 8000f90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f92:	2b80      	cmp	r3, #128	@ 0x80
 8000f94:	d86a      	bhi.n	800106c <si5351_set_frequency+0x144>
 8000f96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f98:	2b20      	cmp	r3, #32
 8000f9a:	d847      	bhi.n	800102c <si5351_set_frequency+0x104>
 8000f9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d364      	bcc.n	800106c <si5351_set_frequency+0x144>
 8000fa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000fa4:	3b02      	subs	r3, #2
 8000fa6:	2b1e      	cmp	r3, #30
 8000fa8:	d860      	bhi.n	800106c <si5351_set_frequency+0x144>
 8000faa:	a201      	add	r2, pc, #4	@ (adr r2, 8000fb0 <si5351_set_frequency+0x88>)
 8000fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fb0:	08001035 	.word	0x08001035
 8000fb4:	0800106d 	.word	0x0800106d
 8000fb8:	0800103d 	.word	0x0800103d
 8000fbc:	0800106d 	.word	0x0800106d
 8000fc0:	0800106d 	.word	0x0800106d
 8000fc4:	0800106d 	.word	0x0800106d
 8000fc8:	08001045 	.word	0x08001045
 8000fcc:	0800106d 	.word	0x0800106d
 8000fd0:	0800106d 	.word	0x0800106d
 8000fd4:	0800106d 	.word	0x0800106d
 8000fd8:	0800106d 	.word	0x0800106d
 8000fdc:	0800106d 	.word	0x0800106d
 8000fe0:	0800106d 	.word	0x0800106d
 8000fe4:	0800106d 	.word	0x0800106d
 8000fe8:	0800104d 	.word	0x0800104d
 8000fec:	0800106d 	.word	0x0800106d
 8000ff0:	0800106d 	.word	0x0800106d
 8000ff4:	0800106d 	.word	0x0800106d
 8000ff8:	0800106d 	.word	0x0800106d
 8000ffc:	0800106d 	.word	0x0800106d
 8001000:	0800106d 	.word	0x0800106d
 8001004:	0800106d 	.word	0x0800106d
 8001008:	0800106d 	.word	0x0800106d
 800100c:	0800106d 	.word	0x0800106d
 8001010:	0800106d 	.word	0x0800106d
 8001014:	0800106d 	.word	0x0800106d
 8001018:	0800106d 	.word	0x0800106d
 800101c:	0800106d 	.word	0x0800106d
 8001020:	0800106d 	.word	0x0800106d
 8001024:	0800106d 	.word	0x0800106d
 8001028:	08001055 	.word	0x08001055
 800102c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800102e:	2b40      	cmp	r3, #64	@ 0x40
 8001030:	d014      	beq.n	800105c <si5351_set_frequency+0x134>
 8001032:	e01b      	b.n	800106c <si5351_set_frequency+0x144>
            case 2:   r_div = SI5351_R_DIV_2;   break;
 8001034:	2301      	movs	r3, #1
 8001036:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800103a:	e01b      	b.n	8001074 <si5351_set_frequency+0x14c>
            case 4:   r_div = SI5351_R_DIV_4;   break;
 800103c:	2302      	movs	r3, #2
 800103e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001042:	e017      	b.n	8001074 <si5351_set_frequency+0x14c>
            case 8:   r_div = SI5351_R_DIV_8;   break;
 8001044:	2303      	movs	r3, #3
 8001046:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800104a:	e013      	b.n	8001074 <si5351_set_frequency+0x14c>
            case 16:  r_div = SI5351_R_DIV_16;  break;
 800104c:	2304      	movs	r3, #4
 800104e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001052:	e00f      	b.n	8001074 <si5351_set_frequency+0x14c>
            case 32:  r_div = SI5351_R_DIV_32;  break;
 8001054:	2305      	movs	r3, #5
 8001056:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800105a:	e00b      	b.n	8001074 <si5351_set_frequency+0x14c>
            case 64:  r_div = SI5351_R_DIV_64;  break;
 800105c:	2306      	movs	r3, #6
 800105e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001062:	e007      	b.n	8001074 <si5351_set_frequency+0x14c>
            case 128: r_div = SI5351_R_DIV_128; break;
 8001064:	2307      	movs	r3, #7
 8001066:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800106a:	e003      	b.n	8001074 <si5351_set_frequency+0x14c>
            default:  r_div = SI5351_R_DIV_1;   break;
 800106c:	2300      	movs	r3, #0
 800106e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001072:	bf00      	nop
        }
    }

    //     ( R-)
    double f_ms = (double)frequency * r_div_value;
 8001074:	6838      	ldr	r0, [r7, #0]
 8001076:	f7ff f9ad 	bl	80003d4 <__aeabi_ui2d>
 800107a:	4604      	mov	r4, r0
 800107c:	460d      	mov	r5, r1
 800107e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001080:	f7ff f9a8 	bl	80003d4 <__aeabi_ui2d>
 8001084:	4602      	mov	r2, r0
 8001086:	460b      	mov	r3, r1
 8001088:	4620      	mov	r0, r4
 800108a:	4629      	mov	r1, r5
 800108c:	f7ff fa1c 	bl	80004c8 <__aeabi_dmul>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    //    (8-900)
    uint32_t div = (uint32_t)(800000000.0 / f_ms); //    ~800 
 8001098:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800109c:	a12c      	add	r1, pc, #176	@ (adr r1, 8001150 <si5351_set_frequency+0x228>)
 800109e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010a2:	f7ff fb3b 	bl	800071c <__aeabi_ddiv>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	f7ff fcbb 	bl	8000a28 <__aeabi_d2uiz>
 80010b2:	4603      	mov	r3, r0
 80010b4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (div < 8) div = 8;
 80010b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010b8:	2b07      	cmp	r3, #7
 80010ba:	d801      	bhi.n	80010c0 <si5351_set_frequency+0x198>
 80010bc:	2308      	movs	r3, #8
 80010be:	643b      	str	r3, [r7, #64]	@ 0x40
    if (div > 900) div = 900;
 80010c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010c2:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80010c6:	d902      	bls.n	80010ce <si5351_set_frequency+0x1a6>
 80010c8:	f44f 7361 	mov.w	r3, #900	@ 0x384
 80010cc:	643b      	str	r3, [r7, #64]	@ 0x40

    //   PLL
    double f_pll = f_ms * div;
 80010ce:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80010d0:	f7ff f980 	bl	80003d4 <__aeabi_ui2d>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80010dc:	f7ff f9f4 	bl	80004c8 <__aeabi_dmul>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    if (f_pll < 600000000 || f_pll > 900000000) {
 80010e8:	a31b      	add	r3, pc, #108	@ (adr r3, 8001158 <si5351_set_frequency+0x230>)
 80010ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ee:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80010f2:	f7ff fc5b 	bl	80009ac <__aeabi_dcmplt>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d109      	bne.n	8001110 <si5351_set_frequency+0x1e8>
 80010fc:	a318      	add	r3, pc, #96	@ (adr r3, 8001160 <si5351_set_frequency+0x238>)
 80010fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001102:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001106:	f7ff fc6f 	bl	80009e8 <__aeabi_dcmpgt>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d03f      	beq.n	8001190 <si5351_set_frequency+0x268>
        //      600-900 
        div = (f_pll < 600000000) ? (uint32_t)ceil(600000000.0 / f_ms) : 900;
 8001110:	a311      	add	r3, pc, #68	@ (adr r3, 8001158 <si5351_set_frequency+0x230>)
 8001112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001116:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800111a:	f7ff fc47 	bl	80009ac <__aeabi_dcmplt>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d025      	beq.n	8001170 <si5351_set_frequency+0x248>
 8001124:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001128:	a10b      	add	r1, pc, #44	@ (adr r1, 8001158 <si5351_set_frequency+0x230>)
 800112a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800112e:	f7ff faf5 	bl	800071c <__aeabi_ddiv>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f004 fb3d 	bl	80057b8 <ceil>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	f7ff fc6f 	bl	8000a28 <__aeabi_d2uiz>
 800114a:	4603      	mov	r3, r0
 800114c:	e012      	b.n	8001174 <si5351_set_frequency+0x24c>
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000
 8001154:	41c7d784 	.word	0x41c7d784
 8001158:	00000000 	.word	0x00000000
 800115c:	41c1e1a3 	.word	0x41c1e1a3
 8001160:	80000000 	.word	0x80000000
 8001164:	41cad274 	.word	0x41cad274
 8001168:	08f0d180 	.word	0x08f0d180
 800116c:	0007a11f 	.word	0x0007a11f
 8001170:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001174:	643b      	str	r3, [r7, #64]	@ 0x40
        f_pll = f_ms * div;
 8001176:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001178:	f7ff f92c 	bl	80003d4 <__aeabi_ui2d>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001184:	f7ff f9a0 	bl	80004c8 <__aeabi_dmul>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }

    //  PLL
    double f_xtal = (double)m_si5351Config.crystalFreq;
 8001190:	4b3f      	ldr	r3, [pc, #252]	@ (8001290 <si5351_set_frequency+0x368>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f91d 	bl	80003d4 <__aeabi_ui2d>
 800119a:	4602      	mov	r2, r0
 800119c:	460b      	mov	r3, r1
 800119e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    uint32_t mult = (uint32_t)(f_pll / f_xtal);
 80011a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80011a6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80011aa:	f7ff fab7 	bl	800071c <__aeabi_ddiv>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4610      	mov	r0, r2
 80011b4:	4619      	mov	r1, r3
 80011b6:	f7ff fc37 	bl	8000a28 <__aeabi_d2uiz>
 80011ba:	4603      	mov	r3, r0
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
    double fraction = (f_pll / f_xtal) - mult;
 80011be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80011c2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80011c6:	f7ff faa9 	bl	800071c <__aeabi_ddiv>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4614      	mov	r4, r2
 80011d0:	461d      	mov	r5, r3
 80011d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80011d4:	f7ff f8fe 	bl	80003d4 <__aeabi_ui2d>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4620      	mov	r0, r4
 80011de:	4629      	mov	r1, r5
 80011e0:	f7fe ffba 	bl	8000158 <__aeabi_dsub>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    uint32_t num = (uint32_t)round(fraction * 1048575.0); // 20- 
 80011ec:	a326      	add	r3, pc, #152	@ (adr r3, 8001288 <si5351_set_frequency+0x360>)
 80011ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011f6:	f7ff f967 	bl	80004c8 <__aeabi_dmul>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	4610      	mov	r0, r2
 8001200:	4619      	mov	r1, r3
 8001202:	f004 fbd5 	bl	80059b0 <round>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4610      	mov	r0, r2
 800120c:	4619      	mov	r1, r3
 800120e:	f7ff fc0b 	bl	8000a28 <__aeabi_d2uiz>
 8001212:	4603      	mov	r3, r0
 8001214:	617b      	str	r3, [r7, #20]
    uint32_t denom = 1048575; // 20- 
 8001216:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <si5351_set_frequency+0x36c>)
 8001218:	613b      	str	r3, [r7, #16]

    //  PLL:  2  PLL_B,   PLL_A
    si5351PLL_t pll = (output == 2) ? SI5351_PLL_B : SI5351_PLL_A;
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	2b02      	cmp	r3, #2
 800121e:	bf0c      	ite	eq
 8001220:	2301      	moveq	r3, #1
 8001222:	2300      	movne	r3, #0
 8001224:	b2db      	uxtb	r3, r3
 8001226:	73fb      	strb	r3, [r7, #15]

    //  
    ASSERT_STATUS(si5351_setupPLL(pll, mult, num, denom));
 8001228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800122a:	b2d9      	uxtb	r1, r3
 800122c:	7bf8      	ldrb	r0, [r7, #15]
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	697a      	ldr	r2, [r7, #20]
 8001232:	f000 fee3 	bl	8001ffc <si5351_setupPLL>
 8001236:	4603      	mov	r3, r0
 8001238:	81bb      	strh	r3, [r7, #12]
 800123a:	89bb      	ldrh	r3, [r7, #12]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <si5351_set_frequency+0x31c>
 8001240:	89bb      	ldrh	r3, [r7, #12]
 8001242:	e01d      	b.n	8001280 <si5351_set_frequency+0x358>
    ASSERT_STATUS(si5351_setupMultisynth(output, pll, div, 0, 1)); //  
 8001244:	7bf9      	ldrb	r1, [r7, #15]
 8001246:	79f8      	ldrb	r0, [r7, #7]
 8001248:	2301      	movs	r3, #1
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	2300      	movs	r3, #0
 800124e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001250:	f001 f934 	bl	80024bc <si5351_setupMultisynth>
 8001254:	4603      	mov	r3, r0
 8001256:	817b      	strh	r3, [r7, #10]
 8001258:	897b      	ldrh	r3, [r7, #10]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <si5351_set_frequency+0x33a>
 800125e:	897b      	ldrh	r3, [r7, #10]
 8001260:	e00e      	b.n	8001280 <si5351_set_frequency+0x358>
    ASSERT_STATUS(si5351_setupRdiv(output, r_div));
 8001262:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f001 f89e 	bl	80023ac <si5351_setupRdiv>
 8001270:	4603      	mov	r3, r0
 8001272:	813b      	strh	r3, [r7, #8]
 8001274:	893b      	ldrh	r3, [r7, #8]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <si5351_set_frequency+0x356>
 800127a:	893b      	ldrh	r3, [r7, #8]
 800127c:	e000      	b.n	8001280 <si5351_set_frequency+0x358>

    return ERROR_NONE;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3750      	adds	r7, #80	@ 0x50
 8001284:	46bd      	mov	sp, r7
 8001286:	bdb0      	pop	{r4, r5, r7, pc}
 8001288:	00000000 	.word	0x00000000
 800128c:	412ffffe 	.word	0x412ffffe
 8001290:	20000194 	.word	0x20000194
 8001294:	000fffff 	.word	0x000fffff

08001298 <uint32_to_str>:



void uint32_to_str(uint32_t num, char *str) {
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	@ 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
    char tmp[12]; //  
    int i = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]

    //  0 
    if (num == 0) {
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d121      	bne.n	80012f0 <uint32_to_str+0x58>
        str[0] = '0';
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	2230      	movs	r2, #48	@ 0x30
 80012b0:	701a      	strb	r2, [r3, #0]
        str[1] = '\0';
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	3301      	adds	r3, #1
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	e035      	b.n	8001328 <uint32_to_str+0x90>
        return;
    }

    //     
    while (num > 0) {
        tmp[i++] = '0' + (num % 10);
 80012bc:	6879      	ldr	r1, [r7, #4]
 80012be:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <uint32_to_str+0x98>)
 80012c0:	fba3 2301 	umull	r2, r3, r3, r1
 80012c4:	08da      	lsrs	r2, r3, #3
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	1aca      	subs	r2, r1, r3
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	1c59      	adds	r1, r3, #1
 80012d6:	61f9      	str	r1, [r7, #28]
 80012d8:	3230      	adds	r2, #48	@ 0x30
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	3320      	adds	r3, #32
 80012de:	443b      	add	r3, r7
 80012e0:	f803 2c14 	strb.w	r2, [r3, #-20]
        num /= 10;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a12      	ldr	r2, [pc, #72]	@ (8001330 <uint32_to_str+0x98>)
 80012e8:	fba2 2303 	umull	r2, r3, r2, r3
 80012ec:	08db      	lsrs	r3, r3, #3
 80012ee:	607b      	str	r3, [r7, #4]
    while (num > 0) {
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1e2      	bne.n	80012bc <uint32_to_str+0x24>
    }

    //  
    int j = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61bb      	str	r3, [r7, #24]
    while (i-- > 0) {
 80012fa:	e00b      	b.n	8001314 <uint32_to_str+0x7c>
        str[j++] = tmp[i];
 80012fc:	69bb      	ldr	r3, [r7, #24]
 80012fe:	1c5a      	adds	r2, r3, #1
 8001300:	61ba      	str	r2, [r7, #24]
 8001302:	461a      	mov	r2, r3
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	4413      	add	r3, r2
 8001308:	f107 010c 	add.w	r1, r7, #12
 800130c:	69fa      	ldr	r2, [r7, #28]
 800130e:	440a      	add	r2, r1
 8001310:	7812      	ldrb	r2, [r2, #0]
 8001312:	701a      	strb	r2, [r3, #0]
    while (i-- > 0) {
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	1e5a      	subs	r2, r3, #1
 8001318:	61fa      	str	r2, [r7, #28]
 800131a:	2b00      	cmp	r3, #0
 800131c:	dcee      	bgt.n	80012fc <uint32_to_str+0x64>
    }
    str[j] = '\0';
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	4413      	add	r3, r2
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
}
 8001328:	3724      	adds	r7, #36	@ 0x24
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	cccccccd 	.word	0xcccccccd

08001334 <array_to_uint32_t>:
uint32_t array_to_uint32_t(uint8_t arr[]){
 8001334:	b5b0      	push	{r4, r5, r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	uint32_t ans=0;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
	for(int i=0;i<6;++i){
 8001340:	2300      	movs	r3, #0
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	e030      	b.n	80013a8 <array_to_uint32_t+0x74>
		ans+=arr[i]*(pow(10,i));
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	4413      	add	r3, r2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff f850 	bl	80003f4 <__aeabi_i2d>
 8001354:	4604      	mov	r4, r0
 8001356:	460d      	mov	r5, r1
 8001358:	68b8      	ldr	r0, [r7, #8]
 800135a:	f7ff f84b 	bl	80003f4 <__aeabi_i2d>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	f04f 0000 	mov.w	r0, #0
 8001366:	4914      	ldr	r1, [pc, #80]	@ (80013b8 <array_to_uint32_t+0x84>)
 8001368:	f004 f9b6 	bl	80056d8 <pow>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	4620      	mov	r0, r4
 8001372:	4629      	mov	r1, r5
 8001374:	f7ff f8a8 	bl	80004c8 <__aeabi_dmul>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4614      	mov	r4, r2
 800137e:	461d      	mov	r5, r3
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	f7ff f827 	bl	80003d4 <__aeabi_ui2d>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	4620      	mov	r0, r4
 800138c:	4629      	mov	r1, r5
 800138e:	f7fe fee5 	bl	800015c <__adddf3>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4610      	mov	r0, r2
 8001398:	4619      	mov	r1, r3
 800139a:	f7ff fb45 	bl	8000a28 <__aeabi_d2uiz>
 800139e:	4603      	mov	r3, r0
 80013a0:	60fb      	str	r3, [r7, #12]
	for(int i=0;i<6;++i){
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	2b05      	cmp	r3, #5
 80013ac:	ddcb      	ble.n	8001346 <array_to_uint32_t+0x12>
	}
	return ans;
 80013ae:	68fb      	ldr	r3, [r7, #12]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bdb0      	pop	{r4, r5, r7, pc}
 80013b8:	40240000 	.word	0x40240000

080013bc <get_encoder>:

uint32_t get_encoder(){
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
	return TIM1->CNT/4;//    
 80013c0:	4b03      	ldr	r3, [pc, #12]	@ (80013d0 <get_encoder+0x14>)
 80013c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013c4:	089b      	lsrs	r3, r3, #2
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	40012c00 	.word	0x40012c00

080013d4 <set_encoder>:

void set_encoder(uint32_t e){
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	TIM1->CNT=e*4;
 80013dc:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <set_encoder+0x1c>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40012c00 	.word	0x40012c00

080013f4 <print_interface_mode0>:

void print_interface_mode0(){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af02      	add	r7, sp, #8
	ssd1306_SetCursor(1, 1);
 80013fa:	2101      	movs	r1, #1
 80013fc:	2001      	movs	r0, #1
 80013fe:	f001 fe39 	bl	8003074 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8001402:	2000      	movs	r0, #0
 8001404:	f001 fcec 	bl	8002de0 <ssd1306_Fill>
	char buff[12];
	uint32_to_str(freq[0], buff);
 8001408:	4b30      	ldr	r3, [pc, #192]	@ (80014cc <print_interface_mode0+0xd8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	1d3a      	adds	r2, r7, #4
 800140e:	4611      	mov	r1, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ff41 	bl	8001298 <uint32_to_str>
	ssd1306_WriteString(buff, Font_7x10, White);
 8001416:	4b2e      	ldr	r3, [pc, #184]	@ (80014d0 <print_interface_mode0+0xdc>)
 8001418:	1d38      	adds	r0, r7, #4
 800141a:	2201      	movs	r2, #1
 800141c:	9200      	str	r2, [sp, #0]
 800141e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001420:	f001 fe02 	bl	8003028 <ssd1306_WriteString>
	ssd1306_WriteString("   ", Font_7x10, White);
 8001424:	4b2a      	ldr	r3, [pc, #168]	@ (80014d0 <print_interface_mode0+0xdc>)
 8001426:	2201      	movs	r2, #1
 8001428:	9200      	str	r2, [sp, #0]
 800142a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800142c:	4829      	ldr	r0, [pc, #164]	@ (80014d4 <print_interface_mode0+0xe0>)
 800142e:	f001 fdfb 	bl	8003028 <ssd1306_WriteString>
	uint32_to_str(freq[1], buff);
 8001432:	4b26      	ldr	r3, [pc, #152]	@ (80014cc <print_interface_mode0+0xd8>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	1d3a      	adds	r2, r7, #4
 8001438:	4611      	mov	r1, r2
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff ff2c 	bl	8001298 <uint32_to_str>
	ssd1306_WriteString(buff, Font_7x10, White);
 8001440:	4b23      	ldr	r3, [pc, #140]	@ (80014d0 <print_interface_mode0+0xdc>)
 8001442:	1d38      	adds	r0, r7, #4
 8001444:	2201      	movs	r2, #1
 8001446:	9200      	str	r2, [sp, #0]
 8001448:	cb0e      	ldmia	r3, {r1, r2, r3}
 800144a:	f001 fded 	bl	8003028 <ssd1306_WriteString>
	ssd1306_SetCursor(1, 10);//    
 800144e:	210a      	movs	r1, #10
 8001450:	2001      	movs	r0, #1
 8001452:	f001 fe0f 	bl	8003074 <ssd1306_SetCursor>
	uint32_to_str(freq[2], buff);
 8001456:	4b1d      	ldr	r3, [pc, #116]	@ (80014cc <print_interface_mode0+0xd8>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	1d3a      	adds	r2, r7, #4
 800145c:	4611      	mov	r1, r2
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff1a 	bl	8001298 <uint32_to_str>
	ssd1306_WriteString(buff, Font_7x10, White);
 8001464:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <print_interface_mode0+0xdc>)
 8001466:	1d38      	adds	r0, r7, #4
 8001468:	2201      	movs	r2, #1
 800146a:	9200      	str	r2, [sp, #0]
 800146c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800146e:	f001 fddb 	bl	8003028 <ssd1306_WriteString>
	ssd1306_WriteString("   ", Font_7x10, White);
 8001472:	4b17      	ldr	r3, [pc, #92]	@ (80014d0 <print_interface_mode0+0xdc>)
 8001474:	2201      	movs	r2, #1
 8001476:	9200      	str	r2, [sp, #0]
 8001478:	cb0e      	ldmia	r3, {r1, r2, r3}
 800147a:	4816      	ldr	r0, [pc, #88]	@ (80014d4 <print_interface_mode0+0xe0>)
 800147c:	f001 fdd4 	bl	8003028 <ssd1306_WriteString>
	if(choiced_channel==0){
 8001480:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <print_interface_mode0+0xe4>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d107      	bne.n	8001498 <print_interface_mode0+0xa4>
		ssd1306_WriteString("ch0", Font_7x10, White);
 8001488:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <print_interface_mode0+0xdc>)
 800148a:	2201      	movs	r2, #1
 800148c:	9200      	str	r2, [sp, #0]
 800148e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001490:	4812      	ldr	r0, [pc, #72]	@ (80014dc <print_interface_mode0+0xe8>)
 8001492:	f001 fdc9 	bl	8003028 <ssd1306_WriteString>
 8001496:	e012      	b.n	80014be <print_interface_mode0+0xca>
	}else if(choiced_channel==1){
 8001498:	4b0f      	ldr	r3, [pc, #60]	@ (80014d8 <print_interface_mode0+0xe4>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d107      	bne.n	80014b0 <print_interface_mode0+0xbc>
		ssd1306_WriteString("ch1", Font_7x10, White);
 80014a0:	4b0b      	ldr	r3, [pc, #44]	@ (80014d0 <print_interface_mode0+0xdc>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	9200      	str	r2, [sp, #0]
 80014a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014a8:	480d      	ldr	r0, [pc, #52]	@ (80014e0 <print_interface_mode0+0xec>)
 80014aa:	f001 fdbd 	bl	8003028 <ssd1306_WriteString>
 80014ae:	e006      	b.n	80014be <print_interface_mode0+0xca>
	}else{
		ssd1306_WriteString("ch2", Font_7x10, White);
 80014b0:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <print_interface_mode0+0xdc>)
 80014b2:	2201      	movs	r2, #1
 80014b4:	9200      	str	r2, [sp, #0]
 80014b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014b8:	480a      	ldr	r0, [pc, #40]	@ (80014e4 <print_interface_mode0+0xf0>)
 80014ba:	f001 fdb5 	bl	8003028 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 80014be:	f001 fca7 	bl	8002e10 <ssd1306_UpdateScreen>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	2000016c 	.word	0x2000016c
 80014d0:	08007c88 	.word	0x08007c88
 80014d4:	08006790 	.word	0x08006790
 80014d8:	2000018f 	.word	0x2000018f
 80014dc:	08006794 	.word	0x08006794
 80014e0:	08006798 	.word	0x08006798
 80014e4:	0800679c 	.word	0x0800679c

080014e8 <print_interface_mode1>:


void print_interface_mode1(){
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b089      	sub	sp, #36	@ 0x24
 80014ec:	af02      	add	r7, sp, #8


	ssd1306_SetCursor(1, 1);
 80014ee:	2101      	movs	r1, #1
 80014f0:	2001      	movs	r0, #1
 80014f2:	f001 fdbf 	bl	8003074 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 80014f6:	2000      	movs	r0, #0
 80014f8:	f001 fc72 	bl	8002de0 <ssd1306_Fill>
	//char buff[12];
	if(choiced_num==0){
 80014fc:	4b4f      	ldr	r3, [pc, #316]	@ (800163c <print_interface_mode1+0x154>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d144      	bne.n	800158e <print_interface_mode1+0xa6>
		for(int i=5;i>=0;--i){
 8001504:	2305      	movs	r3, #5
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e01c      	b.n	8001544 <print_interface_mode1+0x5c>
			char t=48+number[choiced_channel][i];
 800150a:	4b4d      	ldr	r3, [pc, #308]	@ (8001640 <print_interface_mode1+0x158>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	4619      	mov	r1, r3
 8001510:	4a4c      	ldr	r2, [pc, #304]	@ (8001644 <print_interface_mode1+0x15c>)
 8001512:	460b      	mov	r3, r1
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	440b      	add	r3, r1
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	441a      	add	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	4413      	add	r3, r2
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	3330      	adds	r3, #48	@ 0x30
 8001524:	737b      	strb	r3, [r7, #13]
			char str[2] = {t, '\0'};
 8001526:	7b7b      	ldrb	r3, [r7, #13]
 8001528:	723b      	strb	r3, [r7, #8]
 800152a:	2300      	movs	r3, #0
 800152c:	727b      	strb	r3, [r7, #9]
			ssd1306_WriteString(str, Font_7x10, White);
 800152e:	4b46      	ldr	r3, [pc, #280]	@ (8001648 <print_interface_mode1+0x160>)
 8001530:	f107 0008 	add.w	r0, r7, #8
 8001534:	2201      	movs	r2, #1
 8001536:	9200      	str	r2, [sp, #0]
 8001538:	cb0e      	ldmia	r3, {r1, r2, r3}
 800153a:	f001 fd75 	bl	8003028 <ssd1306_WriteString>
		for(int i=5;i>=0;--i){
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3b01      	subs	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b00      	cmp	r3, #0
 8001548:	dadf      	bge.n	800150a <print_interface_mode1+0x22>
		}
		freq[choiced_channel]=array_to_uint32_t(number[choiced_channel]);
 800154a:	4b3d      	ldr	r3, [pc, #244]	@ (8001640 <print_interface_mode1+0x158>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	461a      	mov	r2, r3
 8001550:	4613      	mov	r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4413      	add	r3, r2
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4a3a      	ldr	r2, [pc, #232]	@ (8001644 <print_interface_mode1+0x15c>)
 800155a:	4413      	add	r3, r2
 800155c:	4a38      	ldr	r2, [pc, #224]	@ (8001640 <print_interface_mode1+0x158>)
 800155e:	7812      	ldrb	r2, [r2, #0]
 8001560:	4614      	mov	r4, r2
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fee6 	bl	8001334 <array_to_uint32_t>
 8001568:	4603      	mov	r3, r0
 800156a:	4a38      	ldr	r2, [pc, #224]	@ (800164c <print_interface_mode1+0x164>)
 800156c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		ssd1306_WriteString("   ", Font_7x10, White);
 8001570:	4b35      	ldr	r3, [pc, #212]	@ (8001648 <print_interface_mode1+0x160>)
 8001572:	2201      	movs	r2, #1
 8001574:	9200      	str	r2, [sp, #0]
 8001576:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001578:	4835      	ldr	r0, [pc, #212]	@ (8001650 <print_interface_mode1+0x168>)
 800157a:	f001 fd55 	bl	8003028 <ssd1306_WriteString>
		ssd1306_WriteString("send", Font_11x18, White);
 800157e:	4b35      	ldr	r3, [pc, #212]	@ (8001654 <print_interface_mode1+0x16c>)
 8001580:	2201      	movs	r2, #1
 8001582:	9200      	str	r2, [sp, #0]
 8001584:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001586:	4834      	ldr	r0, [pc, #208]	@ (8001658 <print_interface_mode1+0x170>)
 8001588:	f001 fd4e 	bl	8003028 <ssd1306_WriteString>
 800158c:	e04f      	b.n	800162e <print_interface_mode1+0x146>
	}else{
		for(int i=5;i>=0;--i){
 800158e:	2305      	movs	r3, #5
 8001590:	613b      	str	r3, [r7, #16]
 8001592:	e03b      	b.n	800160c <print_interface_mode1+0x124>
			if(i==choiced_num-1){
 8001594:	4b29      	ldr	r3, [pc, #164]	@ (800163c <print_interface_mode1+0x154>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	3b01      	subs	r3, #1
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	429a      	cmp	r2, r3
 800159e:	d119      	bne.n	80015d4 <print_interface_mode1+0xec>
				char t=48+number[choiced_channel][i];
 80015a0:	4b27      	ldr	r3, [pc, #156]	@ (8001640 <print_interface_mode1+0x158>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4619      	mov	r1, r3
 80015a6:	4a27      	ldr	r2, [pc, #156]	@ (8001644 <print_interface_mode1+0x15c>)
 80015a8:	460b      	mov	r3, r1
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	440b      	add	r3, r1
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	441a      	add	r2, r3
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	4413      	add	r3, r2
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	3330      	adds	r3, #48	@ 0x30
 80015ba:	73bb      	strb	r3, [r7, #14]
				char str[2] = {t, '\0'};
 80015bc:	7bbb      	ldrb	r3, [r7, #14]
 80015be:	713b      	strb	r3, [r7, #4]
 80015c0:	2300      	movs	r3, #0
 80015c2:	717b      	strb	r3, [r7, #5]
				ssd1306_WriteString(str, Font_11x18, White);
 80015c4:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <print_interface_mode1+0x16c>)
 80015c6:	1d38      	adds	r0, r7, #4
 80015c8:	2201      	movs	r2, #1
 80015ca:	9200      	str	r2, [sp, #0]
 80015cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ce:	f001 fd2b 	bl	8003028 <ssd1306_WriteString>
 80015d2:	e018      	b.n	8001606 <print_interface_mode1+0x11e>
			}else{
				char t=48+number[choiced_channel][i];
 80015d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <print_interface_mode1+0x158>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	4619      	mov	r1, r3
 80015da:	4a1a      	ldr	r2, [pc, #104]	@ (8001644 <print_interface_mode1+0x15c>)
 80015dc:	460b      	mov	r3, r1
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	440b      	add	r3, r1
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	441a      	add	r2, r3
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	3330      	adds	r3, #48	@ 0x30
 80015ee:	73fb      	strb	r3, [r7, #15]
				char str[2] = {t, '\0'};
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	703b      	strb	r3, [r7, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	707b      	strb	r3, [r7, #1]
				ssd1306_WriteString(str, Font_7x10, White);
 80015f8:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <print_interface_mode1+0x160>)
 80015fa:	4638      	mov	r0, r7
 80015fc:	2201      	movs	r2, #1
 80015fe:	9200      	str	r2, [sp, #0]
 8001600:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001602:	f001 fd11 	bl	8003028 <ssd1306_WriteString>
		for(int i=5;i>=0;--i){
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	3b01      	subs	r3, #1
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	2b00      	cmp	r3, #0
 8001610:	dac0      	bge.n	8001594 <print_interface_mode1+0xac>
			}
		}
		ssd1306_WriteString("   ", Font_7x10, White);
 8001612:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <print_interface_mode1+0x160>)
 8001614:	2201      	movs	r2, #1
 8001616:	9200      	str	r2, [sp, #0]
 8001618:	cb0e      	ldmia	r3, {r1, r2, r3}
 800161a:	480d      	ldr	r0, [pc, #52]	@ (8001650 <print_interface_mode1+0x168>)
 800161c:	f001 fd04 	bl	8003028 <ssd1306_WriteString>
		ssd1306_WriteString("send", Font_7x10, White);
 8001620:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <print_interface_mode1+0x160>)
 8001622:	2201      	movs	r2, #1
 8001624:	9200      	str	r2, [sp, #0]
 8001626:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001628:	480b      	ldr	r0, [pc, #44]	@ (8001658 <print_interface_mode1+0x170>)
 800162a:	f001 fcfd 	bl	8003028 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 800162e:	f001 fbef 	bl	8002e10 <ssd1306_UpdateScreen>
}
 8001632:	bf00      	nop
 8001634:	371c      	adds	r7, #28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd90      	pop	{r4, r7, pc}
 800163a:	bf00      	nop
 800163c:	2000018e 	.word	0x2000018e
 8001640:	2000018f 	.word	0x2000018f
 8001644:	2000017c 	.word	0x2000017c
 8001648:	08007c88 	.word	0x08007c88
 800164c:	2000016c 	.word	0x2000016c
 8001650:	08006790 	.word	0x08006790
 8001654:	08007c94 	.word	0x08007c94
 8001658:	080067a0 	.word	0x080067a0

0800165c <int_mode_0>:

void int_mode_0(){
 800165c:	b598      	push	{r3, r4, r7, lr}
 800165e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET) {  //    (  VCC)
 8001660:	2101      	movs	r1, #1
 8001662:	4827      	ldr	r0, [pc, #156]	@ (8001700 <int_mode_0+0xa4>)
 8001664:	f002 f83e 	bl	80036e4 <HAL_GPIO_ReadPin>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d102      	bne.n	8001674 <int_mode_0+0x18>
		choice=1;
 800166e:	4b25      	ldr	r3, [pc, #148]	@ (8001704 <int_mode_0+0xa8>)
 8001670:	2201      	movs	r2, #1
 8001672:	701a      	strb	r2, [r3, #0]

	}
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET);  //  
 8001674:	bf00      	nop
 8001676:	2101      	movs	r1, #1
 8001678:	4821      	ldr	r0, [pc, #132]	@ (8001700 <int_mode_0+0xa4>)
 800167a:	f002 f833 	bl	80036e4 <HAL_GPIO_ReadPin>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d0f8      	beq.n	8001676 <int_mode_0+0x1a>
	HAL_Delay(10);
 8001684:	200a      	movs	r0, #10
 8001686:	f001 fda1 	bl	80031cc <HAL_Delay>
	if(choice==0 && enc!=get_encoder()){
 800168a:	4b1e      	ldr	r3, [pc, #120]	@ (8001704 <int_mode_0+0xa8>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d11e      	bne.n	80016d0 <int_mode_0+0x74>
 8001692:	4b1d      	ldr	r3, [pc, #116]	@ (8001708 <int_mode_0+0xac>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	461c      	mov	r4, r3
 8001698:	f7ff fe90 	bl	80013bc <get_encoder>
 800169c:	4603      	mov	r3, r0
 800169e:	429c      	cmp	r4, r3
 80016a0:	d016      	beq.n	80016d0 <int_mode_0+0x74>
		enc=get_encoder();
 80016a2:	f7ff fe8b 	bl	80013bc <get_encoder>
 80016a6:	4603      	mov	r3, r0
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <int_mode_0+0xac>)
 80016ac:	701a      	strb	r2, [r3, #0]
		if(enc>2){
 80016ae:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <int_mode_0+0xac>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d905      	bls.n	80016c2 <int_mode_0+0x66>
			enc=0;
 80016b6:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <int_mode_0+0xac>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	701a      	strb	r2, [r3, #0]
			set_encoder(0);
 80016bc:	2000      	movs	r0, #0
 80016be:	f7ff fe89 	bl	80013d4 <set_encoder>
		}else if(enc<0){
			enc=2;
			set_encoder(2);
		}
		choiced_channel=enc;
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <int_mode_0+0xac>)
 80016c4:	781a      	ldrb	r2, [r3, #0]
 80016c6:	4b11      	ldr	r3, [pc, #68]	@ (800170c <int_mode_0+0xb0>)
 80016c8:	701a      	strb	r2, [r3, #0]
		print_interface_mode0();
 80016ca:	f7ff fe93 	bl	80013f4 <print_interface_mode0>
		interface_mode=1;
		choice=0;
		print_interface_mode1();
	}

}
 80016ce:	e014      	b.n	80016fa <int_mode_0+0x9e>
	}else if(choice==1){
 80016d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001704 <int_mode_0+0xa8>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d110      	bne.n	80016fa <int_mode_0+0x9e>
		enc=1;
 80016d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001708 <int_mode_0+0xac>)
 80016da:	2201      	movs	r2, #1
 80016dc:	701a      	strb	r2, [r3, #0]
		set_encoder(1);
 80016de:	2001      	movs	r0, #1
 80016e0:	f7ff fe78 	bl	80013d4 <set_encoder>
		choiced_num=1;//   send     0 
 80016e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001710 <int_mode_0+0xb4>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
		interface_mode=1;
 80016ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <int_mode_0+0xb8>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	701a      	strb	r2, [r3, #0]
		choice=0;
 80016f0:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <int_mode_0+0xa8>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	701a      	strb	r2, [r3, #0]
		print_interface_mode1();
 80016f6:	f7ff fef7 	bl	80014e8 <print_interface_mode1>
}
 80016fa:	bf00      	nop
 80016fc:	bd98      	pop	{r3, r4, r7, pc}
 80016fe:	bf00      	nop
 8001700:	40010800 	.word	0x40010800
 8001704:	20000178 	.word	0x20000178
 8001708:	20000168 	.word	0x20000168
 800170c:	2000018f 	.word	0x2000018f
 8001710:	2000018e 	.word	0x2000018e
 8001714:	20000190 	.word	0x20000190

08001718 <increase_left>:

void increase_left(){
 8001718:	b490      	push	{r4, r7}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
	for(int i=choiced_num;i<7;++i){
 800171e:	4b23      	ldr	r3, [pc, #140]	@ (80017ac <increase_left+0x94>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	e039      	b.n	800179a <increase_left+0x82>
		if(number[choiced_channel][i-1]==9){
 8001726:	4b22      	ldr	r3, [pc, #136]	@ (80017b0 <increase_left+0x98>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	1e5a      	subs	r2, r3, #1
 8001730:	4920      	ldr	r1, [pc, #128]	@ (80017b4 <increase_left+0x9c>)
 8001732:	4603      	mov	r3, r0
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	4403      	add	r3, r0
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	440b      	add	r3, r1
 800173c:	4413      	add	r3, r2
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b09      	cmp	r3, #9
 8001742:	d10e      	bne.n	8001762 <increase_left+0x4a>
			number[choiced_channel][i-1]=0;
 8001744:	4b1a      	ldr	r3, [pc, #104]	@ (80017b0 <increase_left+0x98>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	1e5a      	subs	r2, r3, #1
 800174e:	4919      	ldr	r1, [pc, #100]	@ (80017b4 <increase_left+0x9c>)
 8001750:	4603      	mov	r3, r0
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4403      	add	r3, r0
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	440b      	add	r3, r1
 800175a:	4413      	add	r3, r2
 800175c:	2200      	movs	r2, #0
 800175e:	701a      	strb	r2, [r3, #0]
 8001760:	e018      	b.n	8001794 <increase_left+0x7c>
		}else{
			number[choiced_channel][i-1]++;
 8001762:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <increase_left+0x98>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	461a      	mov	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	1e59      	subs	r1, r3, #1
 800176c:	4811      	ldr	r0, [pc, #68]	@ (80017b4 <increase_left+0x9c>)
 800176e:	4613      	mov	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	4413      	add	r3, r2
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4403      	add	r3, r0
 8001778:	440b      	add	r3, r1
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	3301      	adds	r3, #1
 800177e:	b2dc      	uxtb	r4, r3
 8001780:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <increase_left+0x9c>)
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	4403      	add	r3, r0
 800178c:	440b      	add	r3, r1
 800178e:	4622      	mov	r2, r4
 8001790:	701a      	strb	r2, [r3, #0]
			break;
 8001792:	e006      	b.n	80017a2 <increase_left+0x8a>
	for(int i=choiced_num;i<7;++i){
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3301      	adds	r3, #1
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b06      	cmp	r3, #6
 800179e:	ddc2      	ble.n	8001726 <increase_left+0xe>
		}
	}
}
 80017a0:	bf00      	nop
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc90      	pop	{r4, r7}
 80017aa:	4770      	bx	lr
 80017ac:	2000018e 	.word	0x2000018e
 80017b0:	2000018f 	.word	0x2000018f
 80017b4:	2000017c 	.word	0x2000017c

080017b8 <min_freq>:
            break;
        }
    }
}

void min_freq(){
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
	number[choiced_channel][0]=8;
 80017bc:	4b25      	ldr	r3, [pc, #148]	@ (8001854 <min_freq+0x9c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4619      	mov	r1, r3
 80017c2:	4a25      	ldr	r2, [pc, #148]	@ (8001858 <min_freq+0xa0>)
 80017c4:	460b      	mov	r3, r1
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	440b      	add	r3, r1
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	4413      	add	r3, r2
 80017ce:	2208      	movs	r2, #8
 80017d0:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][1]=0;
 80017d2:	4b20      	ldr	r3, [pc, #128]	@ (8001854 <min_freq+0x9c>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	4619      	mov	r1, r3
 80017d8:	4a1f      	ldr	r2, [pc, #124]	@ (8001858 <min_freq+0xa0>)
 80017da:	460b      	mov	r3, r1
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	440b      	add	r3, r1
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	4413      	add	r3, r2
 80017e4:	3301      	adds	r3, #1
 80017e6:	2200      	movs	r2, #0
 80017e8:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][2]=0;
 80017ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001854 <min_freq+0x9c>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	4619      	mov	r1, r3
 80017f0:	4a19      	ldr	r2, [pc, #100]	@ (8001858 <min_freq+0xa0>)
 80017f2:	460b      	mov	r3, r1
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	440b      	add	r3, r1
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	4413      	add	r3, r2
 80017fc:	3302      	adds	r3, #2
 80017fe:	2200      	movs	r2, #0
 8001800:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][3]=0;
 8001802:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <min_freq+0x9c>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	4619      	mov	r1, r3
 8001808:	4a13      	ldr	r2, [pc, #76]	@ (8001858 <min_freq+0xa0>)
 800180a:	460b      	mov	r3, r1
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	440b      	add	r3, r1
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	4413      	add	r3, r2
 8001814:	3303      	adds	r3, #3
 8001816:	2200      	movs	r2, #0
 8001818:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][4]=0;
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <min_freq+0x9c>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	4619      	mov	r1, r3
 8001820:	4a0d      	ldr	r2, [pc, #52]	@ (8001858 <min_freq+0xa0>)
 8001822:	460b      	mov	r3, r1
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	440b      	add	r3, r1
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	3304      	adds	r3, #4
 800182e:	2200      	movs	r2, #0
 8001830:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][5]=0;
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <min_freq+0x9c>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	4619      	mov	r1, r3
 8001838:	4a07      	ldr	r2, [pc, #28]	@ (8001858 <min_freq+0xa0>)
 800183a:	460b      	mov	r3, r1
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	440b      	add	r3, r1
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	4413      	add	r3, r2
 8001844:	3305      	adds	r3, #5
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]

}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	2000018f 	.word	0x2000018f
 8001858:	2000017c 	.word	0x2000017c

0800185c <max_freq>:

void max_freq(){
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
	number[choiced_channel][0]=0;
 8001860:	4b25      	ldr	r3, [pc, #148]	@ (80018f8 <max_freq+0x9c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	4619      	mov	r1, r3
 8001866:	4a25      	ldr	r2, [pc, #148]	@ (80018fc <max_freq+0xa0>)
 8001868:	460b      	mov	r3, r1
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	440b      	add	r3, r1
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	4413      	add	r3, r2
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][1]=0;
 8001876:	4b20      	ldr	r3, [pc, #128]	@ (80018f8 <max_freq+0x9c>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	4619      	mov	r1, r3
 800187c:	4a1f      	ldr	r2, [pc, #124]	@ (80018fc <max_freq+0xa0>)
 800187e:	460b      	mov	r3, r1
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	440b      	add	r3, r1
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	4413      	add	r3, r2
 8001888:	3301      	adds	r3, #1
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][2]=0;
 800188e:	4b1a      	ldr	r3, [pc, #104]	@ (80018f8 <max_freq+0x9c>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	4619      	mov	r1, r3
 8001894:	4a19      	ldr	r2, [pc, #100]	@ (80018fc <max_freq+0xa0>)
 8001896:	460b      	mov	r3, r1
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	440b      	add	r3, r1
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4413      	add	r3, r2
 80018a0:	3302      	adds	r3, #2
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][3]=0;
 80018a6:	4b14      	ldr	r3, [pc, #80]	@ (80018f8 <max_freq+0x9c>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4619      	mov	r1, r3
 80018ac:	4a13      	ldr	r2, [pc, #76]	@ (80018fc <max_freq+0xa0>)
 80018ae:	460b      	mov	r3, r1
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	440b      	add	r3, r1
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	4413      	add	r3, r2
 80018b8:	3303      	adds	r3, #3
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][4]=6;
 80018be:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <max_freq+0x9c>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	4619      	mov	r1, r3
 80018c4:	4a0d      	ldr	r2, [pc, #52]	@ (80018fc <max_freq+0xa0>)
 80018c6:	460b      	mov	r3, r1
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	440b      	add	r3, r1
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	4413      	add	r3, r2
 80018d0:	3304      	adds	r3, #4
 80018d2:	2206      	movs	r2, #6
 80018d4:	701a      	strb	r2, [r3, #0]
	number[choiced_channel][5]=1;
 80018d6:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <max_freq+0x9c>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	4619      	mov	r1, r3
 80018dc:	4a07      	ldr	r2, [pc, #28]	@ (80018fc <max_freq+0xa0>)
 80018de:	460b      	mov	r3, r1
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	440b      	add	r3, r1
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	4413      	add	r3, r2
 80018e8:	3305      	adds	r3, #5
 80018ea:	2201      	movs	r2, #1
 80018ec:	701a      	strb	r2, [r3, #0]

}
 80018ee:	bf00      	nop
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	2000018f 	.word	0x2000018f
 80018fc:	2000017c 	.word	0x2000017c

08001900 <int_mode_1>:

void int_mode_1(){
 8001900:	b598      	push	{r3, r4, r7, lr}
 8001902:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET) {  //    (  VCC)
 8001904:	2101      	movs	r1, #1
 8001906:	4884      	ldr	r0, [pc, #528]	@ (8001b18 <int_mode_1+0x218>)
 8001908:	f001 feec 	bl	80036e4 <HAL_GPIO_ReadPin>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d12c      	bne.n	800196c <int_mode_1+0x6c>
		if(choice==0){
 8001912:	4b82      	ldr	r3, [pc, #520]	@ (8001b1c <int_mode_1+0x21c>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d11c      	bne.n	8001954 <int_mode_1+0x54>

			choice=1;
 800191a:	4b80      	ldr	r3, [pc, #512]	@ (8001b1c <int_mode_1+0x21c>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
			if(choiced_num!=0){
 8001920:	4b7f      	ldr	r3, [pc, #508]	@ (8001b20 <int_mode_1+0x220>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d021      	beq.n	800196c <int_mode_1+0x6c>
				enc=number[choiced_channel][choiced_num-1];
 8001928:	4b7e      	ldr	r3, [pc, #504]	@ (8001b24 <int_mode_1+0x224>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	4b7c      	ldr	r3, [pc, #496]	@ (8001b20 <int_mode_1+0x220>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	1e5a      	subs	r2, r3, #1
 8001934:	497c      	ldr	r1, [pc, #496]	@ (8001b28 <int_mode_1+0x228>)
 8001936:	4603      	mov	r3, r0
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4403      	add	r3, r0
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	440b      	add	r3, r1
 8001940:	4413      	add	r3, r2
 8001942:	781a      	ldrb	r2, [r3, #0]
 8001944:	4b79      	ldr	r3, [pc, #484]	@ (8001b2c <int_mode_1+0x22c>)
 8001946:	701a      	strb	r2, [r3, #0]
				set_encoder(enc);
 8001948:	4b78      	ldr	r3, [pc, #480]	@ (8001b2c <int_mode_1+0x22c>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fd41 	bl	80013d4 <set_encoder>
 8001952:	e00b      	b.n	800196c <int_mode_1+0x6c>
			}
		}else{
			choice=0;
 8001954:	4b71      	ldr	r3, [pc, #452]	@ (8001b1c <int_mode_1+0x21c>)
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
			enc=choiced_num;
 800195a:	4b71      	ldr	r3, [pc, #452]	@ (8001b20 <int_mode_1+0x220>)
 800195c:	781a      	ldrb	r2, [r3, #0]
 800195e:	4b73      	ldr	r3, [pc, #460]	@ (8001b2c <int_mode_1+0x22c>)
 8001960:	701a      	strb	r2, [r3, #0]
			set_encoder(enc);
 8001962:	4b72      	ldr	r3, [pc, #456]	@ (8001b2c <int_mode_1+0x22c>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fd34 	bl	80013d4 <set_encoder>
		}

	}
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET);  //  
 800196c:	bf00      	nop
 800196e:	2101      	movs	r1, #1
 8001970:	4869      	ldr	r0, [pc, #420]	@ (8001b18 <int_mode_1+0x218>)
 8001972:	f001 feb7 	bl	80036e4 <HAL_GPIO_ReadPin>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d0f8      	beq.n	800196e <int_mode_1+0x6e>
	HAL_Delay(10);
 800197c:	200a      	movs	r0, #10
 800197e:	f001 fc25 	bl	80031cc <HAL_Delay>
	if(choice==0 && enc!=get_encoder()){
 8001982:	4b66      	ldr	r3, [pc, #408]	@ (8001b1c <int_mode_1+0x21c>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d11e      	bne.n	80019c8 <int_mode_1+0xc8>
 800198a:	4b68      	ldr	r3, [pc, #416]	@ (8001b2c <int_mode_1+0x22c>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	461c      	mov	r4, r3
 8001990:	f7ff fd14 	bl	80013bc <get_encoder>
 8001994:	4603      	mov	r3, r0
 8001996:	429c      	cmp	r4, r3
 8001998:	d016      	beq.n	80019c8 <int_mode_1+0xc8>
		enc=get_encoder();
 800199a:	f7ff fd0f 	bl	80013bc <get_encoder>
 800199e:	4603      	mov	r3, r0
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4b62      	ldr	r3, [pc, #392]	@ (8001b2c <int_mode_1+0x22c>)
 80019a4:	701a      	strb	r2, [r3, #0]
		if(enc>6){
 80019a6:	4b61      	ldr	r3, [pc, #388]	@ (8001b2c <int_mode_1+0x22c>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b06      	cmp	r3, #6
 80019ac:	d905      	bls.n	80019ba <int_mode_1+0xba>
			enc=0;
 80019ae:	4b5f      	ldr	r3, [pc, #380]	@ (8001b2c <int_mode_1+0x22c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
			set_encoder(0);
 80019b4:	2000      	movs	r0, #0
 80019b6:	f7ff fd0d 	bl	80013d4 <set_encoder>
		}else if(enc<0){
			set_encoder(6);
			enc=6;
		}
		choiced_num=enc;
 80019ba:	4b5c      	ldr	r3, [pc, #368]	@ (8001b2c <int_mode_1+0x22c>)
 80019bc:	781a      	ldrb	r2, [r3, #0]
 80019be:	4b58      	ldr	r3, [pc, #352]	@ (8001b20 <int_mode_1+0x220>)
 80019c0:	701a      	strb	r2, [r3, #0]
		print_interface_mode1();
 80019c2:	f7ff fd91 	bl	80014e8 <print_interface_mode1>
			}
			print_interface_mode1();

		}
	}
}
 80019c6:	e0a4      	b.n	8001b12 <int_mode_1+0x212>
	}else if(choice==1){
 80019c8:	4b54      	ldr	r3, [pc, #336]	@ (8001b1c <int_mode_1+0x21c>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	f040 80a0 	bne.w	8001b12 <int_mode_1+0x212>
		if(choiced_num==0){
 80019d2:	4b53      	ldr	r3, [pc, #332]	@ (8001b20 <int_mode_1+0x220>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d15b      	bne.n	8001a92 <int_mode_1+0x192>
			choice=0;
 80019da:	4b50      	ldr	r3, [pc, #320]	@ (8001b1c <int_mode_1+0x21c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	701a      	strb	r2, [r3, #0]
			interface_mode=0;
 80019e0:	4b53      	ldr	r3, [pc, #332]	@ (8001b30 <int_mode_1+0x230>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
			freq[choiced_channel]=array_to_uint32_t(number[choiced_channel]);
 80019e6:	4b4f      	ldr	r3, [pc, #316]	@ (8001b24 <int_mode_1+0x224>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	4613      	mov	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4413      	add	r3, r2
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	4a4c      	ldr	r2, [pc, #304]	@ (8001b28 <int_mode_1+0x228>)
 80019f6:	4413      	add	r3, r2
 80019f8:	4a4a      	ldr	r2, [pc, #296]	@ (8001b24 <int_mode_1+0x224>)
 80019fa:	7812      	ldrb	r2, [r2, #0]
 80019fc:	4614      	mov	r4, r2
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fc98 	bl	8001334 <array_to_uint32_t>
 8001a04:	4603      	mov	r3, r0
 8001a06:	4a4b      	ldr	r2, [pc, #300]	@ (8001b34 <int_mode_1+0x234>)
 8001a08:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if(freq[choiced_channel]<8){
 8001a0c:	4b45      	ldr	r3, [pc, #276]	@ (8001b24 <int_mode_1+0x224>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b48      	ldr	r3, [pc, #288]	@ (8001b34 <int_mode_1+0x234>)
 8001a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a18:	2b07      	cmp	r3, #7
 8001a1a:	d809      	bhi.n	8001a30 <int_mode_1+0x130>
				freq[choiced_channel]=8;
 8001a1c:	4b41      	ldr	r3, [pc, #260]	@ (8001b24 <int_mode_1+0x224>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	4619      	mov	r1, r3
 8001a22:	4b44      	ldr	r3, [pc, #272]	@ (8001b34 <int_mode_1+0x234>)
 8001a24:	2208      	movs	r2, #8
 8001a26:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
				min_freq();
 8001a2a:	f7ff fec5 	bl	80017b8 <min_freq>
 8001a2e:	e011      	b.n	8001a54 <int_mode_1+0x154>
			}else if(freq[choiced_channel]>160000){
 8001a30:	4b3c      	ldr	r3, [pc, #240]	@ (8001b24 <int_mode_1+0x224>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b3f      	ldr	r3, [pc, #252]	@ (8001b34 <int_mode_1+0x234>)
 8001a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a3c:	4a3e      	ldr	r2, [pc, #248]	@ (8001b38 <int_mode_1+0x238>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d908      	bls.n	8001a54 <int_mode_1+0x154>
				freq[choiced_channel]=160000;
 8001a42:	4b38      	ldr	r3, [pc, #224]	@ (8001b24 <int_mode_1+0x224>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	4b3a      	ldr	r3, [pc, #232]	@ (8001b34 <int_mode_1+0x234>)
 8001a4a:	4a3b      	ldr	r2, [pc, #236]	@ (8001b38 <int_mode_1+0x238>)
 8001a4c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
				max_freq();
 8001a50:	f7ff ff04 	bl	800185c <max_freq>
			si5351_set_frequency(choiced_channel, freq[choiced_channel]*1000);
 8001a54:	4b33      	ldr	r3, [pc, #204]	@ (8001b24 <int_mode_1+0x224>)
 8001a56:	781a      	ldrb	r2, [r3, #0]
 8001a58:	4b32      	ldr	r3, [pc, #200]	@ (8001b24 <int_mode_1+0x224>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <int_mode_1+0x234>)
 8001a60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001a64:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001a68:	fb01 f303 	mul.w	r3, r1, r3
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4610      	mov	r0, r2
 8001a70:	f7ff fa5a 	bl	8000f28 <si5351_set_frequency>
			si5351_enableOutputs(0xFF);
 8001a74:	20ff      	movs	r0, #255	@ 0xff
 8001a76:	f000 ff65 	bl	8002944 <si5351_enableOutputs>
			enc=choiced_channel;
 8001a7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b24 <int_mode_1+0x224>)
 8001a7c:	781a      	ldrb	r2, [r3, #0]
 8001a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8001b2c <int_mode_1+0x22c>)
 8001a80:	701a      	strb	r2, [r3, #0]
			set_encoder(enc);
 8001a82:	4b2a      	ldr	r3, [pc, #168]	@ (8001b2c <int_mode_1+0x22c>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fca4 	bl	80013d4 <set_encoder>
			print_interface_mode0();
 8001a8c:	f7ff fcb2 	bl	80013f4 <print_interface_mode0>
}
 8001a90:	e03f      	b.n	8001b12 <int_mode_1+0x212>
		}else if(enc!=get_encoder()){
 8001a92:	4b26      	ldr	r3, [pc, #152]	@ (8001b2c <int_mode_1+0x22c>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	461c      	mov	r4, r3
 8001a98:	f7ff fc90 	bl	80013bc <get_encoder>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	429c      	cmp	r4, r3
 8001aa0:	d037      	beq.n	8001b12 <int_mode_1+0x212>
			if(get_encoder()>9){
 8001aa2:	f7ff fc8b 	bl	80013bc <get_encoder>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b09      	cmp	r3, #9
 8001aaa:	d917      	bls.n	8001adc <int_mode_1+0x1dc>
				enc=0;
 8001aac:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <int_mode_1+0x22c>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
				set_encoder(0);
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	f7ff fc8e 	bl	80013d4 <set_encoder>
				number[choiced_channel][choiced_num-1]=9;
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <int_mode_1+0x224>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	4618      	mov	r0, r3
 8001abe:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <int_mode_1+0x220>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	1e5a      	subs	r2, r3, #1
 8001ac4:	4918      	ldr	r1, [pc, #96]	@ (8001b28 <int_mode_1+0x228>)
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4403      	add	r3, r0
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	440b      	add	r3, r1
 8001ad0:	4413      	add	r3, r2
 8001ad2:	2209      	movs	r2, #9
 8001ad4:	701a      	strb	r2, [r3, #0]
				increase_left();
 8001ad6:	f7ff fe1f 	bl	8001718 <increase_left>
 8001ada:	e018      	b.n	8001b0e <int_mode_1+0x20e>
			}else if(get_encoder()<0){
 8001adc:	f7ff fc6e 	bl	80013bc <get_encoder>
				enc=get_encoder();
 8001ae0:	f7ff fc6c 	bl	80013bc <get_encoder>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <int_mode_1+0x22c>)
 8001aea:	701a      	strb	r2, [r3, #0]
				number[choiced_channel][choiced_num-1]=enc;
 8001aec:	4b0d      	ldr	r3, [pc, #52]	@ (8001b24 <int_mode_1+0x224>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	4b0b      	ldr	r3, [pc, #44]	@ (8001b20 <int_mode_1+0x220>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	1e5a      	subs	r2, r3, #1
 8001af8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <int_mode_1+0x22c>)
 8001afa:	781c      	ldrb	r4, [r3, #0]
 8001afc:	490a      	ldr	r1, [pc, #40]	@ (8001b28 <int_mode_1+0x228>)
 8001afe:	4603      	mov	r3, r0
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4403      	add	r3, r0
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	440b      	add	r3, r1
 8001b08:	4413      	add	r3, r2
 8001b0a:	4622      	mov	r2, r4
 8001b0c:	701a      	strb	r2, [r3, #0]
			print_interface_mode1();
 8001b0e:	f7ff fceb 	bl	80014e8 <print_interface_mode1>
}
 8001b12:	bf00      	nop
 8001b14:	bd98      	pop	{r3, r4, r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40010800 	.word	0x40010800
 8001b1c:	20000178 	.word	0x20000178
 8001b20:	2000018e 	.word	0x2000018e
 8001b24:	2000018f 	.word	0x2000018f
 8001b28:	2000017c 	.word	0x2000017c
 8001b2c:	20000168 	.word	0x20000168
 8001b30:	20000190 	.word	0x20000190
 8001b34:	2000016c 	.word	0x2000016c
 8001b38:	00027100 	.word	0x00027100

08001b3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b40:	f001 fae2 	bl	8003108 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b44:	f000 f862 	bl	8001c0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b48:	f000 f95a 	bl	8001e00 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b4c:	f000 f8a4 	bl	8001c98 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001b50:	f000 f8fe 	bl	8001d50 <MX_TIM1_Init>
  MX_I2C2_Init();
 8001b54:	f000 f8ce 	bl	8001cf4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001b58:	213c      	movs	r1, #60	@ 0x3c
 8001b5a:	4824      	ldr	r0, [pc, #144]	@ (8001bec <main+0xb0>)
 8001b5c:	f003 fc0c 	bl	8005378 <HAL_TIM_Encoder_Start>
  ssd1306_Init();
 8001b60:	f001 f8d4 	bl	8002d0c <ssd1306_Init>
  si5351_Init();
 8001b64:	f000 f994 	bl	8001e90 <si5351_Init>
  enc=0;//    
 8001b68:	4b21      	ldr	r3, [pc, #132]	@ (8001bf0 <main+0xb4>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
  set_encoder(0);//   0
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f7ff fc30 	bl	80013d4 <set_encoder>
  freq[0]=8;//    0
 8001b74:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf4 <main+0xb8>)
 8001b76:	2208      	movs	r2, #8
 8001b78:	601a      	str	r2, [r3, #0]
  freq[1]=8;//    1
 8001b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf4 <main+0xb8>)
 8001b7c:	2208      	movs	r2, #8
 8001b7e:	605a      	str	r2, [r3, #4]
  freq[2]=8;//    2
 8001b80:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf4 <main+0xb8>)
 8001b82:	2208      	movs	r2, #8
 8001b84:	609a      	str	r2, [r3, #8]
  choice=0;//      
 8001b86:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf8 <main+0xbc>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
  number[0][0]=8;//      0
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bfc <main+0xc0>)
 8001b8e:	2208      	movs	r2, #8
 8001b90:	701a      	strb	r2, [r3, #0]
  number[1][0]=8;//      1
 8001b92:	4b1a      	ldr	r3, [pc, #104]	@ (8001bfc <main+0xc0>)
 8001b94:	2208      	movs	r2, #8
 8001b96:	719a      	strb	r2, [r3, #6]
  number[2][0]=8;//      2
 8001b98:	4b18      	ldr	r3, [pc, #96]	@ (8001bfc <main+0xc0>)
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	731a      	strb	r2, [r3, #12]
  choiced_num=0;//       
 8001b9e:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <main+0xc4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	701a      	strb	r2, [r3, #0]
  choiced_channel=0;//   
 8001ba4:	4b17      	ldr	r3, [pc, #92]	@ (8001c04 <main+0xc8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
  interface_mode=0;//       (0- , 1- )
 8001baa:	4b17      	ldr	r3, [pc, #92]	@ (8001c08 <main+0xcc>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
  si5351_set_frequency(0, 8000);//   
 8001bb0:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	f7ff f9b7 	bl	8000f28 <si5351_set_frequency>
  si5351_set_frequency(1, 8000);//   
 8001bba:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	f7ff f9b2 	bl	8000f28 <si5351_set_frequency>
  si5351_set_frequency(2, 8000);//   
 8001bc4:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8001bc8:	2002      	movs	r0, #2
 8001bca:	f7ff f9ad 	bl	8000f28 <si5351_set_frequency>
  si5351_enableOutputs(0xFF);//  
 8001bce:	20ff      	movs	r0, #255	@ 0xff
 8001bd0:	f000 feb8 	bl	8002944 <si5351_enableOutputs>
  print_interface_mode0();//    
 8001bd4:	f7ff fc0e 	bl	80013f4 <print_interface_mode0>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(interface_mode==0){
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <main+0xcc>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d102      	bne.n	8001be6 <main+0xaa>
		  int_mode_0();
 8001be0:	f7ff fd3c 	bl	800165c <int_mode_0>
 8001be4:	e7f8      	b.n	8001bd8 <main+0x9c>
	  }else{
		  int_mode_1();
 8001be6:	f7ff fe8b 	bl	8001900 <int_mode_1>
	  if(interface_mode==0){
 8001bea:	e7f5      	b.n	8001bd8 <main+0x9c>
 8001bec:	20000120 	.word	0x20000120
 8001bf0:	20000168 	.word	0x20000168
 8001bf4:	2000016c 	.word	0x2000016c
 8001bf8:	20000178 	.word	0x20000178
 8001bfc:	2000017c 	.word	0x2000017c
 8001c00:	2000018e 	.word	0x2000018e
 8001c04:	2000018f 	.word	0x2000018f
 8001c08:	20000190 	.word	0x20000190

08001c0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b090      	sub	sp, #64	@ 0x40
 8001c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c12:	f107 0318 	add.w	r3, r7, #24
 8001c16:	2228      	movs	r2, #40	@ 0x28
 8001c18:	2100      	movs	r1, #0
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f003 fd2a 	bl	8005674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	60da      	str	r2, [r3, #12]
 8001c2c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c40:	2302      	movs	r3, #2
 8001c42:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c4a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c50:	f107 0318 	add.w	r3, r7, #24
 8001c54:	4618      	mov	r0, r3
 8001c56:	f002 fef1 	bl	8004a3c <HAL_RCC_OscConfig>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001c60:	f000 f910 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c64:	230f      	movs	r3, #15
 8001c66:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c7a:	1d3b      	adds	r3, r7, #4
 8001c7c:	2102      	movs	r1, #2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f003 f95e 	bl	8004f40 <HAL_RCC_ClockConfig>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001c8a:	f000 f8fb 	bl	8001e84 <Error_Handler>
  }
}
 8001c8e:	bf00      	nop
 8001c90:	3740      	adds	r7, #64	@ 0x40
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001c9e:	4a13      	ldr	r2, [pc, #76]	@ (8001cec <MX_I2C1_Init+0x54>)
 8001ca0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ca2:	4b11      	ldr	r3, [pc, #68]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001ca4:	4a12      	ldr	r2, [pc, #72]	@ (8001cf0 <MX_I2C1_Init+0x58>)
 8001ca6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001cb6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cc8:	4b07      	ldr	r3, [pc, #28]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cce:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cd4:	4804      	ldr	r0, [pc, #16]	@ (8001ce8 <MX_I2C1_Init+0x50>)
 8001cd6:	f001 fd1d 	bl	8003714 <HAL_I2C_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ce0:	f000 f8d0 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000078 	.word	0x20000078
 8001cec:	40005400 	.word	0x40005400
 8001cf0:	000186a0 	.word	0x000186a0

08001cf4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001cf8:	4b12      	ldr	r3, [pc, #72]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001cfa:	4a13      	ldr	r2, [pc, #76]	@ (8001d48 <MX_I2C2_Init+0x54>)
 8001cfc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001cfe:	4b11      	ldr	r3, [pc, #68]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d00:	4a12      	ldr	r2, [pc, #72]	@ (8001d4c <MX_I2C2_Init+0x58>)
 8001d02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d04:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d10:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d16:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d18:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001d1e:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d24:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d30:	4804      	ldr	r0, [pc, #16]	@ (8001d44 <MX_I2C2_Init+0x50>)
 8001d32:	f001 fcef 	bl	8003714 <HAL_I2C_Init>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001d3c:	f000 f8a2 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d40:	bf00      	nop
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	200000cc 	.word	0x200000cc
 8001d48:	40005800 	.word	0x40005800
 8001d4c:	000186a0 	.word	0x000186a0

08001d50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	@ 0x30
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d56:	f107 030c 	add.w	r3, r7, #12
 8001d5a:	2224      	movs	r2, #36	@ 0x24
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f003 fc88 	bl	8005674 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d6c:	4b22      	ldr	r3, [pc, #136]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001d6e:	4a23      	ldr	r2, [pc, #140]	@ (8001dfc <MX_TIM1_Init+0xac>)
 8001d70:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d72:	4b21      	ldr	r3, [pc, #132]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d78:	4b1f      	ldr	r3, [pc, #124]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001d80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d84:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d86:	4b1c      	ldr	r3, [pc, #112]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d92:	4b19      	ldr	r3, [pc, #100]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001da0:	2301      	movs	r3, #1
 8001da2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dac:	2300      	movs	r3, #0
 8001dae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001db0:	2301      	movs	r3, #1
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001dbc:	f107 030c 	add.w	r3, r7, #12
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	480d      	ldr	r0, [pc, #52]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001dc4:	f003 fa36 	bl	8005234 <HAL_TIM_Encoder_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001dce:	f000 f859 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4806      	ldr	r0, [pc, #24]	@ (8001df8 <MX_TIM1_Init+0xa8>)
 8001de0:	f003 fbea 	bl	80055b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001dea:	f000 f84b 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001dee:	bf00      	nop
 8001df0:	3730      	adds	r7, #48	@ 0x30
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000120 	.word	0x20000120
 8001dfc:	40012c00 	.word	0x40012c00

08001e00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e06:	f107 0310 	add.w	r3, r7, #16
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	605a      	str	r2, [r3, #4]
 8001e10:	609a      	str	r2, [r3, #8]
 8001e12:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e14:	4b19      	ldr	r3, [pc, #100]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	4a18      	ldr	r2, [pc, #96]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e1a:	f043 0320 	orr.w	r3, r3, #32
 8001e1e:	6193      	str	r3, [r2, #24]
 8001e20:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	f003 0320 	and.w	r3, r3, #32
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2c:	4b13      	ldr	r3, [pc, #76]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	4a12      	ldr	r2, [pc, #72]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e32:	f043 0304 	orr.w	r3, r3, #4
 8001e36:	6193      	str	r3, [r2, #24]
 8001e38:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e44:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	4a0c      	ldr	r2, [pc, #48]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e4a:	f043 0308 	orr.w	r3, r3, #8
 8001e4e:	6193      	str	r3, [r2, #24]
 8001e50:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <MX_GPIO_Init+0x7c>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e68:	f107 0310 	add.w	r3, r7, #16
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4804      	ldr	r0, [pc, #16]	@ (8001e80 <MX_GPIO_Init+0x80>)
 8001e70:	f001 fab4 	bl	80033dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e74:	bf00      	nop
 8001e76:	3720      	adds	r7, #32
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40010800 	.word	0x40010800

08001e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e88:	b672      	cpsid	i
}
 8001e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <Error_Handler+0x8>

08001e90 <si5351_Init>:
    Initializes I2C and configures the breakout (call this function before
    doing anything else)
*/
/**************************************************************************/
err_t si5351_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0

	/*!
	    Constructor
	*/
	  m_si5351Config.initialised     = 0;
 8001e96:	4b57      	ldr	r3, [pc, #348]	@ (8001ff4 <si5351_Init+0x164>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	701a      	strb	r2, [r3, #0]
	  m_si5351Config.crystalFreq     = SI5351_CRYSTAL_FREQ_25MHZ;
 8001e9c:	4b55      	ldr	r3, [pc, #340]	@ (8001ff4 <si5351_Init+0x164>)
 8001e9e:	4a56      	ldr	r2, [pc, #344]	@ (8001ff8 <si5351_Init+0x168>)
 8001ea0:	605a      	str	r2, [r3, #4]
	  m_si5351Config.crystalLoad     = SI5351_CRYSTAL_LOAD_10PF;
 8001ea2:	4b54      	ldr	r3, [pc, #336]	@ (8001ff4 <si5351_Init+0x164>)
 8001ea4:	22c0      	movs	r2, #192	@ 0xc0
 8001ea6:	721a      	strb	r2, [r3, #8]
	  m_si5351Config.crystalPPM      = 30;
 8001ea8:	4b52      	ldr	r3, [pc, #328]	@ (8001ff4 <si5351_Init+0x164>)
 8001eaa:	221e      	movs	r2, #30
 8001eac:	60da      	str	r2, [r3, #12]
	  m_si5351Config.plla_configured = 0;
 8001eae:	4b51      	ldr	r3, [pc, #324]	@ (8001ff4 <si5351_Init+0x164>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	741a      	strb	r2, [r3, #16]
	  m_si5351Config.plla_freq       = 0;
 8001eb4:	4b4f      	ldr	r3, [pc, #316]	@ (8001ff4 <si5351_Init+0x164>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	615a      	str	r2, [r3, #20]
	  m_si5351Config.pllb_configured = 0;
 8001eba:	4b4e      	ldr	r3, [pc, #312]	@ (8001ff4 <si5351_Init+0x164>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	761a      	strb	r2, [r3, #24]
	  m_si5351Config.pllb_freq       = 0;
 8001ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ff4 <si5351_Init+0x164>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	61da      	str	r2, [r3, #28]
	  m_si5351Config.ms0_freq		 = 0;
 8001ec6:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff4 <si5351_Init+0x164>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	621a      	str	r2, [r3, #32]
	  m_si5351Config.ms1_freq		 = 0;
 8001ecc:	4b49      	ldr	r3, [pc, #292]	@ (8001ff4 <si5351_Init+0x164>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	625a      	str	r2, [r3, #36]	@ 0x24
	  m_si5351Config.ms2_freq		 = 0;
 8001ed2:	4b48      	ldr	r3, [pc, #288]	@ (8001ff4 <si5351_Init+0x164>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	629a      	str	r2, [r3, #40]	@ 0x28
	  m_si5351Config.ms0_r_div		 = 0;
 8001ed8:	4b46      	ldr	r3, [pc, #280]	@ (8001ff4 <si5351_Init+0x164>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	62da      	str	r2, [r3, #44]	@ 0x2c
	  m_si5351Config.ms1_r_div		 = 0;
 8001ede:	4b45      	ldr	r3, [pc, #276]	@ (8001ff4 <si5351_Init+0x164>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	631a      	str	r2, [r3, #48]	@ 0x30
	  m_si5351Config.ms2_r_div		 = 0;
 8001ee4:	4b43      	ldr	r3, [pc, #268]	@ (8001ff4 <si5351_Init+0x164>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	635a      	str	r2, [r3, #52]	@ 0x34



  /* Disable all outputs setting CLKx_DIS high */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, 0xFF));
 8001eea:	21ff      	movs	r1, #255	@ 0xff
 8001eec:	2003      	movs	r0, #3
 8001eee:	f000 fd4d 	bl	800298c <si5351_write8>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	82fb      	strh	r3, [r7, #22]
 8001ef6:	8afb      	ldrh	r3, [r7, #22]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <si5351_Init+0x70>
 8001efc:	8afb      	ldrh	r3, [r7, #22]
 8001efe:	e074      	b.n	8001fea <si5351_Init+0x15a>

  /* Power down all output drivers */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_16_CLK0_CONTROL, 0x80));
 8001f00:	2180      	movs	r1, #128	@ 0x80
 8001f02:	2010      	movs	r0, #16
 8001f04:	f000 fd42 	bl	800298c <si5351_write8>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	82bb      	strh	r3, [r7, #20]
 8001f0c:	8abb      	ldrh	r3, [r7, #20]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <si5351_Init+0x86>
 8001f12:	8abb      	ldrh	r3, [r7, #20]
 8001f14:	e069      	b.n	8001fea <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_17_CLK1_CONTROL, 0x80));
 8001f16:	2180      	movs	r1, #128	@ 0x80
 8001f18:	2011      	movs	r0, #17
 8001f1a:	f000 fd37 	bl	800298c <si5351_write8>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	827b      	strh	r3, [r7, #18]
 8001f22:	8a7b      	ldrh	r3, [r7, #18]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <si5351_Init+0x9c>
 8001f28:	8a7b      	ldrh	r3, [r7, #18]
 8001f2a:	e05e      	b.n	8001fea <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_18_CLK2_CONTROL, 0x80));
 8001f2c:	2180      	movs	r1, #128	@ 0x80
 8001f2e:	2012      	movs	r0, #18
 8001f30:	f000 fd2c 	bl	800298c <si5351_write8>
 8001f34:	4603      	mov	r3, r0
 8001f36:	823b      	strh	r3, [r7, #16]
 8001f38:	8a3b      	ldrh	r3, [r7, #16]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <si5351_Init+0xb2>
 8001f3e:	8a3b      	ldrh	r3, [r7, #16]
 8001f40:	e053      	b.n	8001fea <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_19_CLK3_CONTROL, 0x80));
 8001f42:	2180      	movs	r1, #128	@ 0x80
 8001f44:	2013      	movs	r0, #19
 8001f46:	f000 fd21 	bl	800298c <si5351_write8>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	81fb      	strh	r3, [r7, #14]
 8001f4e:	89fb      	ldrh	r3, [r7, #14]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <si5351_Init+0xc8>
 8001f54:	89fb      	ldrh	r3, [r7, #14]
 8001f56:	e048      	b.n	8001fea <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_20_CLK4_CONTROL, 0x80));
 8001f58:	2180      	movs	r1, #128	@ 0x80
 8001f5a:	2014      	movs	r0, #20
 8001f5c:	f000 fd16 	bl	800298c <si5351_write8>
 8001f60:	4603      	mov	r3, r0
 8001f62:	81bb      	strh	r3, [r7, #12]
 8001f64:	89bb      	ldrh	r3, [r7, #12]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <si5351_Init+0xde>
 8001f6a:	89bb      	ldrh	r3, [r7, #12]
 8001f6c:	e03d      	b.n	8001fea <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_21_CLK5_CONTROL, 0x80));
 8001f6e:	2180      	movs	r1, #128	@ 0x80
 8001f70:	2015      	movs	r0, #21
 8001f72:	f000 fd0b 	bl	800298c <si5351_write8>
 8001f76:	4603      	mov	r3, r0
 8001f78:	817b      	strh	r3, [r7, #10]
 8001f7a:	897b      	ldrh	r3, [r7, #10]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <si5351_Init+0xf4>
 8001f80:	897b      	ldrh	r3, [r7, #10]
 8001f82:	e032      	b.n	8001fea <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_22_CLK6_CONTROL, 0x80));
 8001f84:	2180      	movs	r1, #128	@ 0x80
 8001f86:	2016      	movs	r0, #22
 8001f88:	f000 fd00 	bl	800298c <si5351_write8>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	813b      	strh	r3, [r7, #8]
 8001f90:	893b      	ldrh	r3, [r7, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <si5351_Init+0x10a>
 8001f96:	893b      	ldrh	r3, [r7, #8]
 8001f98:	e027      	b.n	8001fea <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_23_CLK7_CONTROL, 0x80));
 8001f9a:	2180      	movs	r1, #128	@ 0x80
 8001f9c:	2017      	movs	r0, #23
 8001f9e:	f000 fcf5 	bl	800298c <si5351_write8>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	80fb      	strh	r3, [r7, #6]
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <si5351_Init+0x120>
 8001fac:	88fb      	ldrh	r3, [r7, #6]
 8001fae:	e01c      	b.n	8001fea <si5351_Init+0x15a>

  /* Set the load capacitance for the XTAL */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_183_CRYSTAL_INTERNAL_LOAD_CAPACITANCE,
 8001fb0:	4b10      	ldr	r3, [pc, #64]	@ (8001ff4 <si5351_Init+0x164>)
 8001fb2:	7a1b      	ldrb	r3, [r3, #8]
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	20b7      	movs	r0, #183	@ 0xb7
 8001fb8:	f000 fce8 	bl	800298c <si5351_write8>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	80bb      	strh	r3, [r7, #4]
 8001fc0:	88bb      	ldrh	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <si5351_Init+0x13a>
 8001fc6:	88bb      	ldrh	r3, [r7, #4]
 8001fc8:	e00f      	b.n	8001fea <si5351_Init+0x15a>
     By default, ClockBuilder Desktop sets this register to 0x18.
     Note that the least significant nibble must remain 0x8, but the most
     significant nibble may be modified to suit your needs. */

  /* Reset the PLL config fields just in case we call init again */
  m_si5351Config.plla_configured = 0;
 8001fca:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <si5351_Init+0x164>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	741a      	strb	r2, [r3, #16]
  m_si5351Config.plla_freq = 0;
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <si5351_Init+0x164>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	615a      	str	r2, [r3, #20]
  m_si5351Config.pllb_configured = 0;
 8001fd6:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <si5351_Init+0x164>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	761a      	strb	r2, [r3, #24]
  m_si5351Config.pllb_freq = 0;
 8001fdc:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <si5351_Init+0x164>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	61da      	str	r2, [r3, #28]

  /* All done! */
  m_si5351Config.initialised = 1;
 8001fe2:	4b04      	ldr	r3, [pc, #16]	@ (8001ff4 <si5351_Init+0x164>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]

  return ERROR_NONE;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000194 	.word	0x20000194
 8001ff8:	017d7840 	.word	0x017d7840

08001ffc <si5351_setupPLL>:
/**************************************************************************/
err_t si5351_setupPLL(si5351PLL_t pll,
                                uint8_t     mult,
                                uint32_t    num,
                                uint32_t    denom)
{
 8001ffc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002000:	b08f      	sub	sp, #60	@ 0x3c
 8002002:	af00      	add	r7, sp, #0
 8002004:	60ba      	str	r2, [r7, #8]
 8002006:	607b      	str	r3, [r7, #4]
 8002008:	4603      	mov	r3, r0
 800200a:	73fb      	strb	r3, [r7, #15]
 800200c:	460b      	mov	r3, r1
 800200e:	73bb      	strb	r3, [r7, #14]
  uint32_t P1;       /* PLL config register P1 */
  uint32_t P2;	     /* PLL config register P2 */
  uint32_t P3;	     /* PLL config register P3 */

  /* Basic validation */
  ASSERT( m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED );
 8002010:	4ba7      	ldr	r3, [pc, #668]	@ (80022b0 <si5351_setupPLL+0x2b4>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <si5351_setupPLL+0x20>
 8002018:	2305      	movs	r3, #5
 800201a:	e1c0      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT( (mult > 14) && (mult < 91), ERROR_INVALIDPARAMETER ); /* mult = 15..90 */
 800201c:	7bbb      	ldrb	r3, [r7, #14]
 800201e:	2b0e      	cmp	r3, #14
 8002020:	d902      	bls.n	8002028 <si5351_setupPLL+0x2c>
 8002022:	7bbb      	ldrb	r3, [r7, #14]
 8002024:	2b5a      	cmp	r3, #90	@ 0x5a
 8002026:	d901      	bls.n	800202c <si5351_setupPLL+0x30>
 8002028:	2304      	movs	r3, #4
 800202a:	e1b8      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT( denom > 0,                  ERROR_INVALIDPARAMETER ); /* Avoid divide by zero */
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <si5351_setupPLL+0x3a>
 8002032:	2304      	movs	r3, #4
 8002034:	e1b3      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT( num <= 0xFFFFF,             ERROR_INVALIDPARAMETER ); /* 20-bit limit */
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800203c:	d301      	bcc.n	8002042 <si5351_setupPLL+0x46>
 800203e:	2304      	movs	r3, #4
 8002040:	e1ad      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT( denom <= 0xFFFFF,           ERROR_INVALIDPARAMETER ); /* 20-bit limit */
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002048:	d301      	bcc.n	800204e <si5351_setupPLL+0x52>
 800204a:	2304      	movs	r3, #4
 800204c:	e1a7      	b.n	800239e <si5351_setupPLL+0x3a2>
   *
   * 	P3[19:0] = denom
   */

  /* Set the main PLL config registers */
  if (num == 0)
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d108      	bne.n	8002066 <si5351_setupPLL+0x6a>
  {
    /* Integer mode */
    P1 = 128 * mult - 512;
 8002054:	7bbb      	ldrb	r3, [r7, #14]
 8002056:	3b04      	subs	r3, #4
 8002058:	01db      	lsls	r3, r3, #7
 800205a:	637b      	str	r3, [r7, #52]	@ 0x34
    P2 = num;
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	633b      	str	r3, [r7, #48]	@ 0x30
    P3 = denom;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002064:	e078      	b.n	8002158 <si5351_setupPLL+0x15c>
  }
  else
  {
    /* Fractional mode */
    P1 = (uint32_t)(128 * mult + floor(128 * ((float)num/(float)denom)) - 512);
 8002066:	7bbb      	ldrb	r3, [r7, #14]
 8002068:	01db      	lsls	r3, r3, #7
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe f9c2 	bl	80003f4 <__aeabi_i2d>
 8002070:	4604      	mov	r4, r0
 8002072:	460d      	mov	r5, r1
 8002074:	68b8      	ldr	r0, [r7, #8]
 8002076:	f7fe fdad 	bl	8000bd4 <__aeabi_ui2f>
 800207a:	4606      	mov	r6, r0
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7fe fda9 	bl	8000bd4 <__aeabi_ui2f>
 8002082:	4603      	mov	r3, r0
 8002084:	4619      	mov	r1, r3
 8002086:	4630      	mov	r0, r6
 8002088:	f7fe feb0 	bl	8000dec <__aeabi_fdiv>
 800208c:	4603      	mov	r3, r0
 800208e:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fdf6 	bl	8000c84 <__aeabi_fmul>
 8002098:	4603      	mov	r3, r0
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe f9bc 	bl	8000418 <__aeabi_f2d>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4610      	mov	r0, r2
 80020a6:	4619      	mov	r1, r3
 80020a8:	f003 fc02 	bl	80058b0 <floor>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	4620      	mov	r0, r4
 80020b2:	4629      	mov	r1, r5
 80020b4:	f7fe f852 	bl	800015c <__adddf3>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4610      	mov	r0, r2
 80020be:	4619      	mov	r1, r3
 80020c0:	f04f 0200 	mov.w	r2, #0
 80020c4:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80020c8:	f7fe f846 	bl	8000158 <__aeabi_dsub>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	4610      	mov	r0, r2
 80020d2:	4619      	mov	r1, r3
 80020d4:	f7fe fca8 	bl	8000a28 <__aeabi_d2uiz>
 80020d8:	4603      	mov	r3, r0
 80020da:	637b      	str	r3, [r7, #52]	@ 0x34
    P2 = (uint32_t)(128 * num - denom * floor(128 * ((float)num/(float)denom)));
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	01db      	lsls	r3, r3, #7
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7fe f977 	bl	80003d4 <__aeabi_ui2d>
 80020e6:	4604      	mov	r4, r0
 80020e8:	460d      	mov	r5, r1
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7fe f972 	bl	80003d4 <__aeabi_ui2d>
 80020f0:	4680      	mov	r8, r0
 80020f2:	4689      	mov	r9, r1
 80020f4:	68b8      	ldr	r0, [r7, #8]
 80020f6:	f7fe fd6d 	bl	8000bd4 <__aeabi_ui2f>
 80020fa:	4606      	mov	r6, r0
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7fe fd69 	bl	8000bd4 <__aeabi_ui2f>
 8002102:	4603      	mov	r3, r0
 8002104:	4619      	mov	r1, r3
 8002106:	4630      	mov	r0, r6
 8002108:	f7fe fe70 	bl	8000dec <__aeabi_fdiv>
 800210c:	4603      	mov	r3, r0
 800210e:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe fdb6 	bl	8000c84 <__aeabi_fmul>
 8002118:	4603      	mov	r3, r0
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe f97c 	bl	8000418 <__aeabi_f2d>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	f003 fbc2 	bl	80058b0 <floor>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4640      	mov	r0, r8
 8002132:	4649      	mov	r1, r9
 8002134:	f7fe f9c8 	bl	80004c8 <__aeabi_dmul>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	4620      	mov	r0, r4
 800213e:	4629      	mov	r1, r5
 8002140:	f7fe f80a 	bl	8000158 <__aeabi_dsub>
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
 8002148:	4610      	mov	r0, r2
 800214a:	4619      	mov	r1, r3
 800214c:	f7fe fc6c 	bl	8000a28 <__aeabi_d2uiz>
 8002150:	4603      	mov	r3, r0
 8002152:	633b      	str	r3, [r7, #48]	@ 0x30
    P3 = denom;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Get the appropriate starting point for the PLL registers */
  uint8_t baseaddr = (pll == SI5351_PLL_A ? 26 : 34);
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <si5351_setupPLL+0x166>
 800215e:	231a      	movs	r3, #26
 8002160:	e000      	b.n	8002164 <si5351_setupPLL+0x168>
 8002162:	2322      	movs	r3, #34	@ 0x22
 8002164:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* The datasheet is a nightmare of typos and inconsistencies here! */
  ASSERT_STATUS( si5351_write8( baseaddr,   (P3 & 0x0000FF00) >> 8));
 8002168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800216a:	0a1b      	lsrs	r3, r3, #8
 800216c:	b2da      	uxtb	r2, r3
 800216e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002172:	4611      	mov	r1, r2
 8002174:	4618      	mov	r0, r3
 8002176:	f000 fc09 	bl	800298c <si5351_write8>
 800217a:	4603      	mov	r3, r0
 800217c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800217e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <si5351_setupPLL+0x18c>
 8002184:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002186:	e10a      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT_STATUS( si5351_write8( baseaddr+1, (P3 & 0x000000FF)));
 8002188:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800218c:	3301      	adds	r3, #1
 800218e:	b2db      	uxtb	r3, r3
 8002190:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	4611      	mov	r1, r2
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fbf8 	bl	800298c <si5351_write8>
 800219c:	4603      	mov	r3, r0
 800219e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80021a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <si5351_setupPLL+0x1ae>
 80021a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80021a8:	e0f9      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT_STATUS( si5351_write8( baseaddr+2, (P1 & 0x00030000) >> 16));
 80021aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80021ae:	3302      	adds	r3, #2
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021b4:	0c1b      	lsrs	r3, r3, #16
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	4619      	mov	r1, r3
 80021c0:	4610      	mov	r0, r2
 80021c2:	f000 fbe3 	bl	800298c <si5351_write8>
 80021c6:	4603      	mov	r3, r0
 80021c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80021ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <si5351_setupPLL+0x1d8>
 80021d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021d2:	e0e4      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT_STATUS( si5351_write8( baseaddr+3, (P1 & 0x0000FF00) >> 8));
 80021d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80021d8:	3303      	adds	r3, #3
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021de:	0a1b      	lsrs	r3, r3, #8
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f000 fbd1 	bl	800298c <si5351_write8>
 80021ea:	4603      	mov	r3, r0
 80021ec:	847b      	strh	r3, [r7, #34]	@ 0x22
 80021ee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <si5351_setupPLL+0x1fc>
 80021f4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80021f6:	e0d2      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT_STATUS( si5351_write8( baseaddr+4, (P1 & 0x000000FF)));
 80021f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80021fc:	3304      	adds	r3, #4
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002202:	b2d2      	uxtb	r2, r2
 8002204:	4611      	mov	r1, r2
 8002206:	4618      	mov	r0, r3
 8002208:	f000 fbc0 	bl	800298c <si5351_write8>
 800220c:	4603      	mov	r3, r0
 800220e:	843b      	strh	r3, [r7, #32]
 8002210:	8c3b      	ldrh	r3, [r7, #32]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <si5351_setupPLL+0x21e>
 8002216:	8c3b      	ldrh	r3, [r7, #32]
 8002218:	e0c1      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT_STATUS( si5351_write8( baseaddr+5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16) ));
 800221a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800221e:	3305      	adds	r3, #5
 8002220:	b2d8      	uxtb	r0, r3
 8002222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002224:	0b1b      	lsrs	r3, r3, #12
 8002226:	b2db      	uxtb	r3, r3
 8002228:	f023 030f 	bic.w	r3, r3, #15
 800222c:	b2da      	uxtb	r2, r3
 800222e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002230:	0c1b      	lsrs	r3, r3, #16
 8002232:	b2db      	uxtb	r3, r3
 8002234:	f003 030f 	and.w	r3, r3, #15
 8002238:	b2db      	uxtb	r3, r3
 800223a:	4313      	orrs	r3, r2
 800223c:	b2db      	uxtb	r3, r3
 800223e:	4619      	mov	r1, r3
 8002240:	f000 fba4 	bl	800298c <si5351_write8>
 8002244:	4603      	mov	r3, r0
 8002246:	83fb      	strh	r3, [r7, #30]
 8002248:	8bfb      	ldrh	r3, [r7, #30]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <si5351_setupPLL+0x256>
 800224e:	8bfb      	ldrh	r3, [r7, #30]
 8002250:	e0a5      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT_STATUS( si5351_write8( baseaddr+6, (P2 & 0x0000FF00) >> 8));
 8002252:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002256:	3306      	adds	r3, #6
 8002258:	b2da      	uxtb	r2, r3
 800225a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800225c:	0a1b      	lsrs	r3, r3, #8
 800225e:	b2db      	uxtb	r3, r3
 8002260:	4619      	mov	r1, r3
 8002262:	4610      	mov	r0, r2
 8002264:	f000 fb92 	bl	800298c <si5351_write8>
 8002268:	4603      	mov	r3, r0
 800226a:	83bb      	strh	r3, [r7, #28]
 800226c:	8bbb      	ldrh	r3, [r7, #28]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <si5351_setupPLL+0x27a>
 8002272:	8bbb      	ldrh	r3, [r7, #28]
 8002274:	e093      	b.n	800239e <si5351_setupPLL+0x3a2>
  ASSERT_STATUS( si5351_write8( baseaddr+7, (P2 & 0x000000FF)));
 8002276:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800227a:	3307      	adds	r3, #7
 800227c:	b2db      	uxtb	r3, r3
 800227e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	4611      	mov	r1, r2
 8002284:	4618      	mov	r0, r3
 8002286:	f000 fb81 	bl	800298c <si5351_write8>
 800228a:	4603      	mov	r3, r0
 800228c:	837b      	strh	r3, [r7, #26]
 800228e:	8b7b      	ldrh	r3, [r7, #26]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <si5351_setupPLL+0x29c>
 8002294:	8b7b      	ldrh	r3, [r7, #26]
 8002296:	e082      	b.n	800239e <si5351_setupPLL+0x3a2>

  /* Reset both PLLs */
  ASSERT_STATUS( si5351_write8(SI5351_REGISTER_177_PLL_RESET, (1<<7) | (1<<5) ));
 8002298:	21a0      	movs	r1, #160	@ 0xa0
 800229a:	20b1      	movs	r0, #177	@ 0xb1
 800229c:	f000 fb76 	bl	800298c <si5351_write8>
 80022a0:	4603      	mov	r3, r0
 80022a2:	833b      	strh	r3, [r7, #24]
 80022a4:	8b3b      	ldrh	r3, [r7, #24]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d004      	beq.n	80022b4 <si5351_setupPLL+0x2b8>
 80022aa:	8b3b      	ldrh	r3, [r7, #24]
 80022ac:	e077      	b.n	800239e <si5351_setupPLL+0x3a2>
 80022ae:	bf00      	nop
 80022b0:	20000194 	.word	0x20000194

  /* Store the frequency settings for use with the Multisynth helper */
  if (pll == SI5351_PLL_A)
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d138      	bne.n	800232c <si5351_setupPLL+0x330>
  {
    float fvco = m_si5351Config.crystalFreq * (mult + ( (float)num / (float)denom ));
 80022ba:	4b3b      	ldr	r3, [pc, #236]	@ (80023a8 <si5351_setupPLL+0x3ac>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe fc88 	bl	8000bd4 <__aeabi_ui2f>
 80022c4:	4604      	mov	r4, r0
 80022c6:	7bbb      	ldrb	r3, [r7, #14]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe fc87 	bl	8000bdc <__aeabi_i2f>
 80022ce:	4605      	mov	r5, r0
 80022d0:	68b8      	ldr	r0, [r7, #8]
 80022d2:	f7fe fc7f 	bl	8000bd4 <__aeabi_ui2f>
 80022d6:	4606      	mov	r6, r0
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7fe fc7b 	bl	8000bd4 <__aeabi_ui2f>
 80022de:	4603      	mov	r3, r0
 80022e0:	4619      	mov	r1, r3
 80022e2:	4630      	mov	r0, r6
 80022e4:	f7fe fd82 	bl	8000dec <__aeabi_fdiv>
 80022e8:	4603      	mov	r3, r0
 80022ea:	4619      	mov	r1, r3
 80022ec:	4628      	mov	r0, r5
 80022ee:	f7fe fbc1 	bl	8000a74 <__addsf3>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4619      	mov	r1, r3
 80022f6:	4620      	mov	r0, r4
 80022f8:	f7fe fcc4 	bl	8000c84 <__aeabi_fmul>
 80022fc:	4603      	mov	r3, r0
 80022fe:	613b      	str	r3, [r7, #16]
    m_si5351Config.plla_configured = 1; //true
 8002300:	4b29      	ldr	r3, [pc, #164]	@ (80023a8 <si5351_setupPLL+0x3ac>)
 8002302:	2201      	movs	r2, #1
 8002304:	741a      	strb	r2, [r3, #16]
    m_si5351Config.plla_freq = (uint32_t)floor(fvco);
 8002306:	6938      	ldr	r0, [r7, #16]
 8002308:	f7fe f886 	bl	8000418 <__aeabi_f2d>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4610      	mov	r0, r2
 8002312:	4619      	mov	r1, r3
 8002314:	f003 facc 	bl	80058b0 <floor>
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	4610      	mov	r0, r2
 800231e:	4619      	mov	r1, r3
 8002320:	f7fe fb82 	bl	8000a28 <__aeabi_d2uiz>
 8002324:	4603      	mov	r3, r0
 8002326:	4a20      	ldr	r2, [pc, #128]	@ (80023a8 <si5351_setupPLL+0x3ac>)
 8002328:	6153      	str	r3, [r2, #20]
 800232a:	e037      	b.n	800239c <si5351_setupPLL+0x3a0>
  }
  else
  {
    float fvco = m_si5351Config.crystalFreq * (mult + ( (float)num / (float)denom ));
 800232c:	4b1e      	ldr	r3, [pc, #120]	@ (80023a8 <si5351_setupPLL+0x3ac>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe fc4f 	bl	8000bd4 <__aeabi_ui2f>
 8002336:	4604      	mov	r4, r0
 8002338:	7bbb      	ldrb	r3, [r7, #14]
 800233a:	4618      	mov	r0, r3
 800233c:	f7fe fc4e 	bl	8000bdc <__aeabi_i2f>
 8002340:	4605      	mov	r5, r0
 8002342:	68b8      	ldr	r0, [r7, #8]
 8002344:	f7fe fc46 	bl	8000bd4 <__aeabi_ui2f>
 8002348:	4606      	mov	r6, r0
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7fe fc42 	bl	8000bd4 <__aeabi_ui2f>
 8002350:	4603      	mov	r3, r0
 8002352:	4619      	mov	r1, r3
 8002354:	4630      	mov	r0, r6
 8002356:	f7fe fd49 	bl	8000dec <__aeabi_fdiv>
 800235a:	4603      	mov	r3, r0
 800235c:	4619      	mov	r1, r3
 800235e:	4628      	mov	r0, r5
 8002360:	f7fe fb88 	bl	8000a74 <__addsf3>
 8002364:	4603      	mov	r3, r0
 8002366:	4619      	mov	r1, r3
 8002368:	4620      	mov	r0, r4
 800236a:	f7fe fc8b 	bl	8000c84 <__aeabi_fmul>
 800236e:	4603      	mov	r3, r0
 8002370:	617b      	str	r3, [r7, #20]
    m_si5351Config.pllb_configured = 1; //true
 8002372:	4b0d      	ldr	r3, [pc, #52]	@ (80023a8 <si5351_setupPLL+0x3ac>)
 8002374:	2201      	movs	r2, #1
 8002376:	761a      	strb	r2, [r3, #24]
    m_si5351Config.pllb_freq = (uint32_t)floor(fvco);
 8002378:	6978      	ldr	r0, [r7, #20]
 800237a:	f7fe f84d 	bl	8000418 <__aeabi_f2d>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	4610      	mov	r0, r2
 8002384:	4619      	mov	r1, r3
 8002386:	f003 fa93 	bl	80058b0 <floor>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	4610      	mov	r0, r2
 8002390:	4619      	mov	r1, r3
 8002392:	f7fe fb49 	bl	8000a28 <__aeabi_d2uiz>
 8002396:	4603      	mov	r3, r0
 8002398:	4a03      	ldr	r2, [pc, #12]	@ (80023a8 <si5351_setupPLL+0x3ac>)
 800239a:	61d3      	str	r3, [r2, #28]
  }

  return ERROR_NONE;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	373c      	adds	r7, #60	@ 0x3c
 80023a2:	46bd      	mov	sp, r7
 80023a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80023a8:	20000194 	.word	0x20000194

080023ac <si5351_setupRdiv>:
{
  return si5351_setupMultisynth(output, pllSource, div, 0, 1);
}


err_t si5351_setupRdiv(uint8_t  output, si5351RDiv_t div) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	460a      	mov	r2, r1
 80023b6:	71fb      	strb	r3, [r7, #7]
 80023b8:	4613      	mov	r3, r2
 80023ba:	71bb      	strb	r3, [r7, #6]
  ASSERT( output < 3,                 ERROR_INVALIDPARAMETER);  /* Channel range */
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d901      	bls.n	80023c6 <si5351_setupRdiv+0x1a>
 80023c2:	2304      	movs	r3, #4
 80023c4:	e073      	b.n	80024ae <si5351_setupRdiv+0x102>
  
  uint8_t Rreg, regval, rDiv;

  if (output == 0) Rreg = SI5351_REGISTER_44_MULTISYNTH0_PARAMETERS_3;
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <si5351_setupRdiv+0x24>
 80023cc:	232c      	movs	r3, #44	@ 0x2c
 80023ce:	73fb      	strb	r3, [r7, #15]
  if (output == 1) Rreg = SI5351_REGISTER_52_MULTISYNTH1_PARAMETERS_3;
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d101      	bne.n	80023da <si5351_setupRdiv+0x2e>
 80023d6:	2334      	movs	r3, #52	@ 0x34
 80023d8:	73fb      	strb	r3, [r7, #15]
  if (output == 2) Rreg = SI5351_REGISTER_60_MULTISYNTH2_PARAMETERS_3;
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d101      	bne.n	80023e4 <si5351_setupRdiv+0x38>
 80023e0:	233c      	movs	r3, #60	@ 0x3c
 80023e2:	73fb      	strb	r3, [r7, #15]

  si5351_read8(Rreg, &regval);
 80023e4:	f107 020c 	add.w	r2, r7, #12
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	4611      	mov	r1, r2
 80023ec:	4618      	mov	r0, r3
 80023ee:	f000 faf7 	bl	80029e0 <si5351_read8>

  regval &= 0x0F;
 80023f2:	7b3b      	ldrb	r3, [r7, #12]
 80023f4:	f003 030f 	and.w	r3, r3, #15
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	733b      	strb	r3, [r7, #12]
  uint8_t divider = div;
 80023fc:	79bb      	ldrb	r3, [r7, #6]
 80023fe:	737b      	strb	r3, [r7, #13]
  divider &= 0x07;
 8002400:	7b7b      	ldrb	r3, [r7, #13]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	737b      	strb	r3, [r7, #13]
  divider <<= 4;
 8002408:	7b7b      	ldrb	r3, [r7, #13]
 800240a:	011b      	lsls	r3, r3, #4
 800240c:	737b      	strb	r3, [r7, #13]
  regval |= divider;
 800240e:	7b3a      	ldrb	r2, [r7, #12]
 8002410:	7b7b      	ldrb	r3, [r7, #13]
 8002412:	4313      	orrs	r3, r2
 8002414:	b2db      	uxtb	r3, r3
 8002416:	733b      	strb	r3, [r7, #12]
  si5351_write8(Rreg, regval);
 8002418:	7b3a      	ldrb	r2, [r7, #12]
 800241a:	7bfb      	ldrb	r3, [r7, #15]
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fab4 	bl	800298c <si5351_write8>

  switch(div)
 8002424:	79bb      	ldrb	r3, [r7, #6]
 8002426:	2b07      	cmp	r3, #7
 8002428:	d82a      	bhi.n	8002480 <si5351_setupRdiv+0xd4>
 800242a:	a201      	add	r2, pc, #4	@ (adr r2, 8002430 <si5351_setupRdiv+0x84>)
 800242c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002430:	08002451 	.word	0x08002451
 8002434:	08002457 	.word	0x08002457
 8002438:	0800245d 	.word	0x0800245d
 800243c:	08002463 	.word	0x08002463
 8002440:	08002469 	.word	0x08002469
 8002444:	0800246f 	.word	0x0800246f
 8002448:	08002475 	.word	0x08002475
 800244c:	0800247b 	.word	0x0800247b
  {
  case 0:
  rDiv = 1;
 8002450:	2301      	movs	r3, #1
 8002452:	73bb      	strb	r3, [r7, #14]
  break;
 8002454:	e014      	b.n	8002480 <si5351_setupRdiv+0xd4>

  case 1:
  rDiv = 2;
 8002456:	2302      	movs	r3, #2
 8002458:	73bb      	strb	r3, [r7, #14]
  break;
 800245a:	e011      	b.n	8002480 <si5351_setupRdiv+0xd4>

  case 2:
  rDiv = 4;
 800245c:	2304      	movs	r3, #4
 800245e:	73bb      	strb	r3, [r7, #14]
  break;
 8002460:	e00e      	b.n	8002480 <si5351_setupRdiv+0xd4>

  case 3:
  rDiv = 8;
 8002462:	2308      	movs	r3, #8
 8002464:	73bb      	strb	r3, [r7, #14]
  break;
 8002466:	e00b      	b.n	8002480 <si5351_setupRdiv+0xd4>

  case 4:
  rDiv = 16;
 8002468:	2310      	movs	r3, #16
 800246a:	73bb      	strb	r3, [r7, #14]
  break;
 800246c:	e008      	b.n	8002480 <si5351_setupRdiv+0xd4>

  case 5:
  rDiv = 32;
 800246e:	2320      	movs	r3, #32
 8002470:	73bb      	strb	r3, [r7, #14]
  break;
 8002472:	e005      	b.n	8002480 <si5351_setupRdiv+0xd4>

  case 6:
  rDiv = 64;
 8002474:	2340      	movs	r3, #64	@ 0x40
 8002476:	73bb      	strb	r3, [r7, #14]
  break;
 8002478:	e002      	b.n	8002480 <si5351_setupRdiv+0xd4>

  case 7:
  rDiv = 128;
 800247a:	2380      	movs	r3, #128	@ 0x80
 800247c:	73bb      	strb	r3, [r7, #14]
  break;
 800247e:	bf00      	nop
  }

  switch(output)
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d00e      	beq.n	80024a4 <si5351_setupRdiv+0xf8>
 8002486:	2b02      	cmp	r3, #2
 8002488:	dc10      	bgt.n	80024ac <si5351_setupRdiv+0x100>
 800248a:	2b00      	cmp	r3, #0
 800248c:	d002      	beq.n	8002494 <si5351_setupRdiv+0xe8>
 800248e:	2b01      	cmp	r3, #1
 8002490:	d004      	beq.n	800249c <si5351_setupRdiv+0xf0>
 8002492:	e00b      	b.n	80024ac <si5351_setupRdiv+0x100>
  {
  case 0:
  m_si5351Config.ms0_r_div = rDiv;
 8002494:	7bbb      	ldrb	r3, [r7, #14]
 8002496:	4a08      	ldr	r2, [pc, #32]	@ (80024b8 <si5351_setupRdiv+0x10c>)
 8002498:	62d3      	str	r3, [r2, #44]	@ 0x2c
  break;
 800249a:	e007      	b.n	80024ac <si5351_setupRdiv+0x100>

  case 1:
  m_si5351Config.ms1_r_div = rDiv;
 800249c:	7bbb      	ldrb	r3, [r7, #14]
 800249e:	4a06      	ldr	r2, [pc, #24]	@ (80024b8 <si5351_setupRdiv+0x10c>)
 80024a0:	6313      	str	r3, [r2, #48]	@ 0x30
  break;
 80024a2:	e003      	b.n	80024ac <si5351_setupRdiv+0x100>

  case 2:
  m_si5351Config.ms2_r_div = rDiv;
 80024a4:	7bbb      	ldrb	r3, [r7, #14]
 80024a6:	4a04      	ldr	r2, [pc, #16]	@ (80024b8 <si5351_setupRdiv+0x10c>)
 80024a8:	6353      	str	r3, [r2, #52]	@ 0x34
  break;
 80024aa:	bf00      	nop
  }

  return ERROR_NONE;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20000194 	.word	0x20000194

080024bc <si5351_setupMultisynth>:
err_t si5351_setupMultisynth(uint8_t     output,
                                       si5351PLL_t pllSource,
                                       uint32_t    div,
                                       uint32_t    num,
                                       uint32_t    denom)
{
 80024bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024c0:	b08d      	sub	sp, #52	@ 0x34
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60ba      	str	r2, [r7, #8]
 80024c6:	607b      	str	r3, [r7, #4]
 80024c8:	4603      	mov	r3, r0
 80024ca:	73fb      	strb	r3, [r7, #15]
 80024cc:	460b      	mov	r3, r1
 80024ce:	73bb      	strb	r3, [r7, #14]
  uint32_t P1;       /* Multisynth config register P1 */
  uint32_t P2;	     /* Multisynth config register P2 */
  uint32_t P3;	     /* Multisynth config register P3 */

  /* Basic validation */
  ASSERT( m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED);
 80024d0:	4bb5      	ldr	r3, [pc, #724]	@ (80027a8 <si5351_setupMultisynth+0x2ec>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <si5351_setupMultisynth+0x20>
 80024d8:	2305      	movs	r3, #5
 80024da:	e22b      	b.n	8002934 <si5351_setupMultisynth+0x478>
  ASSERT( output < 3,                 ERROR_INVALIDPARAMETER);  /* Channel range */
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <si5351_setupMultisynth+0x2a>
 80024e2:	2304      	movs	r3, #4
 80024e4:	e226      	b.n	8002934 <si5351_setupMultisynth+0x478>
  //ASSERT( num <= 0xFFFFF,             ERROR_INVALIDPARAMETER ); /* 20-bit limit */
  //ASSERT( denom <= 0xFFFFF,           ERROR_INVALIDPARAMETER ); /* 20-bit limit */


  /* Make sure the requested PLL has been initialised */
  if (pllSource == SI5351_PLL_A)
 80024e6:	7bbb      	ldrb	r3, [r7, #14]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d103      	bne.n	80024f4 <si5351_setupMultisynth+0x38>
  {
    ASSERT(m_si5351Config.plla_configured = 1, ERROR_INVALIDPARAMETER);
 80024ec:	4bae      	ldr	r3, [pc, #696]	@ (80027a8 <si5351_setupMultisynth+0x2ec>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	741a      	strb	r2, [r3, #16]
 80024f2:	e002      	b.n	80024fa <si5351_setupMultisynth+0x3e>
  }
  else
  {
    ASSERT(m_si5351Config.pllb_configured = 1, ERROR_INVALIDPARAMETER);
 80024f4:	4bac      	ldr	r3, [pc, #688]	@ (80027a8 <si5351_setupMultisynth+0x2ec>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	761a      	strb	r2, [r3, #24]
   *
   * 	P3[19:0] = c
   */

  /* Set the main PLL config registers */
  if (num == 0)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10a      	bne.n	8002516 <si5351_setupMultisynth+0x5a>
  {
    /* Integer mode */
    P1 = 128 * div - 512;
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8002506:	3b04      	subs	r3, #4
 8002508:	01db      	lsls	r3, r3, #7
 800250a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    P2 = num;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	62bb      	str	r3, [r7, #40]	@ 0x28
    P3 = denom;
 8002510:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002512:	627b      	str	r3, [r7, #36]	@ 0x24
 8002514:	e078      	b.n	8002608 <si5351_setupMultisynth+0x14c>
  }
  else
  {
    /* Fractional mode */
    P1 = (uint32_t)(128 * div + floor(128 * ((float)num/(float)denom)) - 512);
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	01db      	lsls	r3, r3, #7
 800251a:	4618      	mov	r0, r3
 800251c:	f7fd ff5a 	bl	80003d4 <__aeabi_ui2d>
 8002520:	4604      	mov	r4, r0
 8002522:	460d      	mov	r5, r1
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7fe fb55 	bl	8000bd4 <__aeabi_ui2f>
 800252a:	4606      	mov	r6, r0
 800252c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800252e:	f7fe fb51 	bl	8000bd4 <__aeabi_ui2f>
 8002532:	4603      	mov	r3, r0
 8002534:	4619      	mov	r1, r3
 8002536:	4630      	mov	r0, r6
 8002538:	f7fe fc58 	bl	8000dec <__aeabi_fdiv>
 800253c:	4603      	mov	r3, r0
 800253e:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8002542:	4618      	mov	r0, r3
 8002544:	f7fe fb9e 	bl	8000c84 <__aeabi_fmul>
 8002548:	4603      	mov	r3, r0
 800254a:	4618      	mov	r0, r3
 800254c:	f7fd ff64 	bl	8000418 <__aeabi_f2d>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	4610      	mov	r0, r2
 8002556:	4619      	mov	r1, r3
 8002558:	f003 f9aa 	bl	80058b0 <floor>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	4620      	mov	r0, r4
 8002562:	4629      	mov	r1, r5
 8002564:	f7fd fdfa 	bl	800015c <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4610      	mov	r0, r2
 800256e:	4619      	mov	r1, r3
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8002578:	f7fd fdee 	bl	8000158 <__aeabi_dsub>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	4610      	mov	r0, r2
 8002582:	4619      	mov	r1, r3
 8002584:	f7fe fa50 	bl	8000a28 <__aeabi_d2uiz>
 8002588:	4603      	mov	r3, r0
 800258a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    P2 = (uint32_t)(128 * num - denom * floor(128 * ((float)num/(float)denom)));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	01db      	lsls	r3, r3, #7
 8002590:	4618      	mov	r0, r3
 8002592:	f7fd ff1f 	bl	80003d4 <__aeabi_ui2d>
 8002596:	4604      	mov	r4, r0
 8002598:	460d      	mov	r5, r1
 800259a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800259c:	f7fd ff1a 	bl	80003d4 <__aeabi_ui2d>
 80025a0:	4680      	mov	r8, r0
 80025a2:	4689      	mov	r9, r1
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7fe fb15 	bl	8000bd4 <__aeabi_ui2f>
 80025aa:	4606      	mov	r6, r0
 80025ac:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80025ae:	f7fe fb11 	bl	8000bd4 <__aeabi_ui2f>
 80025b2:	4603      	mov	r3, r0
 80025b4:	4619      	mov	r1, r3
 80025b6:	4630      	mov	r0, r6
 80025b8:	f7fe fc18 	bl	8000dec <__aeabi_fdiv>
 80025bc:	4603      	mov	r3, r0
 80025be:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe fb5e 	bl	8000c84 <__aeabi_fmul>
 80025c8:	4603      	mov	r3, r0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fd ff24 	bl	8000418 <__aeabi_f2d>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4610      	mov	r0, r2
 80025d6:	4619      	mov	r1, r3
 80025d8:	f003 f96a 	bl	80058b0 <floor>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4640      	mov	r0, r8
 80025e2:	4649      	mov	r1, r9
 80025e4:	f7fd ff70 	bl	80004c8 <__aeabi_dmul>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4620      	mov	r0, r4
 80025ee:	4629      	mov	r1, r5
 80025f0:	f7fd fdb2 	bl	8000158 <__aeabi_dsub>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4610      	mov	r0, r2
 80025fa:	4619      	mov	r1, r3
 80025fc:	f7fe fa14 	bl	8000a28 <__aeabi_d2uiz>
 8002600:	4603      	mov	r3, r0
 8002602:	62bb      	str	r3, [r7, #40]	@ 0x28
    P3 = denom;
 8002604:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002606:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Get the appropriate starting point for the PLL registers */
  uint8_t baseaddr = 0;
 8002608:	2300      	movs	r3, #0
 800260a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  switch (output)
 800260e:	7bfb      	ldrb	r3, [r7, #15]
 8002610:	2b02      	cmp	r3, #2
 8002612:	d00e      	beq.n	8002632 <si5351_setupMultisynth+0x176>
 8002614:	2b02      	cmp	r3, #2
 8002616:	dc10      	bgt.n	800263a <si5351_setupMultisynth+0x17e>
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <si5351_setupMultisynth+0x166>
 800261c:	2b01      	cmp	r3, #1
 800261e:	d004      	beq.n	800262a <si5351_setupMultisynth+0x16e>
 8002620:	e00b      	b.n	800263a <si5351_setupMultisynth+0x17e>
  {
    case 0:
      baseaddr = SI5351_REGISTER_42_MULTISYNTH0_PARAMETERS_1;
 8002622:	232a      	movs	r3, #42	@ 0x2a
 8002624:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      break;
 8002628:	e007      	b.n	800263a <si5351_setupMultisynth+0x17e>
    case 1:
      baseaddr = SI5351_REGISTER_50_MULTISYNTH1_PARAMETERS_1;
 800262a:	2332      	movs	r3, #50	@ 0x32
 800262c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      break;
 8002630:	e003      	b.n	800263a <si5351_setupMultisynth+0x17e>
    case 2:
      baseaddr = SI5351_REGISTER_58_MULTISYNTH2_PARAMETERS_1;
 8002632:	233a      	movs	r3, #58	@ 0x3a
 8002634:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      break;
 8002638:	bf00      	nop
  }

  /* Set the MSx config registers */
  si5351_write8( baseaddr,   (P3 & 0x0000FF00) >> 8);
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	b2da      	uxtb	r2, r3
 8002640:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002644:	4611      	mov	r1, r2
 8002646:	4618      	mov	r0, r3
 8002648:	f000 f9a0 	bl	800298c <si5351_write8>
  si5351_write8( baseaddr+1, (P3 & 0x000000FF));
 800264c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002650:	3301      	adds	r3, #1
 8002652:	b2db      	uxtb	r3, r3
 8002654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002656:	b2d2      	uxtb	r2, r2
 8002658:	4611      	mov	r1, r2
 800265a:	4618      	mov	r0, r3
 800265c:	f000 f996 	bl	800298c <si5351_write8>
  si5351_write8( baseaddr+2, (P1 & 0x00030000) >> 16);	/* ToDo: Add DIVBY4 (>150MHz) and R0 support (<500kHz) later */
 8002660:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002664:	3302      	adds	r3, #2
 8002666:	b2da      	uxtb	r2, r3
 8002668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800266a:	0c1b      	lsrs	r3, r3, #16
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	b2db      	uxtb	r3, r3
 8002674:	4619      	mov	r1, r3
 8002676:	4610      	mov	r0, r2
 8002678:	f000 f988 	bl	800298c <si5351_write8>
  si5351_write8( baseaddr+3, (P1 & 0x0000FF00) >> 8);
 800267c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002680:	3303      	adds	r3, #3
 8002682:	b2da      	uxtb	r2, r3
 8002684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002686:	0a1b      	lsrs	r3, r3, #8
 8002688:	b2db      	uxtb	r3, r3
 800268a:	4619      	mov	r1, r3
 800268c:	4610      	mov	r0, r2
 800268e:	f000 f97d 	bl	800298c <si5351_write8>
  si5351_write8( baseaddr+4, (P1 & 0x000000FF));
 8002692:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002696:	3304      	adds	r3, #4
 8002698:	b2db      	uxtb	r3, r3
 800269a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800269c:	b2d2      	uxtb	r2, r2
 800269e:	4611      	mov	r1, r2
 80026a0:	4618      	mov	r0, r3
 80026a2:	f000 f973 	bl	800298c <si5351_write8>
  si5351_write8( baseaddr+5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16) );
 80026a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80026aa:	3305      	adds	r3, #5
 80026ac:	b2d8      	uxtb	r0, r3
 80026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b0:	0b1b      	lsrs	r3, r3, #12
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	f023 030f 	bic.w	r3, r3, #15
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026bc:	0c1b      	lsrs	r3, r3, #16
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	f003 030f 	and.w	r3, r3, #15
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	4313      	orrs	r3, r2
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	4619      	mov	r1, r3
 80026cc:	f000 f95e 	bl	800298c <si5351_write8>
  si5351_write8( baseaddr+6, (P2 & 0x0000FF00) >> 8);
 80026d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80026d4:	3306      	adds	r3, #6
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	4619      	mov	r1, r3
 80026e0:	4610      	mov	r0, r2
 80026e2:	f000 f953 	bl	800298c <si5351_write8>
  si5351_write8( baseaddr+7, (P2 & 0x000000FF));
 80026e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80026ea:	3307      	adds	r3, #7
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f949 	bl	800298c <si5351_write8>


  if (pllSource == SI5351_PLL_A)
 80026fa:	7bbb      	ldrb	r3, [r7, #14]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d168      	bne.n	80027d2 <si5351_setupMultisynth+0x316>
  {
          float fvco = m_si5351Config.plla_freq / (div + ( (float)num / (float)denom ));
 8002700:	4b29      	ldr	r3, [pc, #164]	@ (80027a8 <si5351_setupMultisynth+0x2ec>)
 8002702:	695b      	ldr	r3, [r3, #20]
 8002704:	4618      	mov	r0, r3
 8002706:	f7fe fa65 	bl	8000bd4 <__aeabi_ui2f>
 800270a:	4604      	mov	r4, r0
 800270c:	68b8      	ldr	r0, [r7, #8]
 800270e:	f7fe fa61 	bl	8000bd4 <__aeabi_ui2f>
 8002712:	4605      	mov	r5, r0
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7fe fa5d 	bl	8000bd4 <__aeabi_ui2f>
 800271a:	4606      	mov	r6, r0
 800271c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800271e:	f7fe fa59 	bl	8000bd4 <__aeabi_ui2f>
 8002722:	4603      	mov	r3, r0
 8002724:	4619      	mov	r1, r3
 8002726:	4630      	mov	r0, r6
 8002728:	f7fe fb60 	bl	8000dec <__aeabi_fdiv>
 800272c:	4603      	mov	r3, r0
 800272e:	4619      	mov	r1, r3
 8002730:	4628      	mov	r0, r5
 8002732:	f7fe f99f 	bl	8000a74 <__addsf3>
 8002736:	4603      	mov	r3, r0
 8002738:	4619      	mov	r1, r3
 800273a:	4620      	mov	r0, r4
 800273c:	f7fe fb56 	bl	8000dec <__aeabi_fdiv>
 8002740:	4603      	mov	r3, r0
 8002742:	61bb      	str	r3, [r7, #24]
          switch (output)
 8002744:	7bfb      	ldrb	r3, [r7, #15]
 8002746:	2b02      	cmp	r3, #2
 8002748:	d030      	beq.n	80027ac <si5351_setupMultisynth+0x2f0>
 800274a:	2b02      	cmp	r3, #2
 800274c:	f300 80a6 	bgt.w	800289c <si5351_setupMultisynth+0x3e0>
 8002750:	2b00      	cmp	r3, #0
 8002752:	d002      	beq.n	800275a <si5351_setupMultisynth+0x29e>
 8002754:	2b01      	cmp	r3, #1
 8002756:	d013      	beq.n	8002780 <si5351_setupMultisynth+0x2c4>
 8002758:	e0a0      	b.n	800289c <si5351_setupMultisynth+0x3e0>
          {
           case 0:
           m_si5351Config.ms0_freq = (uint32_t)floor(fvco);
 800275a:	69b8      	ldr	r0, [r7, #24]
 800275c:	f7fd fe5c 	bl	8000418 <__aeabi_f2d>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	4610      	mov	r0, r2
 8002766:	4619      	mov	r1, r3
 8002768:	f003 f8a2 	bl	80058b0 <floor>
 800276c:	4602      	mov	r2, r0
 800276e:	460b      	mov	r3, r1
 8002770:	4610      	mov	r0, r2
 8002772:	4619      	mov	r1, r3
 8002774:	f7fe f958 	bl	8000a28 <__aeabi_d2uiz>
 8002778:	4603      	mov	r3, r0
 800277a:	4a0b      	ldr	r2, [pc, #44]	@ (80027a8 <si5351_setupMultisynth+0x2ec>)
 800277c:	6213      	str	r3, [r2, #32]
           break;
 800277e:	e08d      	b.n	800289c <si5351_setupMultisynth+0x3e0>
           case 1:
           m_si5351Config.ms1_freq = (uint32_t)floor(fvco);
 8002780:	69b8      	ldr	r0, [r7, #24]
 8002782:	f7fd fe49 	bl	8000418 <__aeabi_f2d>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f003 f88f 	bl	80058b0 <floor>
 8002792:	4602      	mov	r2, r0
 8002794:	460b      	mov	r3, r1
 8002796:	4610      	mov	r0, r2
 8002798:	4619      	mov	r1, r3
 800279a:	f7fe f945 	bl	8000a28 <__aeabi_d2uiz>
 800279e:	4603      	mov	r3, r0
 80027a0:	4a01      	ldr	r2, [pc, #4]	@ (80027a8 <si5351_setupMultisynth+0x2ec>)
 80027a2:	6253      	str	r3, [r2, #36]	@ 0x24
           break;
 80027a4:	e07a      	b.n	800289c <si5351_setupMultisynth+0x3e0>
 80027a6:	bf00      	nop
 80027a8:	20000194 	.word	0x20000194
           case 2:
           m_si5351Config.ms2_freq = (uint32_t)floor(fvco);
 80027ac:	69b8      	ldr	r0, [r7, #24]
 80027ae:	f7fd fe33 	bl	8000418 <__aeabi_f2d>
 80027b2:	4602      	mov	r2, r0
 80027b4:	460b      	mov	r3, r1
 80027b6:	4610      	mov	r0, r2
 80027b8:	4619      	mov	r1, r3
 80027ba:	f003 f879 	bl	80058b0 <floor>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4610      	mov	r0, r2
 80027c4:	4619      	mov	r1, r3
 80027c6:	f7fe f92f 	bl	8000a28 <__aeabi_d2uiz>
 80027ca:	4603      	mov	r3, r0
 80027cc:	4a5c      	ldr	r2, [pc, #368]	@ (8002940 <si5351_setupMultisynth+0x484>)
 80027ce:	6293      	str	r3, [r2, #40]	@ 0x28
           break;
 80027d0:	e064      	b.n	800289c <si5351_setupMultisynth+0x3e0>
          }
  }
  else
  {
          float fvco = m_si5351Config.pllb_freq / (div + ( (float)num / (float)denom));
 80027d2:	4b5b      	ldr	r3, [pc, #364]	@ (8002940 <si5351_setupMultisynth+0x484>)
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7fe f9fc 	bl	8000bd4 <__aeabi_ui2f>
 80027dc:	4604      	mov	r4, r0
 80027de:	68b8      	ldr	r0, [r7, #8]
 80027e0:	f7fe f9f8 	bl	8000bd4 <__aeabi_ui2f>
 80027e4:	4605      	mov	r5, r0
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7fe f9f4 	bl	8000bd4 <__aeabi_ui2f>
 80027ec:	4606      	mov	r6, r0
 80027ee:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80027f0:	f7fe f9f0 	bl	8000bd4 <__aeabi_ui2f>
 80027f4:	4603      	mov	r3, r0
 80027f6:	4619      	mov	r1, r3
 80027f8:	4630      	mov	r0, r6
 80027fa:	f7fe faf7 	bl	8000dec <__aeabi_fdiv>
 80027fe:	4603      	mov	r3, r0
 8002800:	4619      	mov	r1, r3
 8002802:	4628      	mov	r0, r5
 8002804:	f7fe f936 	bl	8000a74 <__addsf3>
 8002808:	4603      	mov	r3, r0
 800280a:	4619      	mov	r1, r3
 800280c:	4620      	mov	r0, r4
 800280e:	f7fe faed 	bl	8000dec <__aeabi_fdiv>
 8002812:	4603      	mov	r3, r0
 8002814:	61fb      	str	r3, [r7, #28]
          switch (output)
 8002816:	7bfb      	ldrb	r3, [r7, #15]
 8002818:	2b02      	cmp	r3, #2
 800281a:	d02c      	beq.n	8002876 <si5351_setupMultisynth+0x3ba>
 800281c:	2b02      	cmp	r3, #2
 800281e:	dc3d      	bgt.n	800289c <si5351_setupMultisynth+0x3e0>
 8002820:	2b00      	cmp	r3, #0
 8002822:	d002      	beq.n	800282a <si5351_setupMultisynth+0x36e>
 8002824:	2b01      	cmp	r3, #1
 8002826:	d013      	beq.n	8002850 <si5351_setupMultisynth+0x394>
 8002828:	e038      	b.n	800289c <si5351_setupMultisynth+0x3e0>
          {
           case 0:
           m_si5351Config.ms0_freq = (uint32_t)floor(fvco);
 800282a:	69f8      	ldr	r0, [r7, #28]
 800282c:	f7fd fdf4 	bl	8000418 <__aeabi_f2d>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	4610      	mov	r0, r2
 8002836:	4619      	mov	r1, r3
 8002838:	f003 f83a 	bl	80058b0 <floor>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	f7fe f8f0 	bl	8000a28 <__aeabi_d2uiz>
 8002848:	4603      	mov	r3, r0
 800284a:	4a3d      	ldr	r2, [pc, #244]	@ (8002940 <si5351_setupMultisynth+0x484>)
 800284c:	6213      	str	r3, [r2, #32]
           break;
 800284e:	e025      	b.n	800289c <si5351_setupMultisynth+0x3e0>
           case 1:
           m_si5351Config.ms1_freq = (uint32_t)floor(fvco);
 8002850:	69f8      	ldr	r0, [r7, #28]
 8002852:	f7fd fde1 	bl	8000418 <__aeabi_f2d>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4610      	mov	r0, r2
 800285c:	4619      	mov	r1, r3
 800285e:	f003 f827 	bl	80058b0 <floor>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4610      	mov	r0, r2
 8002868:	4619      	mov	r1, r3
 800286a:	f7fe f8dd 	bl	8000a28 <__aeabi_d2uiz>
 800286e:	4603      	mov	r3, r0
 8002870:	4a33      	ldr	r2, [pc, #204]	@ (8002940 <si5351_setupMultisynth+0x484>)
 8002872:	6253      	str	r3, [r2, #36]	@ 0x24
           break;
 8002874:	e012      	b.n	800289c <si5351_setupMultisynth+0x3e0>
           case 2:
           m_si5351Config.ms2_freq = (uint32_t)floor(fvco);
 8002876:	69f8      	ldr	r0, [r7, #28]
 8002878:	f7fd fdce 	bl	8000418 <__aeabi_f2d>
 800287c:	4602      	mov	r2, r0
 800287e:	460b      	mov	r3, r1
 8002880:	4610      	mov	r0, r2
 8002882:	4619      	mov	r1, r3
 8002884:	f003 f814 	bl	80058b0 <floor>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4610      	mov	r0, r2
 800288e:	4619      	mov	r1, r3
 8002890:	f7fe f8ca 	bl	8000a28 <__aeabi_d2uiz>
 8002894:	4603      	mov	r3, r0
 8002896:	4a2a      	ldr	r2, [pc, #168]	@ (8002940 <si5351_setupMultisynth+0x484>)
 8002898:	6293      	str	r3, [r2, #40]	@ 0x28
           break;
 800289a:	bf00      	nop
  }



  /* Configure the clk control and enable the output */
  uint8_t clkControlReg = 0x0F;                             /* 8mA drive strength, MS0 as CLK0 source, Clock not inverted, powered up */
 800289c:	230f      	movs	r3, #15
 800289e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  if (pllSource == SI5351_PLL_B) clkControlReg |= (1 << 5); /* Uses PLLB */
 80028a2:	7bbb      	ldrb	r3, [r7, #14]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d105      	bne.n	80028b4 <si5351_setupMultisynth+0x3f8>
 80028a8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80028ac:	f043 0320 	orr.w	r3, r3, #32
 80028b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  if (num == 0) clkControlReg |= (1 << 6);                  /* Integer mode */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d105      	bne.n	80028c6 <si5351_setupMultisynth+0x40a>
 80028ba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80028be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028c2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  switch (output)
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d020      	beq.n	800290e <si5351_setupMultisynth+0x452>
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	dc30      	bgt.n	8002932 <si5351_setupMultisynth+0x476>
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d002      	beq.n	80028da <si5351_setupMultisynth+0x41e>
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d00d      	beq.n	80028f4 <si5351_setupMultisynth+0x438>
 80028d8:	e02b      	b.n	8002932 <si5351_setupMultisynth+0x476>
  {
    case 0:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_16_CLK0_CONTROL, clkControlReg));
 80028da:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80028de:	4619      	mov	r1, r3
 80028e0:	2010      	movs	r0, #16
 80028e2:	f000 f853 	bl	800298c <si5351_write8>
 80028e6:	4603      	mov	r3, r0
 80028e8:	827b      	strh	r3, [r7, #18]
 80028ea:	8a7b      	ldrh	r3, [r7, #18]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d01b      	beq.n	8002928 <si5351_setupMultisynth+0x46c>
 80028f0:	8a7b      	ldrh	r3, [r7, #18]
 80028f2:	e01f      	b.n	8002934 <si5351_setupMultisynth+0x478>
      break;
    case 1:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_17_CLK1_CONTROL, clkControlReg));
 80028f4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80028f8:	4619      	mov	r1, r3
 80028fa:	2011      	movs	r0, #17
 80028fc:	f000 f846 	bl	800298c <si5351_write8>
 8002900:	4603      	mov	r3, r0
 8002902:	82bb      	strh	r3, [r7, #20]
 8002904:	8abb      	ldrh	r3, [r7, #20]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d010      	beq.n	800292c <si5351_setupMultisynth+0x470>
 800290a:	8abb      	ldrh	r3, [r7, #20]
 800290c:	e012      	b.n	8002934 <si5351_setupMultisynth+0x478>
      break;
    case 2:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_18_CLK2_CONTROL, clkControlReg));
 800290e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002912:	4619      	mov	r1, r3
 8002914:	2012      	movs	r0, #18
 8002916:	f000 f839 	bl	800298c <si5351_write8>
 800291a:	4603      	mov	r3, r0
 800291c:	82fb      	strh	r3, [r7, #22]
 800291e:	8afb      	ldrh	r3, [r7, #22]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d005      	beq.n	8002930 <si5351_setupMultisynth+0x474>
 8002924:	8afb      	ldrh	r3, [r7, #22]
 8002926:	e005      	b.n	8002934 <si5351_setupMultisynth+0x478>
      break;
 8002928:	bf00      	nop
 800292a:	e002      	b.n	8002932 <si5351_setupMultisynth+0x476>
      break;
 800292c:	bf00      	nop
 800292e:	e000      	b.n	8002932 <si5351_setupMultisynth+0x476>
      break;
 8002930:	bf00      	nop
  }

  return ERROR_NONE;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3734      	adds	r7, #52	@ 0x34
 8002938:	46bd      	mov	sp, r7
 800293a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800293e:	bf00      	nop
 8002940:	20000194 	.word	0x20000194

08002944 <si5351_enableOutputs>:
/*!
    @brief  Enables or disables all clock outputs
*/
/**************************************************************************/
err_t si5351_enableOutputs(uint8_t enabled)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	71fb      	strb	r3, [r7, #7]
  /* Make sure we've called init first */
  ASSERT(m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED);
 800294e:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <si5351_enableOutputs+0x44>)
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <si5351_enableOutputs+0x16>
 8002956:	2305      	movs	r3, #5
 8002958:	e011      	b.n	800297e <si5351_enableOutputs+0x3a>

  /* Enabled desired outputs (see Register 3) */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, enabled ? 0x00: 0xFF));
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <si5351_enableOutputs+0x20>
 8002960:	2300      	movs	r3, #0
 8002962:	e000      	b.n	8002966 <si5351_enableOutputs+0x22>
 8002964:	23ff      	movs	r3, #255	@ 0xff
 8002966:	4619      	mov	r1, r3
 8002968:	2003      	movs	r0, #3
 800296a:	f000 f80f 	bl	800298c <si5351_write8>
 800296e:	4603      	mov	r3, r0
 8002970:	81fb      	strh	r3, [r7, #14]
 8002972:	89fb      	ldrh	r3, [r7, #14]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <si5351_enableOutputs+0x38>
 8002978:	89fb      	ldrh	r3, [r7, #14]
 800297a:	e000      	b.n	800297e <si5351_enableOutputs+0x3a>

  return ERROR_NONE;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20000194 	.word	0x20000194

0800298c <si5351_write8>:
/*!
    @brief  Writes a register and an 8 bit value over I2C
*/
/**************************************************************************/
err_t si5351_write8 (uint8_t reg, uint8_t value)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af04      	add	r7, sp, #16
 8002992:	4603      	mov	r3, r0
 8002994:	460a      	mov	r2, r1
 8002996:	71fb      	strb	r3, [r7, #7]
 8002998:	4613      	mov	r3, r2
 800299a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	73fb      	strb	r3, [r7, #15]

	while (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(SI5351_ADDRESS<<1), 3, 100) != HAL_OK) { }
 80029a0:	bf00      	nop
 80029a2:	2364      	movs	r3, #100	@ 0x64
 80029a4:	2203      	movs	r2, #3
 80029a6:	21c0      	movs	r1, #192	@ 0xc0
 80029a8:	480c      	ldr	r0, [pc, #48]	@ (80029dc <si5351_write8+0x50>)
 80029aa:	f001 fb65 	bl	8004078 <HAL_I2C_IsDeviceReady>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1f6      	bne.n	80029a2 <si5351_write8+0x16>

    status = HAL_I2C_Mem_Write(&hi2c1,							// i2c handle
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	2364      	movs	r3, #100	@ 0x64
 80029ba:	9302      	str	r3, [sp, #8]
 80029bc:	2301      	movs	r3, #1
 80029be:	9301      	str	r3, [sp, #4]
 80029c0:	1dbb      	adds	r3, r7, #6
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2301      	movs	r3, #1
 80029c6:	21c0      	movs	r1, #192	@ 0xc0
 80029c8:	4804      	ldr	r0, [pc, #16]	@ (80029dc <si5351_write8+0x50>)
 80029ca:	f000 ffe7 	bl	800399c <HAL_I2C_Mem_Write>
 80029ce:	4603      	mov	r3, r0
 80029d0:	73fb      	strb	r3, [r7, #15]
							  I2C_MEMADD_SIZE_8BIT,				// si5351 uses 8bit register addresses
							  (uint8_t*)(&value),				// write returned data to this variable
							  1,								// how many bytes to expect returned
							  100);								// timeout

  return ERROR_NONE;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000078 	.word	0x20000078

080029e0 <si5351_read8>:
/*!
    @brief  Reads an 8 bit value over I2C
*/
/**************************************************************************/
err_t si5351_read8(uint8_t reg, uint8_t *value)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b088      	sub	sp, #32
 80029e4:	af04      	add	r7, sp, #16
 80029e6:	4603      	mov	r3, r0
 80029e8:	6039      	str	r1, [r7, #0]
 80029ea:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	73fb      	strb	r3, [r7, #15]

	while (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(SI5351_ADDRESS<<1), 3, 100) != HAL_OK) { }
 80029f0:	bf00      	nop
 80029f2:	2364      	movs	r3, #100	@ 0x64
 80029f4:	2203      	movs	r2, #3
 80029f6:	21c0      	movs	r1, #192	@ 0xc0
 80029f8:	480c      	ldr	r0, [pc, #48]	@ (8002a2c <si5351_read8+0x4c>)
 80029fa:	f001 fb3d 	bl	8004078 <HAL_I2C_IsDeviceReady>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1f6      	bne.n	80029f2 <si5351_read8+0x12>

    status = HAL_I2C_Mem_Read(&hi2c1,							// i2c handle
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	2364      	movs	r3, #100	@ 0x64
 8002a0a:	9302      	str	r3, [sp, #8]
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	463b      	mov	r3, r7
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2301      	movs	r3, #1
 8002a16:	21c0      	movs	r1, #192	@ 0xc0
 8002a18:	4804      	ldr	r0, [pc, #16]	@ (8002a2c <si5351_read8+0x4c>)
 8002a1a:	f001 f8b9 	bl	8003b90 <HAL_I2C_Mem_Read>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	73fb      	strb	r3, [r7, #15]
							  I2C_MEMADD_SIZE_8BIT,				// si5351 uses 8bit register addresses
							  (uint8_t*)(&value),				// write returned data to this variable
							  1,								// how many bytes to expect returned
							  100);								// timeout

  return ERROR_NONE;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	20000078 	.word	0x20000078

08002a30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a36:	4b15      	ldr	r3, [pc, #84]	@ (8002a8c <HAL_MspInit+0x5c>)
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	4a14      	ldr	r2, [pc, #80]	@ (8002a8c <HAL_MspInit+0x5c>)
 8002a3c:	f043 0301 	orr.w	r3, r3, #1
 8002a40:	6193      	str	r3, [r2, #24]
 8002a42:	4b12      	ldr	r3, [pc, #72]	@ (8002a8c <HAL_MspInit+0x5c>)
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	60bb      	str	r3, [r7, #8]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002a8c <HAL_MspInit+0x5c>)
 8002a50:	69db      	ldr	r3, [r3, #28]
 8002a52:	4a0e      	ldr	r2, [pc, #56]	@ (8002a8c <HAL_MspInit+0x5c>)
 8002a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a58:	61d3      	str	r3, [r2, #28]
 8002a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a8c <HAL_MspInit+0x5c>)
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a62:	607b      	str	r3, [r7, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a66:	4b0a      	ldr	r3, [pc, #40]	@ (8002a90 <HAL_MspInit+0x60>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	4a04      	ldr	r2, [pc, #16]	@ (8002a90 <HAL_MspInit+0x60>)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a82:	bf00      	nop
 8002a84:	3714      	adds	r7, #20
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	40010000 	.word	0x40010000

08002a94 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08a      	sub	sp, #40	@ 0x28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9c:	f107 0318 	add.w	r3, r7, #24
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a2b      	ldr	r2, [pc, #172]	@ (8002b5c <HAL_I2C_MspInit+0xc8>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d124      	bne.n	8002afe <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4a29      	ldr	r2, [pc, #164]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002aba:	f043 0308 	orr.w	r3, r3, #8
 8002abe:	6193      	str	r3, [r2, #24]
 8002ac0:	4b27      	ldr	r3, [pc, #156]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f003 0308 	and.w	r3, r3, #8
 8002ac8:	617b      	str	r3, [r7, #20]
 8002aca:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002acc:	23c0      	movs	r3, #192	@ 0xc0
 8002ace:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ad0:	2312      	movs	r3, #18
 8002ad2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad8:	f107 0318 	add.w	r3, r7, #24
 8002adc:	4619      	mov	r1, r3
 8002ade:	4821      	ldr	r0, [pc, #132]	@ (8002b64 <HAL_I2C_MspInit+0xd0>)
 8002ae0:	f000 fc7c 	bl	80033dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002ae6:	69db      	ldr	r3, [r3, #28]
 8002ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002aea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002aee:	61d3      	str	r3, [r2, #28]
 8002af0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002afc:	e029      	b.n	8002b52 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a19      	ldr	r2, [pc, #100]	@ (8002b68 <HAL_I2C_MspInit+0xd4>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d124      	bne.n	8002b52 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b08:	4b15      	ldr	r3, [pc, #84]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	4a14      	ldr	r2, [pc, #80]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002b0e:	f043 0308 	orr.w	r3, r3, #8
 8002b12:	6193      	str	r3, [r2, #24]
 8002b14:	4b12      	ldr	r3, [pc, #72]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b20:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b26:	2312      	movs	r3, #18
 8002b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b2e:	f107 0318 	add.w	r3, r7, #24
 8002b32:	4619      	mov	r1, r3
 8002b34:	480b      	ldr	r0, [pc, #44]	@ (8002b64 <HAL_I2C_MspInit+0xd0>)
 8002b36:	f000 fc51 	bl	80033dc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b3a:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	4a08      	ldr	r2, [pc, #32]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002b40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b44:	61d3      	str	r3, [r2, #28]
 8002b46:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <HAL_I2C_MspInit+0xcc>)
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	68bb      	ldr	r3, [r7, #8]
}
 8002b52:	bf00      	nop
 8002b54:	3728      	adds	r7, #40	@ 0x28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40005400 	.word	0x40005400
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40010c00 	.word	0x40010c00
 8002b68:	40005800 	.word	0x40005800

08002b6c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b088      	sub	sp, #32
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 0310 	add.w	r3, r7, #16
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a16      	ldr	r2, [pc, #88]	@ (8002be0 <HAL_TIM_Encoder_MspInit+0x74>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d124      	bne.n	8002bd6 <HAL_TIM_Encoder_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b8c:	4b15      	ldr	r3, [pc, #84]	@ (8002be4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	4a14      	ldr	r2, [pc, #80]	@ (8002be4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002b92:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b96:	6193      	str	r3, [r2, #24]
 8002b98:	4b12      	ldr	r3, [pc, #72]	@ (8002be4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8002be4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8002be4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002baa:	f043 0304 	orr.w	r3, r3, #4
 8002bae:	6193      	str	r3, [r2, #24]
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002be4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002bbc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002bc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bca:	f107 0310 	add.w	r3, r7, #16
 8002bce:	4619      	mov	r1, r3
 8002bd0:	4805      	ldr	r0, [pc, #20]	@ (8002be8 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002bd2:	f000 fc03 	bl	80033dc <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002bd6:	bf00      	nop
 8002bd8:	3720      	adds	r7, #32
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40012c00 	.word	0x40012c00
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40010800 	.word	0x40010800

08002bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bf0:	bf00      	nop
 8002bf2:	e7fd      	b.n	8002bf0 <NMI_Handler+0x4>

08002bf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bf8:	bf00      	nop
 8002bfa:	e7fd      	b.n	8002bf8 <HardFault_Handler+0x4>

08002bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c00:	bf00      	nop
 8002c02:	e7fd      	b.n	8002c00 <MemManage_Handler+0x4>

08002c04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c08:	bf00      	nop
 8002c0a:	e7fd      	b.n	8002c08 <BusFault_Handler+0x4>

08002c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <UsageFault_Handler+0x4>

08002c14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c18:	bf00      	nop
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bc80      	pop	{r7}
 8002c1e:	4770      	bx	lr

08002c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c3c:	f000 faaa 	bl	8003194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr

08002c50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c50:	f7ff fff8 	bl	8002c44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c54:	480b      	ldr	r0, [pc, #44]	@ (8002c84 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002c56:	490c      	ldr	r1, [pc, #48]	@ (8002c88 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002c58:	4a0c      	ldr	r2, [pc, #48]	@ (8002c8c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002c5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c5c:	e002      	b.n	8002c64 <LoopCopyDataInit>

08002c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c62:	3304      	adds	r3, #4

08002c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c68:	d3f9      	bcc.n	8002c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c6a:	4a09      	ldr	r2, [pc, #36]	@ (8002c90 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002c6c:	4c09      	ldr	r4, [pc, #36]	@ (8002c94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c70:	e001      	b.n	8002c76 <LoopFillZerobss>

08002c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c74:	3204      	adds	r2, #4

08002c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c78:	d3fb      	bcc.n	8002c72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c7a:	f002 fd09 	bl	8005690 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c7e:	f7fe ff5d 	bl	8001b3c <main>
  bx lr
 8002c82:	4770      	bx	lr
  ldr r0, =_sdata
 8002c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c88:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002c8c:	08007d00 	.word	0x08007d00
  ldr r2, =_sbss
 8002c90:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002c94:	20000510 	.word	0x20000510

08002c98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c98:	e7fe      	b.n	8002c98 <ADC1_2_IRQHandler>

08002c9a <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002c9a:	b480      	push	{r7}
 8002c9c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002c9e:	bf00      	nop
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr
	...

08002ca8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af04      	add	r7, sp, #16
 8002cae:	4603      	mov	r3, r0
 8002cb0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb6:	9302      	str	r3, [sp, #8]
 8002cb8:	2301      	movs	r3, #1
 8002cba:	9301      	str	r3, [sp, #4]
 8002cbc:	1dfb      	adds	r3, r7, #7
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2178      	movs	r1, #120	@ 0x78
 8002cc6:	4803      	ldr	r0, [pc, #12]	@ (8002cd4 <ssd1306_WriteCommand+0x2c>)
 8002cc8:	f000 fe68 	bl	800399c <HAL_I2C_Mem_Write>
}
 8002ccc:	bf00      	nop
 8002cce:	3708      	adds	r7, #8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	200000cc 	.word	0x200000cc

08002cd8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af04      	add	r7, sp, #16
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8002cea:	9202      	str	r2, [sp, #8]
 8002cec:	9301      	str	r3, [sp, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	2240      	movs	r2, #64	@ 0x40
 8002cf6:	2178      	movs	r1, #120	@ 0x78
 8002cf8:	4803      	ldr	r0, [pc, #12]	@ (8002d08 <ssd1306_WriteData+0x30>)
 8002cfa:	f000 fe4f 	bl	800399c <HAL_I2C_Mem_Write>
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	200000cc 	.word	0x200000cc

08002d0c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002d10:	f7ff ffc3 	bl	8002c9a <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002d14:	2064      	movs	r0, #100	@ 0x64
 8002d16:	f000 fa59 	bl	80031cc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002d1a:	2000      	movs	r0, #0
 8002d1c:	f000 f9d6 	bl	80030cc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002d20:	2020      	movs	r0, #32
 8002d22:	f7ff ffc1 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002d26:	2000      	movs	r0, #0
 8002d28:	f7ff ffbe 	bl	8002ca8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002d2c:	20b0      	movs	r0, #176	@ 0xb0
 8002d2e:	f7ff ffbb 	bl	8002ca8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002d32:	20c8      	movs	r0, #200	@ 0xc8
 8002d34:	f7ff ffb8 	bl	8002ca8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002d38:	2000      	movs	r0, #0
 8002d3a:	f7ff ffb5 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002d3e:	2010      	movs	r0, #16
 8002d40:	f7ff ffb2 	bl	8002ca8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002d44:	2040      	movs	r0, #64	@ 0x40
 8002d46:	f7ff ffaf 	bl	8002ca8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002d4a:	20ff      	movs	r0, #255	@ 0xff
 8002d4c:	f000 f9aa 	bl	80030a4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002d50:	20a1      	movs	r0, #161	@ 0xa1
 8002d52:	f7ff ffa9 	bl	8002ca8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002d56:	20a6      	movs	r0, #166	@ 0xa6
 8002d58:	f7ff ffa6 	bl	8002ca8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002d5c:	20a8      	movs	r0, #168	@ 0xa8
 8002d5e:	f7ff ffa3 	bl	8002ca8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8002d62:	201f      	movs	r0, #31
 8002d64:	f7ff ffa0 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002d68:	20a4      	movs	r0, #164	@ 0xa4
 8002d6a:	f7ff ff9d 	bl	8002ca8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002d6e:	20d3      	movs	r0, #211	@ 0xd3
 8002d70:	f7ff ff9a 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002d74:	2000      	movs	r0, #0
 8002d76:	f7ff ff97 	bl	8002ca8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002d7a:	20d5      	movs	r0, #213	@ 0xd5
 8002d7c:	f7ff ff94 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002d80:	20f0      	movs	r0, #240	@ 0xf0
 8002d82:	f7ff ff91 	bl	8002ca8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002d86:	20d9      	movs	r0, #217	@ 0xd9
 8002d88:	f7ff ff8e 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002d8c:	2022      	movs	r0, #34	@ 0x22
 8002d8e:	f7ff ff8b 	bl	8002ca8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002d92:	20da      	movs	r0, #218	@ 0xda
 8002d94:	f7ff ff88 	bl	8002ca8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8002d98:	2002      	movs	r0, #2
 8002d9a:	f7ff ff85 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002d9e:	20db      	movs	r0, #219	@ 0xdb
 8002da0:	f7ff ff82 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002da4:	2020      	movs	r0, #32
 8002da6:	f7ff ff7f 	bl	8002ca8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002daa:	208d      	movs	r0, #141	@ 0x8d
 8002dac:	f7ff ff7c 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002db0:	2014      	movs	r0, #20
 8002db2:	f7ff ff79 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002db6:	2001      	movs	r0, #1
 8002db8:	f000 f988 	bl	80030cc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	f000 f80f 	bl	8002de0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002dc2:	f000 f825 	bl	8002e10 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002dc6:	4b05      	ldr	r3, [pc, #20]	@ (8002ddc <ssd1306_Init+0xd0>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002dcc:	4b03      	ldr	r3, [pc, #12]	@ (8002ddc <ssd1306_Init+0xd0>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002dd2:	4b02      	ldr	r3, [pc, #8]	@ (8002ddc <ssd1306_Init+0xd0>)
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	711a      	strb	r2, [r3, #4]
}
 8002dd8:	bf00      	nop
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	200003cc 	.word	0x200003cc

08002de0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002dea:	79fb      	ldrb	r3, [r7, #7]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d101      	bne.n	8002df4 <ssd1306_Fill+0x14>
 8002df0:	2300      	movs	r3, #0
 8002df2:	e000      	b.n	8002df6 <ssd1306_Fill+0x16>
 8002df4:	23ff      	movs	r3, #255	@ 0xff
 8002df6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4803      	ldr	r0, [pc, #12]	@ (8002e0c <ssd1306_Fill+0x2c>)
 8002dfe:	f002 fc39 	bl	8005674 <memset>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	200001cc 	.word	0x200001cc

08002e10 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002e16:	2300      	movs	r3, #0
 8002e18:	71fb      	strb	r3, [r7, #7]
 8002e1a:	e016      	b.n	8002e4a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	3b50      	subs	r3, #80	@ 0x50
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff ff40 	bl	8002ca8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002e28:	2000      	movs	r0, #0
 8002e2a:	f7ff ff3d 	bl	8002ca8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002e2e:	2010      	movs	r0, #16
 8002e30:	f7ff ff3a 	bl	8002ca8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	01db      	lsls	r3, r3, #7
 8002e38:	4a08      	ldr	r2, [pc, #32]	@ (8002e5c <ssd1306_UpdateScreen+0x4c>)
 8002e3a:	4413      	add	r3, r2
 8002e3c:	2180      	movs	r1, #128	@ 0x80
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff ff4a 	bl	8002cd8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	3301      	adds	r3, #1
 8002e48:	71fb      	strb	r3, [r7, #7]
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d9e5      	bls.n	8002e1c <ssd1306_UpdateScreen+0xc>
    }
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	200001cc 	.word	0x200001cc

08002e60 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	71fb      	strb	r3, [r7, #7]
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	71bb      	strb	r3, [r7, #6]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	db3d      	blt.n	8002ef6 <ssd1306_DrawPixel+0x96>
 8002e7a:	79bb      	ldrb	r3, [r7, #6]
 8002e7c:	2b1f      	cmp	r3, #31
 8002e7e:	d83a      	bhi.n	8002ef6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002e80:	797b      	ldrb	r3, [r7, #5]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d11a      	bne.n	8002ebc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002e86:	79fa      	ldrb	r2, [r7, #7]
 8002e88:	79bb      	ldrb	r3, [r7, #6]
 8002e8a:	08db      	lsrs	r3, r3, #3
 8002e8c:	b2d8      	uxtb	r0, r3
 8002e8e:	4603      	mov	r3, r0
 8002e90:	01db      	lsls	r3, r3, #7
 8002e92:	4413      	add	r3, r2
 8002e94:	4a1a      	ldr	r2, [pc, #104]	@ (8002f00 <ssd1306_DrawPixel+0xa0>)
 8002e96:	5cd3      	ldrb	r3, [r2, r3]
 8002e98:	b25a      	sxtb	r2, r3
 8002e9a:	79bb      	ldrb	r3, [r7, #6]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea6:	b25b      	sxtb	r3, r3
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	b259      	sxtb	r1, r3
 8002eac:	79fa      	ldrb	r2, [r7, #7]
 8002eae:	4603      	mov	r3, r0
 8002eb0:	01db      	lsls	r3, r3, #7
 8002eb2:	4413      	add	r3, r2
 8002eb4:	b2c9      	uxtb	r1, r1
 8002eb6:	4a12      	ldr	r2, [pc, #72]	@ (8002f00 <ssd1306_DrawPixel+0xa0>)
 8002eb8:	54d1      	strb	r1, [r2, r3]
 8002eba:	e01d      	b.n	8002ef8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002ebc:	79fa      	ldrb	r2, [r7, #7]
 8002ebe:	79bb      	ldrb	r3, [r7, #6]
 8002ec0:	08db      	lsrs	r3, r3, #3
 8002ec2:	b2d8      	uxtb	r0, r3
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	01db      	lsls	r3, r3, #7
 8002ec8:	4413      	add	r3, r2
 8002eca:	4a0d      	ldr	r2, [pc, #52]	@ (8002f00 <ssd1306_DrawPixel+0xa0>)
 8002ecc:	5cd3      	ldrb	r3, [r2, r3]
 8002ece:	b25a      	sxtb	r2, r3
 8002ed0:	79bb      	ldrb	r3, [r7, #6]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8002edc:	b25b      	sxtb	r3, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	b25b      	sxtb	r3, r3
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	b259      	sxtb	r1, r3
 8002ee6:	79fa      	ldrb	r2, [r7, #7]
 8002ee8:	4603      	mov	r3, r0
 8002eea:	01db      	lsls	r3, r3, #7
 8002eec:	4413      	add	r3, r2
 8002eee:	b2c9      	uxtb	r1, r1
 8002ef0:	4a03      	ldr	r2, [pc, #12]	@ (8002f00 <ssd1306_DrawPixel+0xa0>)
 8002ef2:	54d1      	strb	r1, [r2, r3]
 8002ef4:	e000      	b.n	8002ef8 <ssd1306_DrawPixel+0x98>
        return;
 8002ef6:	bf00      	nop
    }
}
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr
 8002f00:	200001cc 	.word	0x200001cc

08002f04 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002f04:	b590      	push	{r4, r7, lr}
 8002f06:	b089      	sub	sp, #36	@ 0x24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4604      	mov	r4, r0
 8002f0c:	4638      	mov	r0, r7
 8002f0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002f12:	4623      	mov	r3, r4
 8002f14:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	2b1f      	cmp	r3, #31
 8002f1a:	d902      	bls.n	8002f22 <ssd1306_WriteChar+0x1e>
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002f20:	d901      	bls.n	8002f26 <ssd1306_WriteChar+0x22>
        return 0;
 8002f22:	2300      	movs	r3, #0
 8002f24:	e079      	b.n	800301a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <ssd1306_WriteChar+0x34>
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	3b20      	subs	r3, #32
 8002f32:	4413      	add	r3, r2
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	e000      	b.n	8002f3a <ssd1306_WriteChar+0x36>
 8002f38:	783b      	ldrb	r3, [r7, #0]
 8002f3a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002f3c:	4b39      	ldr	r3, [pc, #228]	@ (8003024 <ssd1306_WriteChar+0x120>)
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	461a      	mov	r2, r3
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
 8002f44:	4413      	add	r3, r2
 8002f46:	2b80      	cmp	r3, #128	@ 0x80
 8002f48:	dc06      	bgt.n	8002f58 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002f4a:	4b36      	ldr	r3, [pc, #216]	@ (8003024 <ssd1306_WriteChar+0x120>)
 8002f4c:	885b      	ldrh	r3, [r3, #2]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	787b      	ldrb	r3, [r7, #1]
 8002f52:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002f54:	2b20      	cmp	r3, #32
 8002f56:	dd01      	ble.n	8002f5c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	e05e      	b.n	800301a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	61fb      	str	r3, [r7, #28]
 8002f60:	e04d      	b.n	8002ffe <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	7bfb      	ldrb	r3, [r7, #15]
 8002f66:	3b20      	subs	r3, #32
 8002f68:	7879      	ldrb	r1, [r7, #1]
 8002f6a:	fb01 f303 	mul.w	r3, r1, r3
 8002f6e:	4619      	mov	r1, r3
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	440b      	add	r3, r1
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	4413      	add	r3, r2
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61bb      	str	r3, [r7, #24]
 8002f80:	e036      	b.n	8002ff0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d013      	beq.n	8002fba <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002f92:	4b24      	ldr	r3, [pc, #144]	@ (8003024 <ssd1306_WriteChar+0x120>)
 8002f94:	881b      	ldrh	r3, [r3, #0]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	b2d8      	uxtb	r0, r3
 8002fa0:	4b20      	ldr	r3, [pc, #128]	@ (8003024 <ssd1306_WriteChar+0x120>)
 8002fa2:	885b      	ldrh	r3, [r3, #2]
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	4413      	add	r3, r2
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	f7ff ff54 	bl	8002e60 <ssd1306_DrawPixel>
 8002fb8:	e017      	b.n	8002fea <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002fba:	4b1a      	ldr	r3, [pc, #104]	@ (8003024 <ssd1306_WriteChar+0x120>)
 8002fbc:	881b      	ldrh	r3, [r3, #0]
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	4413      	add	r3, r2
 8002fc6:	b2d8      	uxtb	r0, r3
 8002fc8:	4b16      	ldr	r3, [pc, #88]	@ (8003024 <ssd1306_WriteChar+0x120>)
 8002fca:	885b      	ldrh	r3, [r3, #2]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	4413      	add	r3, r2
 8002fd4:	b2d9      	uxtb	r1, r3
 8002fd6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	bf0c      	ite	eq
 8002fde:	2301      	moveq	r3, #1
 8002fe0:	2300      	movne	r3, #0
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	f7ff ff3b 	bl	8002e60 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	3301      	adds	r3, #1
 8002fee:	61bb      	str	r3, [r7, #24]
 8002ff0:	7dfb      	ldrb	r3, [r7, #23]
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d3c4      	bcc.n	8002f82 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	61fb      	str	r3, [r7, #28]
 8002ffe:	787b      	ldrb	r3, [r7, #1]
 8003000:	461a      	mov	r2, r3
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	4293      	cmp	r3, r2
 8003006:	d3ac      	bcc.n	8002f62 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003008:	4b06      	ldr	r3, [pc, #24]	@ (8003024 <ssd1306_WriteChar+0x120>)
 800300a:	881a      	ldrh	r2, [r3, #0]
 800300c:	7dfb      	ldrb	r3, [r7, #23]
 800300e:	b29b      	uxth	r3, r3
 8003010:	4413      	add	r3, r2
 8003012:	b29a      	uxth	r2, r3
 8003014:	4b03      	ldr	r3, [pc, #12]	@ (8003024 <ssd1306_WriteChar+0x120>)
 8003016:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003018:	7bfb      	ldrb	r3, [r7, #15]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3724      	adds	r7, #36	@ 0x24
 800301e:	46bd      	mov	sp, r7
 8003020:	bd90      	pop	{r4, r7, pc}
 8003022:	bf00      	nop
 8003024:	200003cc 	.word	0x200003cc

08003028 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af02      	add	r7, sp, #8
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	4638      	mov	r0, r7
 8003032:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003036:	e013      	b.n	8003060 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	7818      	ldrb	r0, [r3, #0]
 800303c:	7e3b      	ldrb	r3, [r7, #24]
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	463b      	mov	r3, r7
 8003042:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003044:	f7ff ff5e 	bl	8002f04 <ssd1306_WriteChar>
 8003048:	4603      	mov	r3, r0
 800304a:	461a      	mov	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d002      	beq.n	800305a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	e008      	b.n	800306c <ssd1306_WriteString+0x44>
        }
        str++;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	3301      	adds	r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1e7      	bne.n	8003038 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	781b      	ldrb	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	460a      	mov	r2, r1
 800307e:	71fb      	strb	r3, [r7, #7]
 8003080:	4613      	mov	r3, r2
 8003082:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	b29a      	uxth	r2, r3
 8003088:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <ssd1306_SetCursor+0x2c>)
 800308a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800308c:	79bb      	ldrb	r3, [r7, #6]
 800308e:	b29a      	uxth	r2, r3
 8003090:	4b03      	ldr	r3, [pc, #12]	@ (80030a0 <ssd1306_SetCursor+0x2c>)
 8003092:	805a      	strh	r2, [r3, #2]
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	bc80      	pop	{r7}
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	200003cc 	.word	0x200003cc

080030a4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	4603      	mov	r3, r0
 80030ac:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80030ae:	2381      	movs	r3, #129	@ 0x81
 80030b0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff fdf7 	bl	8002ca8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff fdf3 	bl	8002ca8 <ssd1306_WriteCommand>
}
 80030c2:	bf00      	nop
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
	...

080030cc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d005      	beq.n	80030e8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80030dc:	23af      	movs	r3, #175	@ 0xaf
 80030de:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80030e0:	4b08      	ldr	r3, [pc, #32]	@ (8003104 <ssd1306_SetDisplayOn+0x38>)
 80030e2:	2201      	movs	r2, #1
 80030e4:	715a      	strb	r2, [r3, #5]
 80030e6:	e004      	b.n	80030f2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80030e8:	23ae      	movs	r3, #174	@ 0xae
 80030ea:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80030ec:	4b05      	ldr	r3, [pc, #20]	@ (8003104 <ssd1306_SetDisplayOn+0x38>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fdd7 	bl	8002ca8 <ssd1306_WriteCommand>
}
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	200003cc 	.word	0x200003cc

08003108 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800310c:	4b08      	ldr	r3, [pc, #32]	@ (8003130 <HAL_Init+0x28>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a07      	ldr	r2, [pc, #28]	@ (8003130 <HAL_Init+0x28>)
 8003112:	f043 0310 	orr.w	r3, r3, #16
 8003116:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003118:	2003      	movs	r0, #3
 800311a:	f000 f92b 	bl	8003374 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800311e:	200f      	movs	r0, #15
 8003120:	f000 f808 	bl	8003134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003124:	f7ff fc84 	bl	8002a30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	40022000 	.word	0x40022000

08003134 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800313c:	4b12      	ldr	r3, [pc, #72]	@ (8003188 <HAL_InitTick+0x54>)
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	4b12      	ldr	r3, [pc, #72]	@ (800318c <HAL_InitTick+0x58>)
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	4619      	mov	r1, r3
 8003146:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800314a:	fbb3 f3f1 	udiv	r3, r3, r1
 800314e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003152:	4618      	mov	r0, r3
 8003154:	f000 f935 	bl	80033c2 <HAL_SYSTICK_Config>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e00e      	b.n	8003180 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b0f      	cmp	r3, #15
 8003166:	d80a      	bhi.n	800317e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003168:	2200      	movs	r2, #0
 800316a:	6879      	ldr	r1, [r7, #4]
 800316c:	f04f 30ff 	mov.w	r0, #4294967295
 8003170:	f000 f90b 	bl	800338a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003174:	4a06      	ldr	r2, [pc, #24]	@ (8003190 <HAL_InitTick+0x5c>)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800317a:	2300      	movs	r3, #0
 800317c:	e000      	b.n	8003180 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
}
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	20000000 	.word	0x20000000
 800318c:	20000008 	.word	0x20000008
 8003190:	20000004 	.word	0x20000004

08003194 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003198:	4b05      	ldr	r3, [pc, #20]	@ (80031b0 <HAL_IncTick+0x1c>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	461a      	mov	r2, r3
 800319e:	4b05      	ldr	r3, [pc, #20]	@ (80031b4 <HAL_IncTick+0x20>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4413      	add	r3, r2
 80031a4:	4a03      	ldr	r2, [pc, #12]	@ (80031b4 <HAL_IncTick+0x20>)
 80031a6:	6013      	str	r3, [r2, #0]
}
 80031a8:	bf00      	nop
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr
 80031b0:	20000008 	.word	0x20000008
 80031b4:	200003d4 	.word	0x200003d4

080031b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
  return uwTick;
 80031bc:	4b02      	ldr	r3, [pc, #8]	@ (80031c8 <HAL_GetTick+0x10>)
 80031be:	681b      	ldr	r3, [r3, #0]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bc80      	pop	{r7}
 80031c6:	4770      	bx	lr
 80031c8:	200003d4 	.word	0x200003d4

080031cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031d4:	f7ff fff0 	bl	80031b8 <HAL_GetTick>
 80031d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e4:	d005      	beq.n	80031f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003210 <HAL_Delay+0x44>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	461a      	mov	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4413      	add	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031f2:	bf00      	nop
 80031f4:	f7ff ffe0 	bl	80031b8 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	429a      	cmp	r2, r3
 8003202:	d8f7      	bhi.n	80031f4 <HAL_Delay+0x28>
  {
  }
}
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20000008 	.word	0x20000008

08003214 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003224:	4b0c      	ldr	r3, [pc, #48]	@ (8003258 <__NVIC_SetPriorityGrouping+0x44>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003230:	4013      	ands	r3, r2
 8003232:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800323c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003240:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003246:	4a04      	ldr	r2, [pc, #16]	@ (8003258 <__NVIC_SetPriorityGrouping+0x44>)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	60d3      	str	r3, [r2, #12]
}
 800324c:	bf00      	nop
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003260:	4b04      	ldr	r3, [pc, #16]	@ (8003274 <__NVIC_GetPriorityGrouping+0x18>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	f003 0307 	and.w	r3, r3, #7
}
 800326a:	4618      	mov	r0, r3
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	e000ed00 	.word	0xe000ed00

08003278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	6039      	str	r1, [r7, #0]
 8003282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003288:	2b00      	cmp	r3, #0
 800328a:	db0a      	blt.n	80032a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	b2da      	uxtb	r2, r3
 8003290:	490c      	ldr	r1, [pc, #48]	@ (80032c4 <__NVIC_SetPriority+0x4c>)
 8003292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003296:	0112      	lsls	r2, r2, #4
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	440b      	add	r3, r1
 800329c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032a0:	e00a      	b.n	80032b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	4908      	ldr	r1, [pc, #32]	@ (80032c8 <__NVIC_SetPriority+0x50>)
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	3b04      	subs	r3, #4
 80032b0:	0112      	lsls	r2, r2, #4
 80032b2:	b2d2      	uxtb	r2, r2
 80032b4:	440b      	add	r3, r1
 80032b6:	761a      	strb	r2, [r3, #24]
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	e000e100 	.word	0xe000e100
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b089      	sub	sp, #36	@ 0x24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f1c3 0307 	rsb	r3, r3, #7
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	bf28      	it	cs
 80032ea:	2304      	movcs	r3, #4
 80032ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	3304      	adds	r3, #4
 80032f2:	2b06      	cmp	r3, #6
 80032f4:	d902      	bls.n	80032fc <NVIC_EncodePriority+0x30>
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	3b03      	subs	r3, #3
 80032fa:	e000      	b.n	80032fe <NVIC_EncodePriority+0x32>
 80032fc:	2300      	movs	r3, #0
 80032fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003300:	f04f 32ff 	mov.w	r2, #4294967295
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43da      	mvns	r2, r3
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	401a      	ands	r2, r3
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003314:	f04f 31ff 	mov.w	r1, #4294967295
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	fa01 f303 	lsl.w	r3, r1, r3
 800331e:	43d9      	mvns	r1, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003324:	4313      	orrs	r3, r2
         );
}
 8003326:	4618      	mov	r0, r3
 8003328:	3724      	adds	r7, #36	@ 0x24
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr

08003330 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3b01      	subs	r3, #1
 800333c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003340:	d301      	bcc.n	8003346 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003342:	2301      	movs	r3, #1
 8003344:	e00f      	b.n	8003366 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003346:	4a0a      	ldr	r2, [pc, #40]	@ (8003370 <SysTick_Config+0x40>)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3b01      	subs	r3, #1
 800334c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800334e:	210f      	movs	r1, #15
 8003350:	f04f 30ff 	mov.w	r0, #4294967295
 8003354:	f7ff ff90 	bl	8003278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003358:	4b05      	ldr	r3, [pc, #20]	@ (8003370 <SysTick_Config+0x40>)
 800335a:	2200      	movs	r2, #0
 800335c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800335e:	4b04      	ldr	r3, [pc, #16]	@ (8003370 <SysTick_Config+0x40>)
 8003360:	2207      	movs	r2, #7
 8003362:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	e000e010 	.word	0xe000e010

08003374 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7ff ff49 	bl	8003214 <__NVIC_SetPriorityGrouping>
}
 8003382:	bf00      	nop
 8003384:	3708      	adds	r7, #8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800338a:	b580      	push	{r7, lr}
 800338c:	b086      	sub	sp, #24
 800338e:	af00      	add	r7, sp, #0
 8003390:	4603      	mov	r3, r0
 8003392:	60b9      	str	r1, [r7, #8]
 8003394:	607a      	str	r2, [r7, #4]
 8003396:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003398:	2300      	movs	r3, #0
 800339a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800339c:	f7ff ff5e 	bl	800325c <__NVIC_GetPriorityGrouping>
 80033a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	68b9      	ldr	r1, [r7, #8]
 80033a6:	6978      	ldr	r0, [r7, #20]
 80033a8:	f7ff ff90 	bl	80032cc <NVIC_EncodePriority>
 80033ac:	4602      	mov	r2, r0
 80033ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033b2:	4611      	mov	r1, r2
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff ff5f 	bl	8003278 <__NVIC_SetPriority>
}
 80033ba:	bf00      	nop
 80033bc:	3718      	adds	r7, #24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b082      	sub	sp, #8
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7ff ffb0 	bl	8003330 <SysTick_Config>
 80033d0:	4603      	mov	r3, r0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033dc:	b480      	push	{r7}
 80033de:	b08b      	sub	sp, #44	@ 0x2c
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033e6:	2300      	movs	r3, #0
 80033e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80033ea:	2300      	movs	r3, #0
 80033ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033ee:	e169      	b.n	80036c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80033f0:	2201      	movs	r2, #1
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	69fa      	ldr	r2, [r7, #28]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	429a      	cmp	r2, r3
 800340a:	f040 8158 	bne.w	80036be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	4a9a      	ldr	r2, [pc, #616]	@ (800367c <HAL_GPIO_Init+0x2a0>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d05e      	beq.n	80034d6 <HAL_GPIO_Init+0xfa>
 8003418:	4a98      	ldr	r2, [pc, #608]	@ (800367c <HAL_GPIO_Init+0x2a0>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d875      	bhi.n	800350a <HAL_GPIO_Init+0x12e>
 800341e:	4a98      	ldr	r2, [pc, #608]	@ (8003680 <HAL_GPIO_Init+0x2a4>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d058      	beq.n	80034d6 <HAL_GPIO_Init+0xfa>
 8003424:	4a96      	ldr	r2, [pc, #600]	@ (8003680 <HAL_GPIO_Init+0x2a4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d86f      	bhi.n	800350a <HAL_GPIO_Init+0x12e>
 800342a:	4a96      	ldr	r2, [pc, #600]	@ (8003684 <HAL_GPIO_Init+0x2a8>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d052      	beq.n	80034d6 <HAL_GPIO_Init+0xfa>
 8003430:	4a94      	ldr	r2, [pc, #592]	@ (8003684 <HAL_GPIO_Init+0x2a8>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d869      	bhi.n	800350a <HAL_GPIO_Init+0x12e>
 8003436:	4a94      	ldr	r2, [pc, #592]	@ (8003688 <HAL_GPIO_Init+0x2ac>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d04c      	beq.n	80034d6 <HAL_GPIO_Init+0xfa>
 800343c:	4a92      	ldr	r2, [pc, #584]	@ (8003688 <HAL_GPIO_Init+0x2ac>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d863      	bhi.n	800350a <HAL_GPIO_Init+0x12e>
 8003442:	4a92      	ldr	r2, [pc, #584]	@ (800368c <HAL_GPIO_Init+0x2b0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d046      	beq.n	80034d6 <HAL_GPIO_Init+0xfa>
 8003448:	4a90      	ldr	r2, [pc, #576]	@ (800368c <HAL_GPIO_Init+0x2b0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d85d      	bhi.n	800350a <HAL_GPIO_Init+0x12e>
 800344e:	2b12      	cmp	r3, #18
 8003450:	d82a      	bhi.n	80034a8 <HAL_GPIO_Init+0xcc>
 8003452:	2b12      	cmp	r3, #18
 8003454:	d859      	bhi.n	800350a <HAL_GPIO_Init+0x12e>
 8003456:	a201      	add	r2, pc, #4	@ (adr r2, 800345c <HAL_GPIO_Init+0x80>)
 8003458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345c:	080034d7 	.word	0x080034d7
 8003460:	080034b1 	.word	0x080034b1
 8003464:	080034c3 	.word	0x080034c3
 8003468:	08003505 	.word	0x08003505
 800346c:	0800350b 	.word	0x0800350b
 8003470:	0800350b 	.word	0x0800350b
 8003474:	0800350b 	.word	0x0800350b
 8003478:	0800350b 	.word	0x0800350b
 800347c:	0800350b 	.word	0x0800350b
 8003480:	0800350b 	.word	0x0800350b
 8003484:	0800350b 	.word	0x0800350b
 8003488:	0800350b 	.word	0x0800350b
 800348c:	0800350b 	.word	0x0800350b
 8003490:	0800350b 	.word	0x0800350b
 8003494:	0800350b 	.word	0x0800350b
 8003498:	0800350b 	.word	0x0800350b
 800349c:	0800350b 	.word	0x0800350b
 80034a0:	080034b9 	.word	0x080034b9
 80034a4:	080034cd 	.word	0x080034cd
 80034a8:	4a79      	ldr	r2, [pc, #484]	@ (8003690 <HAL_GPIO_Init+0x2b4>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d013      	beq.n	80034d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80034ae:	e02c      	b.n	800350a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	623b      	str	r3, [r7, #32]
          break;
 80034b6:	e029      	b.n	800350c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	3304      	adds	r3, #4
 80034be:	623b      	str	r3, [r7, #32]
          break;
 80034c0:	e024      	b.n	800350c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	3308      	adds	r3, #8
 80034c8:	623b      	str	r3, [r7, #32]
          break;
 80034ca:	e01f      	b.n	800350c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	330c      	adds	r3, #12
 80034d2:	623b      	str	r3, [r7, #32]
          break;
 80034d4:	e01a      	b.n	800350c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d102      	bne.n	80034e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80034de:	2304      	movs	r3, #4
 80034e0:	623b      	str	r3, [r7, #32]
          break;
 80034e2:	e013      	b.n	800350c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d105      	bne.n	80034f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034ec:	2308      	movs	r3, #8
 80034ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69fa      	ldr	r2, [r7, #28]
 80034f4:	611a      	str	r2, [r3, #16]
          break;
 80034f6:	e009      	b.n	800350c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034f8:	2308      	movs	r3, #8
 80034fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	69fa      	ldr	r2, [r7, #28]
 8003500:	615a      	str	r2, [r3, #20]
          break;
 8003502:	e003      	b.n	800350c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003504:	2300      	movs	r3, #0
 8003506:	623b      	str	r3, [r7, #32]
          break;
 8003508:	e000      	b.n	800350c <HAL_GPIO_Init+0x130>
          break;
 800350a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2bff      	cmp	r3, #255	@ 0xff
 8003510:	d801      	bhi.n	8003516 <HAL_GPIO_Init+0x13a>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	e001      	b.n	800351a <HAL_GPIO_Init+0x13e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	3304      	adds	r3, #4
 800351a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	2bff      	cmp	r3, #255	@ 0xff
 8003520:	d802      	bhi.n	8003528 <HAL_GPIO_Init+0x14c>
 8003522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	e002      	b.n	800352e <HAL_GPIO_Init+0x152>
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	3b08      	subs	r3, #8
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	210f      	movs	r1, #15
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	fa01 f303 	lsl.w	r3, r1, r3
 800353c:	43db      	mvns	r3, r3
 800353e:	401a      	ands	r2, r3
 8003540:	6a39      	ldr	r1, [r7, #32]
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	fa01 f303 	lsl.w	r3, r1, r3
 8003548:	431a      	orrs	r2, r3
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 80b1 	beq.w	80036be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800355c:	4b4d      	ldr	r3, [pc, #308]	@ (8003694 <HAL_GPIO_Init+0x2b8>)
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	4a4c      	ldr	r2, [pc, #304]	@ (8003694 <HAL_GPIO_Init+0x2b8>)
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	6193      	str	r3, [r2, #24]
 8003568:	4b4a      	ldr	r3, [pc, #296]	@ (8003694 <HAL_GPIO_Init+0x2b8>)
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	60bb      	str	r3, [r7, #8]
 8003572:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003574:	4a48      	ldr	r2, [pc, #288]	@ (8003698 <HAL_GPIO_Init+0x2bc>)
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003578:	089b      	lsrs	r3, r3, #2
 800357a:	3302      	adds	r3, #2
 800357c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003580:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003584:	f003 0303 	and.w	r3, r3, #3
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	220f      	movs	r2, #15
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	4013      	ands	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a40      	ldr	r2, [pc, #256]	@ (800369c <HAL_GPIO_Init+0x2c0>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d013      	beq.n	80035c8 <HAL_GPIO_Init+0x1ec>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a3f      	ldr	r2, [pc, #252]	@ (80036a0 <HAL_GPIO_Init+0x2c4>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d00d      	beq.n	80035c4 <HAL_GPIO_Init+0x1e8>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a3e      	ldr	r2, [pc, #248]	@ (80036a4 <HAL_GPIO_Init+0x2c8>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d007      	beq.n	80035c0 <HAL_GPIO_Init+0x1e4>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a3d      	ldr	r2, [pc, #244]	@ (80036a8 <HAL_GPIO_Init+0x2cc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d101      	bne.n	80035bc <HAL_GPIO_Init+0x1e0>
 80035b8:	2303      	movs	r3, #3
 80035ba:	e006      	b.n	80035ca <HAL_GPIO_Init+0x1ee>
 80035bc:	2304      	movs	r3, #4
 80035be:	e004      	b.n	80035ca <HAL_GPIO_Init+0x1ee>
 80035c0:	2302      	movs	r3, #2
 80035c2:	e002      	b.n	80035ca <HAL_GPIO_Init+0x1ee>
 80035c4:	2301      	movs	r3, #1
 80035c6:	e000      	b.n	80035ca <HAL_GPIO_Init+0x1ee>
 80035c8:	2300      	movs	r3, #0
 80035ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035cc:	f002 0203 	and.w	r2, r2, #3
 80035d0:	0092      	lsls	r2, r2, #2
 80035d2:	4093      	lsls	r3, r2
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80035da:	492f      	ldr	r1, [pc, #188]	@ (8003698 <HAL_GPIO_Init+0x2bc>)
 80035dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035de:	089b      	lsrs	r3, r3, #2
 80035e0:	3302      	adds	r3, #2
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d006      	beq.n	8003602 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80035f4:	4b2d      	ldr	r3, [pc, #180]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	492c      	ldr	r1, [pc, #176]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	608b      	str	r3, [r1, #8]
 8003600:	e006      	b.n	8003610 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003602:	4b2a      	ldr	r3, [pc, #168]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 8003604:	689a      	ldr	r2, [r3, #8]
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	43db      	mvns	r3, r3
 800360a:	4928      	ldr	r1, [pc, #160]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 800360c:	4013      	ands	r3, r2
 800360e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d006      	beq.n	800362a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800361c:	4b23      	ldr	r3, [pc, #140]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 800361e:	68da      	ldr	r2, [r3, #12]
 8003620:	4922      	ldr	r1, [pc, #136]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	4313      	orrs	r3, r2
 8003626:	60cb      	str	r3, [r1, #12]
 8003628:	e006      	b.n	8003638 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800362a:	4b20      	ldr	r3, [pc, #128]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 800362c:	68da      	ldr	r2, [r3, #12]
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	43db      	mvns	r3, r3
 8003632:	491e      	ldr	r1, [pc, #120]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 8003634:	4013      	ands	r3, r2
 8003636:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d006      	beq.n	8003652 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003644:	4b19      	ldr	r3, [pc, #100]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	4918      	ldr	r1, [pc, #96]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	4313      	orrs	r3, r2
 800364e:	604b      	str	r3, [r1, #4]
 8003650:	e006      	b.n	8003660 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003652:	4b16      	ldr	r3, [pc, #88]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	43db      	mvns	r3, r3
 800365a:	4914      	ldr	r1, [pc, #80]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 800365c:	4013      	ands	r3, r2
 800365e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d021      	beq.n	80036b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800366c:	4b0f      	ldr	r3, [pc, #60]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	490e      	ldr	r1, [pc, #56]	@ (80036ac <HAL_GPIO_Init+0x2d0>)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	4313      	orrs	r3, r2
 8003676:	600b      	str	r3, [r1, #0]
 8003678:	e021      	b.n	80036be <HAL_GPIO_Init+0x2e2>
 800367a:	bf00      	nop
 800367c:	10320000 	.word	0x10320000
 8003680:	10310000 	.word	0x10310000
 8003684:	10220000 	.word	0x10220000
 8003688:	10210000 	.word	0x10210000
 800368c:	10120000 	.word	0x10120000
 8003690:	10110000 	.word	0x10110000
 8003694:	40021000 	.word	0x40021000
 8003698:	40010000 	.word	0x40010000
 800369c:	40010800 	.word	0x40010800
 80036a0:	40010c00 	.word	0x40010c00
 80036a4:	40011000 	.word	0x40011000
 80036a8:	40011400 	.word	0x40011400
 80036ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80036b0:	4b0b      	ldr	r3, [pc, #44]	@ (80036e0 <HAL_GPIO_Init+0x304>)
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	43db      	mvns	r3, r3
 80036b8:	4909      	ldr	r1, [pc, #36]	@ (80036e0 <HAL_GPIO_Init+0x304>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80036be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c0:	3301      	adds	r3, #1
 80036c2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ca:	fa22 f303 	lsr.w	r3, r2, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f47f ae8e 	bne.w	80033f0 <HAL_GPIO_Init+0x14>
  }
}
 80036d4:	bf00      	nop
 80036d6:	bf00      	nop
 80036d8:	372c      	adds	r7, #44	@ 0x2c
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr
 80036e0:	40010400 	.word	0x40010400

080036e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	460b      	mov	r3, r1
 80036ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	887b      	ldrh	r3, [r7, #2]
 80036f6:	4013      	ands	r3, r2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
 8003700:	e001      	b.n	8003706 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003702:	2300      	movs	r3, #0
 8003704:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr
	...

08003714 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e12b      	b.n	800397e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d106      	bne.n	8003740 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7ff f9aa 	bl	8002a94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2224      	movs	r2, #36	@ 0x24
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0201 	bic.w	r2, r2, #1
 8003756:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003766:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003776:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003778:	f001 fd2a 	bl	80051d0 <HAL_RCC_GetPCLK1Freq>
 800377c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	4a81      	ldr	r2, [pc, #516]	@ (8003988 <HAL_I2C_Init+0x274>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d807      	bhi.n	8003798 <HAL_I2C_Init+0x84>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	4a80      	ldr	r2, [pc, #512]	@ (800398c <HAL_I2C_Init+0x278>)
 800378c:	4293      	cmp	r3, r2
 800378e:	bf94      	ite	ls
 8003790:	2301      	movls	r3, #1
 8003792:	2300      	movhi	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e006      	b.n	80037a6 <HAL_I2C_Init+0x92>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	4a7d      	ldr	r2, [pc, #500]	@ (8003990 <HAL_I2C_Init+0x27c>)
 800379c:	4293      	cmp	r3, r2
 800379e:	bf94      	ite	ls
 80037a0:	2301      	movls	r3, #1
 80037a2:	2300      	movhi	r3, #0
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e0e7      	b.n	800397e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4a78      	ldr	r2, [pc, #480]	@ (8003994 <HAL_I2C_Init+0x280>)
 80037b2:	fba2 2303 	umull	r2, r3, r2, r3
 80037b6:	0c9b      	lsrs	r3, r3, #18
 80037b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6a1b      	ldr	r3, [r3, #32]
 80037d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	4a6a      	ldr	r2, [pc, #424]	@ (8003988 <HAL_I2C_Init+0x274>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d802      	bhi.n	80037e8 <HAL_I2C_Init+0xd4>
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	3301      	adds	r3, #1
 80037e6:	e009      	b.n	80037fc <HAL_I2C_Init+0xe8>
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80037ee:	fb02 f303 	mul.w	r3, r2, r3
 80037f2:	4a69      	ldr	r2, [pc, #420]	@ (8003998 <HAL_I2C_Init+0x284>)
 80037f4:	fba2 2303 	umull	r2, r3, r2, r3
 80037f8:	099b      	lsrs	r3, r3, #6
 80037fa:	3301      	adds	r3, #1
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	430b      	orrs	r3, r1
 8003802:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	69db      	ldr	r3, [r3, #28]
 800380a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800380e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	495c      	ldr	r1, [pc, #368]	@ (8003988 <HAL_I2C_Init+0x274>)
 8003818:	428b      	cmp	r3, r1
 800381a:	d819      	bhi.n	8003850 <HAL_I2C_Init+0x13c>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	1e59      	subs	r1, r3, #1
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	fbb1 f3f3 	udiv	r3, r1, r3
 800382a:	1c59      	adds	r1, r3, #1
 800382c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003830:	400b      	ands	r3, r1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00a      	beq.n	800384c <HAL_I2C_Init+0x138>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	1e59      	subs	r1, r3, #1
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	fbb1 f3f3 	udiv	r3, r1, r3
 8003844:	3301      	adds	r3, #1
 8003846:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800384a:	e051      	b.n	80038f0 <HAL_I2C_Init+0x1dc>
 800384c:	2304      	movs	r3, #4
 800384e:	e04f      	b.n	80038f0 <HAL_I2C_Init+0x1dc>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d111      	bne.n	800387c <HAL_I2C_Init+0x168>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	1e58      	subs	r0, r3, #1
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6859      	ldr	r1, [r3, #4]
 8003860:	460b      	mov	r3, r1
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	440b      	add	r3, r1
 8003866:	fbb0 f3f3 	udiv	r3, r0, r3
 800386a:	3301      	adds	r3, #1
 800386c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003870:	2b00      	cmp	r3, #0
 8003872:	bf0c      	ite	eq
 8003874:	2301      	moveq	r3, #1
 8003876:	2300      	movne	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	e012      	b.n	80038a2 <HAL_I2C_Init+0x18e>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	1e58      	subs	r0, r3, #1
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6859      	ldr	r1, [r3, #4]
 8003884:	460b      	mov	r3, r1
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	0099      	lsls	r1, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003892:	3301      	adds	r3, #1
 8003894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003898:	2b00      	cmp	r3, #0
 800389a:	bf0c      	ite	eq
 800389c:	2301      	moveq	r3, #1
 800389e:	2300      	movne	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_I2C_Init+0x196>
 80038a6:	2301      	movs	r3, #1
 80038a8:	e022      	b.n	80038f0 <HAL_I2C_Init+0x1dc>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10e      	bne.n	80038d0 <HAL_I2C_Init+0x1bc>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	1e58      	subs	r0, r3, #1
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6859      	ldr	r1, [r3, #4]
 80038ba:	460b      	mov	r3, r1
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	440b      	add	r3, r1
 80038c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80038c4:	3301      	adds	r3, #1
 80038c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038ce:	e00f      	b.n	80038f0 <HAL_I2C_Init+0x1dc>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1e58      	subs	r0, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	0099      	lsls	r1, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038e6:	3301      	adds	r3, #1
 80038e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	6809      	ldr	r1, [r1, #0]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	69da      	ldr	r2, [r3, #28]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	430a      	orrs	r2, r1
 8003912:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800391e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	6911      	ldr	r1, [r2, #16]
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	68d2      	ldr	r2, [r2, #12]
 800392a:	4311      	orrs	r1, r2
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	430b      	orrs	r3, r1
 8003932:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	695a      	ldr	r2, [r3, #20]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	430a      	orrs	r2, r1
 800394e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2220      	movs	r2, #32
 800396a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	000186a0 	.word	0x000186a0
 800398c:	001e847f 	.word	0x001e847f
 8003990:	003d08ff 	.word	0x003d08ff
 8003994:	431bde83 	.word	0x431bde83
 8003998:	10624dd3 	.word	0x10624dd3

0800399c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af02      	add	r7, sp, #8
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	4608      	mov	r0, r1
 80039a6:	4611      	mov	r1, r2
 80039a8:	461a      	mov	r2, r3
 80039aa:	4603      	mov	r3, r0
 80039ac:	817b      	strh	r3, [r7, #10]
 80039ae:	460b      	mov	r3, r1
 80039b0:	813b      	strh	r3, [r7, #8]
 80039b2:	4613      	mov	r3, r2
 80039b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039b6:	f7ff fbff 	bl	80031b8 <HAL_GetTick>
 80039ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b20      	cmp	r3, #32
 80039c6:	f040 80d9 	bne.w	8003b7c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	2319      	movs	r3, #25
 80039d0:	2201      	movs	r2, #1
 80039d2:	496d      	ldr	r1, [pc, #436]	@ (8003b88 <HAL_I2C_Mem_Write+0x1ec>)
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 fdfb 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80039e0:	2302      	movs	r3, #2
 80039e2:	e0cc      	b.n	8003b7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d101      	bne.n	80039f2 <HAL_I2C_Mem_Write+0x56>
 80039ee:	2302      	movs	r3, #2
 80039f0:	e0c5      	b.n	8003b7e <HAL_I2C_Mem_Write+0x1e2>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d007      	beq.n	8003a18 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0201 	orr.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2221      	movs	r2, #33	@ 0x21
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2240      	movs	r2, #64	@ 0x40
 8003a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6a3a      	ldr	r2, [r7, #32]
 8003a42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4a4d      	ldr	r2, [pc, #308]	@ (8003b8c <HAL_I2C_Mem_Write+0x1f0>)
 8003a58:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a5a:	88f8      	ldrh	r0, [r7, #6]
 8003a5c:	893a      	ldrh	r2, [r7, #8]
 8003a5e:	8979      	ldrh	r1, [r7, #10]
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	9301      	str	r3, [sp, #4]
 8003a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	4603      	mov	r3, r0
 8003a6a:	68f8      	ldr	r0, [r7, #12]
 8003a6c:	f000 fc32 	bl	80042d4 <I2C_RequestMemoryWrite>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d052      	beq.n	8003b1c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e081      	b.n	8003b7e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 fec0 	bl	8004804 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00d      	beq.n	8003aa6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d107      	bne.n	8003aa2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e06b      	b.n	8003b7e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aaa:	781a      	ldrb	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b04      	cmp	r3, #4
 8003ae2:	d11b      	bne.n	8003b1c <HAL_I2C_Mem_Write+0x180>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d017      	beq.n	8003b1c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	781a      	ldrb	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1aa      	bne.n	8003a7a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f000 feb3 	bl	8004894 <I2C_WaitOnBTFFlagUntilTimeout>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00d      	beq.n	8003b50 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b38:	2b04      	cmp	r3, #4
 8003b3a:	d107      	bne.n	8003b4c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b4a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e016      	b.n	8003b7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	e000      	b.n	8003b7e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b7c:	2302      	movs	r3, #2
  }
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3718      	adds	r7, #24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	00100002 	.word	0x00100002
 8003b8c:	ffff0000 	.word	0xffff0000

08003b90 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b08c      	sub	sp, #48	@ 0x30
 8003b94:	af02      	add	r7, sp, #8
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	4608      	mov	r0, r1
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	817b      	strh	r3, [r7, #10]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	813b      	strh	r3, [r7, #8]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003baa:	2300      	movs	r3, #0
 8003bac:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003bae:	f7ff fb03 	bl	80031b8 <HAL_GetTick>
 8003bb2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	f040 8250 	bne.w	8004062 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	2319      	movs	r3, #25
 8003bc8:	2201      	movs	r2, #1
 8003bca:	4982      	ldr	r1, [pc, #520]	@ (8003dd4 <HAL_I2C_Mem_Read+0x244>)
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f000 fcff 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e243      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d101      	bne.n	8003bea <HAL_I2C_Mem_Read+0x5a>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e23c      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d007      	beq.n	8003c10 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f042 0201 	orr.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2222      	movs	r2, #34	@ 0x22
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2240      	movs	r2, #64	@ 0x40
 8003c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003c40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	4a62      	ldr	r2, [pc, #392]	@ (8003dd8 <HAL_I2C_Mem_Read+0x248>)
 8003c50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c52:	88f8      	ldrh	r0, [r7, #6]
 8003c54:	893a      	ldrh	r2, [r7, #8]
 8003c56:	8979      	ldrh	r1, [r7, #10]
 8003c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5a:	9301      	str	r3, [sp, #4]
 8003c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	4603      	mov	r3, r0
 8003c62:	68f8      	ldr	r0, [r7, #12]
 8003c64:	f000 fbcc 	bl	8004400 <I2C_RequestMemoryRead>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d001      	beq.n	8003c72 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e1f8      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d113      	bne.n	8003ca2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	61fb      	str	r3, [r7, #28]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	61fb      	str	r3, [r7, #28]
 8003c8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	e1cc      	b.n	800403c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d11e      	bne.n	8003ce8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cb8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003cba:	b672      	cpsid	i
}
 8003cbc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61bb      	str	r3, [r7, #24]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	695b      	ldr	r3, [r3, #20]
 8003cc8:	61bb      	str	r3, [r7, #24]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ce2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003ce4:	b662      	cpsie	i
}
 8003ce6:	e035      	b.n	8003d54 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d11e      	bne.n	8003d2e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cfe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d00:	b672      	cpsid	i
}
 8003d02:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	617b      	str	r3, [r7, #20]
 8003d18:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d28:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003d2a:	b662      	cpsie	i
}
 8003d2c:	e012      	b.n	8003d54 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d3c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d3e:	2300      	movs	r3, #0
 8003d40:	613b      	str	r3, [r7, #16]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	613b      	str	r3, [r7, #16]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	613b      	str	r3, [r7, #16]
 8003d52:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003d54:	e172      	b.n	800403c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d5a:	2b03      	cmp	r3, #3
 8003d5c:	f200 811f 	bhi.w	8003f9e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d123      	bne.n	8003db0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d6a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f000 fdd9 	bl	8004924 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e173      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dae:	e145      	b.n	800403c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d152      	bne.n	8003e5e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	4906      	ldr	r1, [pc, #24]	@ (8003ddc <HAL_I2C_Mem_Read+0x24c>)
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 fc04 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d008      	beq.n	8003de0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e148      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
 8003dd2:	bf00      	nop
 8003dd4:	00100002 	.word	0x00100002
 8003dd8:	ffff0000 	.word	0xffff0000
 8003ddc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003de0:	b672      	cpsid	i
}
 8003de2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003df2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	691a      	ldr	r2, [r3, #16]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e06:	1c5a      	adds	r2, r3, #1
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e10:	3b01      	subs	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e26:	b662      	cpsie	i
}
 8003e28:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	691a      	ldr	r2, [r3, #16]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	b2d2      	uxtb	r2, r2
 8003e36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e46:	3b01      	subs	r3, #1
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e5c:	e0ee      	b.n	800403c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e64:	2200      	movs	r2, #0
 8003e66:	4981      	ldr	r1, [pc, #516]	@ (800406c <HAL_I2C_Mem_Read+0x4dc>)
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 fbb1 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0f5      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003e88:	b672      	cpsid	i
}
 8003e8a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	691a      	ldr	r2, [r3, #16]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e96:	b2d2      	uxtb	r2, r2
 8003e98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9e:	1c5a      	adds	r2, r3, #1
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ebe:	4b6c      	ldr	r3, [pc, #432]	@ (8004070 <HAL_I2C_Mem_Read+0x4e0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	08db      	lsrs	r3, r3, #3
 8003ec4:	4a6b      	ldr	r2, [pc, #428]	@ (8004074 <HAL_I2C_Mem_Read+0x4e4>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	0a1a      	lsrs	r2, r3, #8
 8003ecc:	4613      	mov	r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	4413      	add	r3, r2
 8003ed2:	00da      	lsls	r2, r3, #3
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003ed8:	6a3b      	ldr	r3, [r7, #32]
 8003eda:	3b01      	subs	r3, #1
 8003edc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003ede:	6a3b      	ldr	r3, [r7, #32]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d118      	bne.n	8003f16 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2220      	movs	r2, #32
 8003eee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efe:	f043 0220 	orr.w	r2, r3, #32
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003f06:	b662      	cpsie	i
}
 8003f08:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e0a6      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	d1d9      	bne.n	8003ed8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691a      	ldr	r2, [r3, #16]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	1c5a      	adds	r2, r3, #1
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f50:	3b01      	subs	r3, #1
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003f66:	b662      	cpsie	i
}
 8003f68:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	b2d2      	uxtb	r2, r2
 8003f76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f86:	3b01      	subs	r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	3b01      	subs	r3, #1
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f9c:	e04e      	b.n	800403c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 fcbe 	bl	8004924 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e058      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	691a      	ldr	r2, [r3, #16]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbc:	b2d2      	uxtb	r2, r2
 8003fbe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc4:	1c5a      	adds	r2, r3, #1
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0304 	and.w	r3, r3, #4
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d124      	bne.n	800403c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff6:	2b03      	cmp	r3, #3
 8003ff8:	d107      	bne.n	800400a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004008:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	691a      	ldr	r2, [r3, #16]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	1c5a      	adds	r2, r3, #1
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004026:	3b01      	subs	r3, #1
 8004028:	b29a      	uxth	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004032:	b29b      	uxth	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	b29a      	uxth	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004040:	2b00      	cmp	r3, #0
 8004042:	f47f ae88 	bne.w	8003d56 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	e000      	b.n	8004064 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004062:	2302      	movs	r3, #2
  }
}
 8004064:	4618      	mov	r0, r3
 8004066:	3728      	adds	r7, #40	@ 0x28
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	00010004 	.word	0x00010004
 8004070:	20000000 	.word	0x20000000
 8004074:	14f8b589 	.word	0x14f8b589

08004078 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b08a      	sub	sp, #40	@ 0x28
 800407c:	af02      	add	r7, sp, #8
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	607a      	str	r2, [r7, #4]
 8004082:	603b      	str	r3, [r7, #0]
 8004084:	460b      	mov	r3, r1
 8004086:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004088:	f7ff f896 	bl	80031b8 <HAL_GetTick>
 800408c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b20      	cmp	r3, #32
 800409c:	f040 8111 	bne.w	80042c2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	2319      	movs	r3, #25
 80040a6:	2201      	movs	r2, #1
 80040a8:	4988      	ldr	r1, [pc, #544]	@ (80042cc <HAL_I2C_IsDeviceReady+0x254>)
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f000 fa90 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d001      	beq.n	80040ba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80040b6:	2302      	movs	r3, #2
 80040b8:	e104      	b.n	80042c4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d101      	bne.n	80040c8 <HAL_I2C_IsDeviceReady+0x50>
 80040c4:	2302      	movs	r3, #2
 80040c6:	e0fd      	b.n	80042c4 <HAL_I2C_IsDeviceReady+0x24c>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d007      	beq.n	80040ee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f042 0201 	orr.w	r2, r2, #1
 80040ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2224      	movs	r2, #36	@ 0x24
 8004102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4a70      	ldr	r2, [pc, #448]	@ (80042d0 <HAL_I2C_IsDeviceReady+0x258>)
 8004110:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004120:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2200      	movs	r2, #0
 800412a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 fa4e 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00d      	beq.n	8004156 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004148:	d103      	bne.n	8004152 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004150:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e0b6      	b.n	80042c4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004156:	897b      	ldrh	r3, [r7, #10]
 8004158:	b2db      	uxtb	r3, r3
 800415a:	461a      	mov	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004164:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004166:	f7ff f827 	bl	80031b8 <HAL_GetTick>
 800416a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b02      	cmp	r3, #2
 8004178:	bf0c      	ite	eq
 800417a:	2301      	moveq	r3, #1
 800417c:	2300      	movne	r3, #0
 800417e:	b2db      	uxtb	r3, r3
 8004180:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800418c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004190:	bf0c      	ite	eq
 8004192:	2301      	moveq	r3, #1
 8004194:	2300      	movne	r3, #0
 8004196:	b2db      	uxtb	r3, r3
 8004198:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800419a:	e025      	b.n	80041e8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800419c:	f7ff f80c 	bl	80031b8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d302      	bcc.n	80041b2 <HAL_I2C_IsDeviceReady+0x13a>
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d103      	bne.n	80041ba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	22a0      	movs	r2, #160	@ 0xa0
 80041b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	bf0c      	ite	eq
 80041c8:	2301      	moveq	r3, #1
 80041ca:	2300      	movne	r3, #0
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041de:	bf0c      	ite	eq
 80041e0:	2301      	moveq	r3, #1
 80041e2:	2300      	movne	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2ba0      	cmp	r3, #160	@ 0xa0
 80041f2:	d005      	beq.n	8004200 <HAL_I2C_IsDeviceReady+0x188>
 80041f4:	7dfb      	ldrb	r3, [r7, #23]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d102      	bne.n	8004200 <HAL_I2C_IsDeviceReady+0x188>
 80041fa:	7dbb      	ldrb	r3, [r7, #22]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d0cd      	beq.n	800419c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b02      	cmp	r3, #2
 8004214:	d129      	bne.n	800426a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004224:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004226:	2300      	movs	r3, #0
 8004228:	613b      	str	r3, [r7, #16]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	613b      	str	r3, [r7, #16]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	613b      	str	r3, [r7, #16]
 800423a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	2319      	movs	r3, #25
 8004242:	2201      	movs	r2, #1
 8004244:	4921      	ldr	r1, [pc, #132]	@ (80042cc <HAL_I2C_IsDeviceReady+0x254>)
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 f9c2 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e036      	b.n	80042c4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2220      	movs	r2, #32
 800425a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004266:	2300      	movs	r3, #0
 8004268:	e02c      	b.n	80042c4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004278:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004282:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	2319      	movs	r3, #25
 800428a:	2201      	movs	r2, #1
 800428c:	490f      	ldr	r1, [pc, #60]	@ (80042cc <HAL_I2C_IsDeviceReady+0x254>)
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 f99e 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e012      	b.n	80042c4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	3301      	adds	r3, #1
 80042a2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	f4ff af32 	bcc.w	8004112 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e000      	b.n	80042c4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80042c2:	2302      	movs	r3, #2
  }
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3720      	adds	r7, #32
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	00100002 	.word	0x00100002
 80042d0:	ffff0000 	.word	0xffff0000

080042d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b088      	sub	sp, #32
 80042d8:	af02      	add	r7, sp, #8
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	4608      	mov	r0, r1
 80042de:	4611      	mov	r1, r2
 80042e0:	461a      	mov	r2, r3
 80042e2:	4603      	mov	r3, r0
 80042e4:	817b      	strh	r3, [r7, #10]
 80042e6:	460b      	mov	r3, r1
 80042e8:	813b      	strh	r3, [r7, #8]
 80042ea:	4613      	mov	r3, r2
 80042ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	6a3b      	ldr	r3, [r7, #32]
 8004304:	2200      	movs	r2, #0
 8004306:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f000 f960 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00d      	beq.n	8004332 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004320:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004324:	d103      	bne.n	800432e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800432c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e05f      	b.n	80043f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004332:	897b      	ldrh	r3, [r7, #10]
 8004334:	b2db      	uxtb	r3, r3
 8004336:	461a      	mov	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004340:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004344:	6a3a      	ldr	r2, [r7, #32]
 8004346:	492d      	ldr	r1, [pc, #180]	@ (80043fc <I2C_RequestMemoryWrite+0x128>)
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 f9bb 	bl	80046c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e04c      	b.n	80043f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004358:	2300      	movs	r3, #0
 800435a:	617b      	str	r3, [r7, #20]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	617b      	str	r3, [r7, #20]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	617b      	str	r3, [r7, #20]
 800436c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800436e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004370:	6a39      	ldr	r1, [r7, #32]
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 fa46 	bl	8004804 <I2C_WaitOnTXEFlagUntilTimeout>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00d      	beq.n	800439a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004382:	2b04      	cmp	r3, #4
 8004384:	d107      	bne.n	8004396 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004394:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e02b      	b.n	80043f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800439a:	88fb      	ldrh	r3, [r7, #6]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d105      	bne.n	80043ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043a0:	893b      	ldrh	r3, [r7, #8]
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	611a      	str	r2, [r3, #16]
 80043aa:	e021      	b.n	80043f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043ac:	893b      	ldrh	r3, [r7, #8]
 80043ae:	0a1b      	lsrs	r3, r3, #8
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	b2da      	uxtb	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043bc:	6a39      	ldr	r1, [r7, #32]
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	f000 fa20 	bl	8004804 <I2C_WaitOnTXEFlagUntilTimeout>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00d      	beq.n	80043e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ce:	2b04      	cmp	r3, #4
 80043d0:	d107      	bne.n	80043e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e005      	b.n	80043f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043e6:	893b      	ldrh	r3, [r7, #8]
 80043e8:	b2da      	uxtb	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	00010002 	.word	0x00010002

08004400 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b088      	sub	sp, #32
 8004404:	af02      	add	r7, sp, #8
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	4608      	mov	r0, r1
 800440a:	4611      	mov	r1, r2
 800440c:	461a      	mov	r2, r3
 800440e:	4603      	mov	r3, r0
 8004410:	817b      	strh	r3, [r7, #10]
 8004412:	460b      	mov	r3, r1
 8004414:	813b      	strh	r3, [r7, #8]
 8004416:	4613      	mov	r3, r2
 8004418:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004428:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004438:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	2200      	movs	r2, #0
 8004442:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f8c2 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00d      	beq.n	800446e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004460:	d103      	bne.n	800446a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004468:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e0aa      	b.n	80045c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800446e:	897b      	ldrh	r3, [r7, #10]
 8004470:	b2db      	uxtb	r3, r3
 8004472:	461a      	mov	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800447c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800447e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004480:	6a3a      	ldr	r2, [r7, #32]
 8004482:	4952      	ldr	r1, [pc, #328]	@ (80045cc <I2C_RequestMemoryRead+0x1cc>)
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 f91d 	bl	80046c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e097      	b.n	80045c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004494:	2300      	movs	r3, #0
 8004496:	617b      	str	r3, [r7, #20]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	617b      	str	r3, [r7, #20]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	617b      	str	r3, [r7, #20]
 80044a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ac:	6a39      	ldr	r1, [r7, #32]
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 f9a8 	bl	8004804 <I2C_WaitOnTXEFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00d      	beq.n	80044d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d107      	bne.n	80044d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e076      	b.n	80045c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d105      	bne.n	80044e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044dc:	893b      	ldrh	r3, [r7, #8]
 80044de:	b2da      	uxtb	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	611a      	str	r2, [r3, #16]
 80044e6:	e021      	b.n	800452c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044e8:	893b      	ldrh	r3, [r7, #8]
 80044ea:	0a1b      	lsrs	r3, r3, #8
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044f8:	6a39      	ldr	r1, [r7, #32]
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 f982 	bl	8004804 <I2C_WaitOnTXEFlagUntilTimeout>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00d      	beq.n	8004522 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450a:	2b04      	cmp	r3, #4
 800450c:	d107      	bne.n	800451e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800451c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e050      	b.n	80045c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004522:	893b      	ldrh	r3, [r7, #8]
 8004524:	b2da      	uxtb	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800452c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800452e:	6a39      	ldr	r1, [r7, #32]
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 f967 	bl	8004804 <I2C_WaitOnTXEFlagUntilTimeout>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00d      	beq.n	8004558 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004540:	2b04      	cmp	r3, #4
 8004542:	d107      	bne.n	8004554 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004552:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e035      	b.n	80045c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004566:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	2200      	movs	r2, #0
 8004570:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 f82b 	bl	80045d0 <I2C_WaitOnFlagUntilTimeout>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00d      	beq.n	800459c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800458e:	d103      	bne.n	8004598 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004596:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e013      	b.n	80045c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800459c:	897b      	ldrh	r3, [r7, #10]
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ae:	6a3a      	ldr	r2, [r7, #32]
 80045b0:	4906      	ldr	r1, [pc, #24]	@ (80045cc <I2C_RequestMemoryRead+0x1cc>)
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 f886 	bl	80046c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	00010002 	.word	0x00010002

080045d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	603b      	str	r3, [r7, #0]
 80045dc:	4613      	mov	r3, r2
 80045de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045e0:	e048      	b.n	8004674 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e8:	d044      	beq.n	8004674 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045ea:	f7fe fde5 	bl	80031b8 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d302      	bcc.n	8004600 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d139      	bne.n	8004674 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	0c1b      	lsrs	r3, r3, #16
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b01      	cmp	r3, #1
 8004608:	d10d      	bne.n	8004626 <I2C_WaitOnFlagUntilTimeout+0x56>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	43da      	mvns	r2, r3
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	4013      	ands	r3, r2
 8004616:	b29b      	uxth	r3, r3
 8004618:	2b00      	cmp	r3, #0
 800461a:	bf0c      	ite	eq
 800461c:	2301      	moveq	r3, #1
 800461e:	2300      	movne	r3, #0
 8004620:	b2db      	uxtb	r3, r3
 8004622:	461a      	mov	r2, r3
 8004624:	e00c      	b.n	8004640 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	43da      	mvns	r2, r3
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	4013      	ands	r3, r2
 8004632:	b29b      	uxth	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	bf0c      	ite	eq
 8004638:	2301      	moveq	r3, #1
 800463a:	2300      	movne	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	461a      	mov	r2, r3
 8004640:	79fb      	ldrb	r3, [r7, #7]
 8004642:	429a      	cmp	r2, r3
 8004644:	d116      	bne.n	8004674 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2220      	movs	r2, #32
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004660:	f043 0220 	orr.w	r2, r3, #32
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e023      	b.n	80046bc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	0c1b      	lsrs	r3, r3, #16
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b01      	cmp	r3, #1
 800467c:	d10d      	bne.n	800469a <I2C_WaitOnFlagUntilTimeout+0xca>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	43da      	mvns	r2, r3
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	4013      	ands	r3, r2
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	bf0c      	ite	eq
 8004690:	2301      	moveq	r3, #1
 8004692:	2300      	movne	r3, #0
 8004694:	b2db      	uxtb	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	e00c      	b.n	80046b4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	43da      	mvns	r2, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	4013      	ands	r3, r2
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	bf0c      	ite	eq
 80046ac:	2301      	moveq	r3, #1
 80046ae:	2300      	movne	r3, #0
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	461a      	mov	r2, r3
 80046b4:	79fb      	ldrb	r3, [r7, #7]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d093      	beq.n	80045e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046d2:	e071      	b.n	80047b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046e2:	d123      	bne.n	800472c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2220      	movs	r2, #32
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004718:	f043 0204 	orr.w	r2, r3, #4
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e067      	b.n	80047fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004732:	d041      	beq.n	80047b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004734:	f7fe fd40 	bl	80031b8 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	429a      	cmp	r2, r3
 8004742:	d302      	bcc.n	800474a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d136      	bne.n	80047b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	0c1b      	lsrs	r3, r3, #16
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b01      	cmp	r3, #1
 8004752:	d10c      	bne.n	800476e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	43da      	mvns	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	4013      	ands	r3, r2
 8004760:	b29b      	uxth	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	bf14      	ite	ne
 8004766:	2301      	movne	r3, #1
 8004768:	2300      	moveq	r3, #0
 800476a:	b2db      	uxtb	r3, r3
 800476c:	e00b      	b.n	8004786 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	43da      	mvns	r2, r3
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	4013      	ands	r3, r2
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	bf14      	ite	ne
 8004780:	2301      	movne	r3, #1
 8004782:	2300      	moveq	r3, #0
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d016      	beq.n	80047b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a4:	f043 0220 	orr.w	r2, r3, #32
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e021      	b.n	80047fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	0c1b      	lsrs	r3, r3, #16
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d10c      	bne.n	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	43da      	mvns	r2, r3
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	4013      	ands	r3, r2
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bf14      	ite	ne
 80047d4:	2301      	movne	r3, #1
 80047d6:	2300      	moveq	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	e00b      	b.n	80047f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	43da      	mvns	r2, r3
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4013      	ands	r3, r2
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	bf14      	ite	ne
 80047ee:	2301      	movne	r3, #1
 80047f0:	2300      	moveq	r3, #0
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f47f af6d 	bne.w	80046d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004810:	e034      	b.n	800487c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 f8e3 	bl	80049de <I2C_IsAcknowledgeFailed>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e034      	b.n	800488c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004828:	d028      	beq.n	800487c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800482a:	f7fe fcc5 	bl	80031b8 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	429a      	cmp	r2, r3
 8004838:	d302      	bcc.n	8004840 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d11d      	bne.n	800487c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800484a:	2b80      	cmp	r3, #128	@ 0x80
 800484c:	d016      	beq.n	800487c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004868:	f043 0220 	orr.w	r2, r3, #32
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e007      	b.n	800488c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004886:	2b80      	cmp	r3, #128	@ 0x80
 8004888:	d1c3      	bne.n	8004812 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048a0:	e034      	b.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 f89b 	bl	80049de <I2C_IsAcknowledgeFailed>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e034      	b.n	800491c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b8:	d028      	beq.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ba:	f7fe fc7d 	bl	80031b8 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d302      	bcc.n	80048d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d11d      	bne.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	f003 0304 	and.w	r3, r3, #4
 80048da:	2b04      	cmp	r3, #4
 80048dc:	d016      	beq.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2220      	movs	r2, #32
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	f043 0220 	orr.w	r2, r3, #32
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e007      	b.n	800491c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b04      	cmp	r3, #4
 8004918:	d1c3      	bne.n	80048a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004930:	e049      	b.n	80049c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	f003 0310 	and.w	r3, r3, #16
 800493c:	2b10      	cmp	r3, #16
 800493e:	d119      	bne.n	8004974 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f06f 0210 	mvn.w	r2, #16
 8004948:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2220      	movs	r2, #32
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e030      	b.n	80049d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004974:	f7fe fc20 	bl	80031b8 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	429a      	cmp	r2, r3
 8004982:	d302      	bcc.n	800498a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d11d      	bne.n	80049c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004994:	2b40      	cmp	r3, #64	@ 0x40
 8004996:	d016      	beq.n	80049c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2220      	movs	r2, #32
 80049a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b2:	f043 0220 	orr.w	r2, r3, #32
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e007      	b.n	80049d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d0:	2b40      	cmp	r3, #64	@ 0x40
 80049d2:	d1ae      	bne.n	8004932 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3710      	adds	r7, #16
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049f4:	d11b      	bne.n	8004a2e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049fe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1a:	f043 0204 	orr.w	r2, r3, #4
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e000      	b.n	8004a30 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bc80      	pop	{r7}
 8004a38:	4770      	bx	lr
	...

08004a3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e272      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f000 8087 	beq.w	8004b6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a5c:	4b92      	ldr	r3, [pc, #584]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f003 030c 	and.w	r3, r3, #12
 8004a64:	2b04      	cmp	r3, #4
 8004a66:	d00c      	beq.n	8004a82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a68:	4b8f      	ldr	r3, [pc, #572]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f003 030c 	and.w	r3, r3, #12
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d112      	bne.n	8004a9a <HAL_RCC_OscConfig+0x5e>
 8004a74:	4b8c      	ldr	r3, [pc, #560]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a80:	d10b      	bne.n	8004a9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a82:	4b89      	ldr	r3, [pc, #548]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d06c      	beq.n	8004b68 <HAL_RCC_OscConfig+0x12c>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d168      	bne.n	8004b68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e24c      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aa2:	d106      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x76>
 8004aa4:	4b80      	ldr	r3, [pc, #512]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a7f      	ldr	r2, [pc, #508]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004aaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aae:	6013      	str	r3, [r2, #0]
 8004ab0:	e02e      	b.n	8004b10 <HAL_RCC_OscConfig+0xd4>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10c      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x98>
 8004aba:	4b7b      	ldr	r3, [pc, #492]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a7a      	ldr	r2, [pc, #488]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004ac0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ac4:	6013      	str	r3, [r2, #0]
 8004ac6:	4b78      	ldr	r3, [pc, #480]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a77      	ldr	r2, [pc, #476]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004acc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ad0:	6013      	str	r3, [r2, #0]
 8004ad2:	e01d      	b.n	8004b10 <HAL_RCC_OscConfig+0xd4>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004adc:	d10c      	bne.n	8004af8 <HAL_RCC_OscConfig+0xbc>
 8004ade:	4b72      	ldr	r3, [pc, #456]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a71      	ldr	r2, [pc, #452]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004ae4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ae8:	6013      	str	r3, [r2, #0]
 8004aea:	4b6f      	ldr	r3, [pc, #444]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a6e      	ldr	r2, [pc, #440]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004af4:	6013      	str	r3, [r2, #0]
 8004af6:	e00b      	b.n	8004b10 <HAL_RCC_OscConfig+0xd4>
 8004af8:	4b6b      	ldr	r3, [pc, #428]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a6a      	ldr	r2, [pc, #424]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004afe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b02:	6013      	str	r3, [r2, #0]
 8004b04:	4b68      	ldr	r3, [pc, #416]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a67      	ldr	r2, [pc, #412]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d013      	beq.n	8004b40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b18:	f7fe fb4e 	bl	80031b8 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b20:	f7fe fb4a 	bl	80031b8 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b64      	cmp	r3, #100	@ 0x64
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e200      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b32:	4b5d      	ldr	r3, [pc, #372]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0f0      	beq.n	8004b20 <HAL_RCC_OscConfig+0xe4>
 8004b3e:	e014      	b.n	8004b6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b40:	f7fe fb3a 	bl	80031b8 <HAL_GetTick>
 8004b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b48:	f7fe fb36 	bl	80031b8 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b64      	cmp	r3, #100	@ 0x64
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e1ec      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b5a:	4b53      	ldr	r3, [pc, #332]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1f0      	bne.n	8004b48 <HAL_RCC_OscConfig+0x10c>
 8004b66:	e000      	b.n	8004b6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d063      	beq.n	8004c3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b76:	4b4c      	ldr	r3, [pc, #304]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f003 030c 	and.w	r3, r3, #12
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00b      	beq.n	8004b9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b82:	4b49      	ldr	r3, [pc, #292]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f003 030c 	and.w	r3, r3, #12
 8004b8a:	2b08      	cmp	r3, #8
 8004b8c:	d11c      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x18c>
 8004b8e:	4b46      	ldr	r3, [pc, #280]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d116      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b9a:	4b43      	ldr	r3, [pc, #268]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d005      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x176>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d001      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e1c0      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	00db      	lsls	r3, r3, #3
 8004bc0:	4939      	ldr	r1, [pc, #228]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bc6:	e03a      	b.n	8004c3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d020      	beq.n	8004c12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bd0:	4b36      	ldr	r3, [pc, #216]	@ (8004cac <HAL_RCC_OscConfig+0x270>)
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd6:	f7fe faef 	bl	80031b8 <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bde:	f7fe faeb 	bl	80031b8 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e1a1      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d0f0      	beq.n	8004bde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bfc:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	00db      	lsls	r3, r3, #3
 8004c0a:	4927      	ldr	r1, [pc, #156]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	600b      	str	r3, [r1, #0]
 8004c10:	e015      	b.n	8004c3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c12:	4b26      	ldr	r3, [pc, #152]	@ (8004cac <HAL_RCC_OscConfig+0x270>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c18:	f7fe face 	bl	80031b8 <HAL_GetTick>
 8004c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c1e:	e008      	b.n	8004c32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c20:	f7fe faca 	bl	80031b8 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e180      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c32:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1f0      	bne.n	8004c20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d03a      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d019      	beq.n	8004c86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c52:	4b17      	ldr	r3, [pc, #92]	@ (8004cb0 <HAL_RCC_OscConfig+0x274>)
 8004c54:	2201      	movs	r2, #1
 8004c56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c58:	f7fe faae 	bl	80031b8 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c60:	f7fe faaa 	bl	80031b8 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e160      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ca8 <HAL_RCC_OscConfig+0x26c>)
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	f003 0302 	and.w	r3, r3, #2
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c7e:	2001      	movs	r0, #1
 8004c80:	f000 faba 	bl	80051f8 <RCC_Delay>
 8004c84:	e01c      	b.n	8004cc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c86:	4b0a      	ldr	r3, [pc, #40]	@ (8004cb0 <HAL_RCC_OscConfig+0x274>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c8c:	f7fe fa94 	bl	80031b8 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c92:	e00f      	b.n	8004cb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c94:	f7fe fa90 	bl	80031b8 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d908      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e146      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
 8004ca6:	bf00      	nop
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	42420000 	.word	0x42420000
 8004cb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cb4:	4b92      	ldr	r3, [pc, #584]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1e9      	bne.n	8004c94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 80a6 	beq.w	8004e1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cd2:	4b8b      	ldr	r3, [pc, #556]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10d      	bne.n	8004cfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cde:	4b88      	ldr	r3, [pc, #544]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	4a87      	ldr	r2, [pc, #540]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004ce4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ce8:	61d3      	str	r3, [r2, #28]
 8004cea:	4b85      	ldr	r3, [pc, #532]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004cec:	69db      	ldr	r3, [r3, #28]
 8004cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cf2:	60bb      	str	r3, [r7, #8]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfa:	4b82      	ldr	r3, [pc, #520]	@ (8004f04 <HAL_RCC_OscConfig+0x4c8>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d118      	bne.n	8004d38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d06:	4b7f      	ldr	r3, [pc, #508]	@ (8004f04 <HAL_RCC_OscConfig+0x4c8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a7e      	ldr	r2, [pc, #504]	@ (8004f04 <HAL_RCC_OscConfig+0x4c8>)
 8004d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d12:	f7fe fa51 	bl	80031b8 <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d18:	e008      	b.n	8004d2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d1a:	f7fe fa4d 	bl	80031b8 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b64      	cmp	r3, #100	@ 0x64
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e103      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2c:	4b75      	ldr	r3, [pc, #468]	@ (8004f04 <HAL_RCC_OscConfig+0x4c8>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0f0      	beq.n	8004d1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d106      	bne.n	8004d4e <HAL_RCC_OscConfig+0x312>
 8004d40:	4b6f      	ldr	r3, [pc, #444]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	4a6e      	ldr	r2, [pc, #440]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	6213      	str	r3, [r2, #32]
 8004d4c:	e02d      	b.n	8004daa <HAL_RCC_OscConfig+0x36e>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10c      	bne.n	8004d70 <HAL_RCC_OscConfig+0x334>
 8004d56:	4b6a      	ldr	r3, [pc, #424]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	4a69      	ldr	r2, [pc, #420]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d5c:	f023 0301 	bic.w	r3, r3, #1
 8004d60:	6213      	str	r3, [r2, #32]
 8004d62:	4b67      	ldr	r3, [pc, #412]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	4a66      	ldr	r2, [pc, #408]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d68:	f023 0304 	bic.w	r3, r3, #4
 8004d6c:	6213      	str	r3, [r2, #32]
 8004d6e:	e01c      	b.n	8004daa <HAL_RCC_OscConfig+0x36e>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	2b05      	cmp	r3, #5
 8004d76:	d10c      	bne.n	8004d92 <HAL_RCC_OscConfig+0x356>
 8004d78:	4b61      	ldr	r3, [pc, #388]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d7a:	6a1b      	ldr	r3, [r3, #32]
 8004d7c:	4a60      	ldr	r2, [pc, #384]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d7e:	f043 0304 	orr.w	r3, r3, #4
 8004d82:	6213      	str	r3, [r2, #32]
 8004d84:	4b5e      	ldr	r3, [pc, #376]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	4a5d      	ldr	r2, [pc, #372]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d8a:	f043 0301 	orr.w	r3, r3, #1
 8004d8e:	6213      	str	r3, [r2, #32]
 8004d90:	e00b      	b.n	8004daa <HAL_RCC_OscConfig+0x36e>
 8004d92:	4b5b      	ldr	r3, [pc, #364]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	4a5a      	ldr	r2, [pc, #360]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004d98:	f023 0301 	bic.w	r3, r3, #1
 8004d9c:	6213      	str	r3, [r2, #32]
 8004d9e:	4b58      	ldr	r3, [pc, #352]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	4a57      	ldr	r2, [pc, #348]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004da4:	f023 0304 	bic.w	r3, r3, #4
 8004da8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d015      	beq.n	8004dde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004db2:	f7fe fa01 	bl	80031b8 <HAL_GetTick>
 8004db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004db8:	e00a      	b.n	8004dd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dba:	f7fe f9fd 	bl	80031b8 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d901      	bls.n	8004dd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e0b1      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dd0:	4b4b      	ldr	r3, [pc, #300]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d0ee      	beq.n	8004dba <HAL_RCC_OscConfig+0x37e>
 8004ddc:	e014      	b.n	8004e08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dde:	f7fe f9eb 	bl	80031b8 <HAL_GetTick>
 8004de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004de4:	e00a      	b.n	8004dfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004de6:	f7fe f9e7 	bl	80031b8 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d901      	bls.n	8004dfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e09b      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dfc:	4b40      	ldr	r3, [pc, #256]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1ee      	bne.n	8004de6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e08:	7dfb      	ldrb	r3, [r7, #23]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d105      	bne.n	8004e1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e0e:	4b3c      	ldr	r3, [pc, #240]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	4a3b      	ldr	r2, [pc, #236]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 8087 	beq.w	8004f32 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e24:	4b36      	ldr	r3, [pc, #216]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f003 030c 	and.w	r3, r3, #12
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d061      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	69db      	ldr	r3, [r3, #28]
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d146      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e38:	4b33      	ldr	r3, [pc, #204]	@ (8004f08 <HAL_RCC_OscConfig+0x4cc>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3e:	f7fe f9bb 	bl	80031b8 <HAL_GetTick>
 8004e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e44:	e008      	b.n	8004e58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e46:	f7fe f9b7 	bl	80031b8 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d901      	bls.n	8004e58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e06d      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e58:	4b29      	ldr	r3, [pc, #164]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1f0      	bne.n	8004e46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e6c:	d108      	bne.n	8004e80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e6e:	4b24      	ldr	r3, [pc, #144]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	4921      	ldr	r1, [pc, #132]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e80:	4b1f      	ldr	r3, [pc, #124]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a19      	ldr	r1, [r3, #32]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e90:	430b      	orrs	r3, r1
 8004e92:	491b      	ldr	r1, [pc, #108]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e98:	4b1b      	ldr	r3, [pc, #108]	@ (8004f08 <HAL_RCC_OscConfig+0x4cc>)
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9e:	f7fe f98b 	bl	80031b8 <HAL_GetTick>
 8004ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea6:	f7fe f987 	bl	80031b8 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e03d      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004eb8:	4b11      	ldr	r3, [pc, #68]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f0      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x46a>
 8004ec4:	e035      	b.n	8004f32 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ec6:	4b10      	ldr	r3, [pc, #64]	@ (8004f08 <HAL_RCC_OscConfig+0x4cc>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ecc:	f7fe f974 	bl	80031b8 <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ed2:	e008      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ed4:	f7fe f970 	bl	80031b8 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e026      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ee6:	4b06      	ldr	r3, [pc, #24]	@ (8004f00 <HAL_RCC_OscConfig+0x4c4>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1f0      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x498>
 8004ef2:	e01e      	b.n	8004f32 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	69db      	ldr	r3, [r3, #28]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d107      	bne.n	8004f0c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e019      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
 8004f00:	40021000 	.word	0x40021000
 8004f04:	40007000 	.word	0x40007000
 8004f08:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f3c <HAL_RCC_OscConfig+0x500>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d106      	bne.n	8004f2e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d001      	beq.n	8004f32 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e000      	b.n	8004f34 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3718      	adds	r7, #24
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	40021000 	.word	0x40021000

08004f40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d101      	bne.n	8004f54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0d0      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f54:	4b6a      	ldr	r3, [pc, #424]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0307 	and.w	r3, r3, #7
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d910      	bls.n	8004f84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f62:	4b67      	ldr	r3, [pc, #412]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f023 0207 	bic.w	r2, r3, #7
 8004f6a:	4965      	ldr	r1, [pc, #404]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f72:	4b63      	ldr	r3, [pc, #396]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d001      	beq.n	8004f84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e0b8      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d020      	beq.n	8004fd2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0304 	and.w	r3, r3, #4
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f9c:	4b59      	ldr	r3, [pc, #356]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	4a58      	ldr	r2, [pc, #352]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004fa6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0308 	and.w	r3, r3, #8
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fb4:	4b53      	ldr	r3, [pc, #332]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	4a52      	ldr	r2, [pc, #328]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8004fba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004fbe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fc0:	4b50      	ldr	r3, [pc, #320]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	494d      	ldr	r1, [pc, #308]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d040      	beq.n	8005060 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d107      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fe6:	4b47      	ldr	r3, [pc, #284]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d115      	bne.n	800501e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e07f      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d107      	bne.n	800500e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ffe:	4b41      	ldr	r3, [pc, #260]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d109      	bne.n	800501e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e073      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800500e:	4b3d      	ldr	r3, [pc, #244]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e06b      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800501e:	4b39      	ldr	r3, [pc, #228]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f023 0203 	bic.w	r2, r3, #3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	4936      	ldr	r1, [pc, #216]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 800502c:	4313      	orrs	r3, r2
 800502e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005030:	f7fe f8c2 	bl	80031b8 <HAL_GetTick>
 8005034:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005036:	e00a      	b.n	800504e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005038:	f7fe f8be 	bl	80031b8 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005046:	4293      	cmp	r3, r2
 8005048:	d901      	bls.n	800504e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e053      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800504e:	4b2d      	ldr	r3, [pc, #180]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f003 020c 	and.w	r2, r3, #12
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	429a      	cmp	r2, r3
 800505e:	d1eb      	bne.n	8005038 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005060:	4b27      	ldr	r3, [pc, #156]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0307 	and.w	r3, r3, #7
 8005068:	683a      	ldr	r2, [r7, #0]
 800506a:	429a      	cmp	r2, r3
 800506c:	d210      	bcs.n	8005090 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800506e:	4b24      	ldr	r3, [pc, #144]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f023 0207 	bic.w	r2, r3, #7
 8005076:	4922      	ldr	r1, [pc, #136]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	4313      	orrs	r3, r2
 800507c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800507e:	4b20      	ldr	r3, [pc, #128]	@ (8005100 <HAL_RCC_ClockConfig+0x1c0>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0307 	and.w	r3, r3, #7
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	429a      	cmp	r2, r3
 800508a:	d001      	beq.n	8005090 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e032      	b.n	80050f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	2b00      	cmp	r3, #0
 800509a:	d008      	beq.n	80050ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800509c:	4b19      	ldr	r3, [pc, #100]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	4916      	ldr	r1, [pc, #88]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0308 	and.w	r3, r3, #8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d009      	beq.n	80050ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050ba:	4b12      	ldr	r3, [pc, #72]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	00db      	lsls	r3, r3, #3
 80050c8:	490e      	ldr	r1, [pc, #56]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050ce:	f000 f821 	bl	8005114 <HAL_RCC_GetSysClockFreq>
 80050d2:	4602      	mov	r2, r0
 80050d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005104 <HAL_RCC_ClockConfig+0x1c4>)
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	091b      	lsrs	r3, r3, #4
 80050da:	f003 030f 	and.w	r3, r3, #15
 80050de:	490a      	ldr	r1, [pc, #40]	@ (8005108 <HAL_RCC_ClockConfig+0x1c8>)
 80050e0:	5ccb      	ldrb	r3, [r1, r3]
 80050e2:	fa22 f303 	lsr.w	r3, r2, r3
 80050e6:	4a09      	ldr	r2, [pc, #36]	@ (800510c <HAL_RCC_ClockConfig+0x1cc>)
 80050e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80050ea:	4b09      	ldr	r3, [pc, #36]	@ (8005110 <HAL_RCC_ClockConfig+0x1d0>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7fe f820 	bl	8003134 <HAL_InitTick>

  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	40022000 	.word	0x40022000
 8005104:	40021000 	.word	0x40021000
 8005108:	080067a8 	.word	0x080067a8
 800510c:	20000000 	.word	0x20000000
 8005110:	20000004 	.word	0x20000004

08005114 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800511a:	2300      	movs	r3, #0
 800511c:	60fb      	str	r3, [r7, #12]
 800511e:	2300      	movs	r3, #0
 8005120:	60bb      	str	r3, [r7, #8]
 8005122:	2300      	movs	r3, #0
 8005124:	617b      	str	r3, [r7, #20]
 8005126:	2300      	movs	r3, #0
 8005128:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800512e:	4b1e      	ldr	r3, [pc, #120]	@ (80051a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f003 030c 	and.w	r3, r3, #12
 800513a:	2b04      	cmp	r3, #4
 800513c:	d002      	beq.n	8005144 <HAL_RCC_GetSysClockFreq+0x30>
 800513e:	2b08      	cmp	r3, #8
 8005140:	d003      	beq.n	800514a <HAL_RCC_GetSysClockFreq+0x36>
 8005142:	e027      	b.n	8005194 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005144:	4b19      	ldr	r3, [pc, #100]	@ (80051ac <HAL_RCC_GetSysClockFreq+0x98>)
 8005146:	613b      	str	r3, [r7, #16]
      break;
 8005148:	e027      	b.n	800519a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	0c9b      	lsrs	r3, r3, #18
 800514e:	f003 030f 	and.w	r3, r3, #15
 8005152:	4a17      	ldr	r2, [pc, #92]	@ (80051b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005154:	5cd3      	ldrb	r3, [r2, r3]
 8005156:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d010      	beq.n	8005184 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005162:	4b11      	ldr	r3, [pc, #68]	@ (80051a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	0c5b      	lsrs	r3, r3, #17
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	4a11      	ldr	r2, [pc, #68]	@ (80051b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800516e:	5cd3      	ldrb	r3, [r2, r3]
 8005170:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a0d      	ldr	r2, [pc, #52]	@ (80051ac <HAL_RCC_GetSysClockFreq+0x98>)
 8005176:	fb03 f202 	mul.w	r2, r3, r2
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	e004      	b.n	800518e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a0c      	ldr	r2, [pc, #48]	@ (80051b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005188:	fb02 f303 	mul.w	r3, r2, r3
 800518c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	613b      	str	r3, [r7, #16]
      break;
 8005192:	e002      	b.n	800519a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005194:	4b05      	ldr	r3, [pc, #20]	@ (80051ac <HAL_RCC_GetSysClockFreq+0x98>)
 8005196:	613b      	str	r3, [r7, #16]
      break;
 8005198:	bf00      	nop
    }
  }
  return sysclockfreq;
 800519a:	693b      	ldr	r3, [r7, #16]
}
 800519c:	4618      	mov	r0, r3
 800519e:	371c      	adds	r7, #28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bc80      	pop	{r7}
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	40021000 	.word	0x40021000
 80051ac:	007a1200 	.word	0x007a1200
 80051b0:	08007ca0 	.word	0x08007ca0
 80051b4:	08007cb0 	.word	0x08007cb0
 80051b8:	003d0900 	.word	0x003d0900

080051bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051c0:	4b02      	ldr	r3, [pc, #8]	@ (80051cc <HAL_RCC_GetHCLKFreq+0x10>)
 80051c2:	681b      	ldr	r3, [r3, #0]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr
 80051cc:	20000000 	.word	0x20000000

080051d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051d4:	f7ff fff2 	bl	80051bc <HAL_RCC_GetHCLKFreq>
 80051d8:	4602      	mov	r2, r0
 80051da:	4b05      	ldr	r3, [pc, #20]	@ (80051f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	0a1b      	lsrs	r3, r3, #8
 80051e0:	f003 0307 	and.w	r3, r3, #7
 80051e4:	4903      	ldr	r1, [pc, #12]	@ (80051f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051e6:	5ccb      	ldrb	r3, [r1, r3]
 80051e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	40021000 	.word	0x40021000
 80051f4:	080067b8 	.word	0x080067b8

080051f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005200:	4b0a      	ldr	r3, [pc, #40]	@ (800522c <RCC_Delay+0x34>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a0a      	ldr	r2, [pc, #40]	@ (8005230 <RCC_Delay+0x38>)
 8005206:	fba2 2303 	umull	r2, r3, r2, r3
 800520a:	0a5b      	lsrs	r3, r3, #9
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	fb02 f303 	mul.w	r3, r2, r3
 8005212:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005214:	bf00      	nop
  }
  while (Delay --);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	1e5a      	subs	r2, r3, #1
 800521a:	60fa      	str	r2, [r7, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1f9      	bne.n	8005214 <RCC_Delay+0x1c>
}
 8005220:	bf00      	nop
 8005222:	bf00      	nop
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	bc80      	pop	{r7}
 800522a:	4770      	bx	lr
 800522c:	20000000 	.word	0x20000000
 8005230:	10624dd3 	.word	0x10624dd3

08005234 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b086      	sub	sp, #24
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e093      	b.n	8005370 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b00      	cmp	r3, #0
 8005252:	d106      	bne.n	8005262 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7fd fc85 	bl	8002b6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2202      	movs	r2, #2
 8005266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6812      	ldr	r2, [r2, #0]
 8005274:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005278:	f023 0307 	bic.w	r3, r3, #7
 800527c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3304      	adds	r3, #4
 8005286:	4619      	mov	r1, r3
 8005288:	4610      	mov	r0, r2
 800528a:	f000 f903 	bl	8005494 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052b6:	f023 0303 	bic.w	r3, r3, #3
 80052ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	021b      	lsls	r3, r3, #8
 80052c6:	4313      	orrs	r3, r2
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80052d4:	f023 030c 	bic.w	r3, r3, #12
 80052d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	021b      	lsls	r3, r3, #8
 80052f0:	4313      	orrs	r3, r2
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	011a      	lsls	r2, r3, #4
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	031b      	lsls	r3, r3, #12
 8005304:	4313      	orrs	r3, r2
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	4313      	orrs	r3, r2
 800530a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005312:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685a      	ldr	r2, [r3, #4]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	011b      	lsls	r3, r3, #4
 800531e:	4313      	orrs	r3, r2
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3718      	adds	r7, #24
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005388:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005390:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005398:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80053a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d110      	bne.n	80053ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d102      	bne.n	80053b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80053ae:	7b7b      	ldrb	r3, [r7, #13]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d001      	beq.n	80053b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e069      	b.n	800548c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2202      	movs	r2, #2
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053c8:	e031      	b.n	800542e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2b04      	cmp	r3, #4
 80053ce:	d110      	bne.n	80053f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053d0:	7bbb      	ldrb	r3, [r7, #14]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d102      	bne.n	80053dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80053d6:	7b3b      	ldrb	r3, [r7, #12]
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d001      	beq.n	80053e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e055      	b.n	800548c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2202      	movs	r2, #2
 80053e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2202      	movs	r2, #2
 80053ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053f0:	e01d      	b.n	800542e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053f2:	7bfb      	ldrb	r3, [r7, #15]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d108      	bne.n	800540a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053f8:	7bbb      	ldrb	r3, [r7, #14]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d105      	bne.n	800540a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053fe:	7b7b      	ldrb	r3, [r7, #13]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d102      	bne.n	800540a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005404:	7b3b      	ldrb	r3, [r7, #12]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d001      	beq.n	800540e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e03e      	b.n	800548c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2202      	movs	r2, #2
 8005412:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2202      	movs	r2, #2
 800541a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2202      	movs	r2, #2
 8005422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2202      	movs	r2, #2
 800542a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d003      	beq.n	800543c <HAL_TIM_Encoder_Start+0xc4>
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	2b04      	cmp	r3, #4
 8005438:	d008      	beq.n	800544c <HAL_TIM_Encoder_Start+0xd4>
 800543a:	e00f      	b.n	800545c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2201      	movs	r2, #1
 8005442:	2100      	movs	r1, #0
 8005444:	4618      	mov	r0, r3
 8005446:	f000 f893 	bl	8005570 <TIM_CCxChannelCmd>
      break;
 800544a:	e016      	b.n	800547a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2201      	movs	r2, #1
 8005452:	2104      	movs	r1, #4
 8005454:	4618      	mov	r0, r3
 8005456:	f000 f88b 	bl	8005570 <TIM_CCxChannelCmd>
      break;
 800545a:	e00e      	b.n	800547a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2201      	movs	r2, #1
 8005462:	2100      	movs	r1, #0
 8005464:	4618      	mov	r0, r3
 8005466:	f000 f883 	bl	8005570 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2201      	movs	r2, #1
 8005470:	2104      	movs	r1, #4
 8005472:	4618      	mov	r0, r3
 8005474:	f000 f87c 	bl	8005570 <TIM_CCxChannelCmd>
      break;
 8005478:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f042 0201 	orr.w	r2, r2, #1
 8005488:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005564 <TIM_Base_SetConfig+0xd0>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d00b      	beq.n	80054c4 <TIM_Base_SetConfig+0x30>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b2:	d007      	beq.n	80054c4 <TIM_Base_SetConfig+0x30>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a2c      	ldr	r2, [pc, #176]	@ (8005568 <TIM_Base_SetConfig+0xd4>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d003      	beq.n	80054c4 <TIM_Base_SetConfig+0x30>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a2b      	ldr	r2, [pc, #172]	@ (800556c <TIM_Base_SetConfig+0xd8>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d108      	bne.n	80054d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a22      	ldr	r2, [pc, #136]	@ (8005564 <TIM_Base_SetConfig+0xd0>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d00b      	beq.n	80054f6 <TIM_Base_SetConfig+0x62>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054e4:	d007      	beq.n	80054f6 <TIM_Base_SetConfig+0x62>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a1f      	ldr	r2, [pc, #124]	@ (8005568 <TIM_Base_SetConfig+0xd4>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d003      	beq.n	80054f6 <TIM_Base_SetConfig+0x62>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a1e      	ldr	r2, [pc, #120]	@ (800556c <TIM_Base_SetConfig+0xd8>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d108      	bne.n	8005508 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4313      	orrs	r3, r2
 8005506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	4313      	orrs	r3, r2
 8005514:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	689a      	ldr	r2, [r3, #8]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a0d      	ldr	r2, [pc, #52]	@ (8005564 <TIM_Base_SetConfig+0xd0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d103      	bne.n	800553c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	691a      	ldr	r2, [r3, #16]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	2b00      	cmp	r3, #0
 800554c:	d005      	beq.n	800555a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	f023 0201 	bic.w	r2, r3, #1
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	611a      	str	r2, [r3, #16]
  }
}
 800555a:	bf00      	nop
 800555c:	3714      	adds	r7, #20
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr
 8005564:	40012c00 	.word	0x40012c00
 8005568:	40000400 	.word	0x40000400
 800556c:	40000800 	.word	0x40000800

08005570 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	f003 031f 	and.w	r3, r3, #31
 8005582:	2201      	movs	r2, #1
 8005584:	fa02 f303 	lsl.w	r3, r2, r3
 8005588:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6a1a      	ldr	r2, [r3, #32]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	43db      	mvns	r3, r3
 8005592:	401a      	ands	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a1a      	ldr	r2, [r3, #32]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	f003 031f 	and.w	r3, r3, #31
 80055a2:	6879      	ldr	r1, [r7, #4]
 80055a4:	fa01 f303 	lsl.w	r3, r1, r3
 80055a8:	431a      	orrs	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	621a      	str	r2, [r3, #32]
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr

080055b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e046      	b.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2202      	movs	r2, #2
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a16      	ldr	r2, [pc, #88]	@ (8005668 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d00e      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800561c:	d009      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a12      	ldr	r2, [pc, #72]	@ (800566c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d004      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a10      	ldr	r2, [pc, #64]	@ (8005670 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d10c      	bne.n	800564c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005638:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	4313      	orrs	r3, r2
 8005642:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3714      	adds	r7, #20
 8005662:	46bd      	mov	sp, r7
 8005664:	bc80      	pop	{r7}
 8005666:	4770      	bx	lr
 8005668:	40012c00 	.word	0x40012c00
 800566c:	40000400 	.word	0x40000400
 8005670:	40000800 	.word	0x40000800

08005674 <memset>:
 8005674:	4603      	mov	r3, r0
 8005676:	4402      	add	r2, r0
 8005678:	4293      	cmp	r3, r2
 800567a:	d100      	bne.n	800567e <memset+0xa>
 800567c:	4770      	bx	lr
 800567e:	f803 1b01 	strb.w	r1, [r3], #1
 8005682:	e7f9      	b.n	8005678 <memset+0x4>

08005684 <__errno>:
 8005684:	4b01      	ldr	r3, [pc, #4]	@ (800568c <__errno+0x8>)
 8005686:	6818      	ldr	r0, [r3, #0]
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	2000000c 	.word	0x2000000c

08005690 <__libc_init_array>:
 8005690:	b570      	push	{r4, r5, r6, lr}
 8005692:	2600      	movs	r6, #0
 8005694:	4d0c      	ldr	r5, [pc, #48]	@ (80056c8 <__libc_init_array+0x38>)
 8005696:	4c0d      	ldr	r4, [pc, #52]	@ (80056cc <__libc_init_array+0x3c>)
 8005698:	1b64      	subs	r4, r4, r5
 800569a:	10a4      	asrs	r4, r4, #2
 800569c:	42a6      	cmp	r6, r4
 800569e:	d109      	bne.n	80056b4 <__libc_init_array+0x24>
 80056a0:	f001 f86a 	bl	8006778 <_init>
 80056a4:	2600      	movs	r6, #0
 80056a6:	4d0a      	ldr	r5, [pc, #40]	@ (80056d0 <__libc_init_array+0x40>)
 80056a8:	4c0a      	ldr	r4, [pc, #40]	@ (80056d4 <__libc_init_array+0x44>)
 80056aa:	1b64      	subs	r4, r4, r5
 80056ac:	10a4      	asrs	r4, r4, #2
 80056ae:	42a6      	cmp	r6, r4
 80056b0:	d105      	bne.n	80056be <__libc_init_array+0x2e>
 80056b2:	bd70      	pop	{r4, r5, r6, pc}
 80056b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80056b8:	4798      	blx	r3
 80056ba:	3601      	adds	r6, #1
 80056bc:	e7ee      	b.n	800569c <__libc_init_array+0xc>
 80056be:	f855 3b04 	ldr.w	r3, [r5], #4
 80056c2:	4798      	blx	r3
 80056c4:	3601      	adds	r6, #1
 80056c6:	e7f2      	b.n	80056ae <__libc_init_array+0x1e>
 80056c8:	08007cf8 	.word	0x08007cf8
 80056cc:	08007cf8 	.word	0x08007cf8
 80056d0:	08007cf8 	.word	0x08007cf8
 80056d4:	08007cfc 	.word	0x08007cfc

080056d8 <pow>:
 80056d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056dc:	4614      	mov	r4, r2
 80056de:	461d      	mov	r5, r3
 80056e0:	4680      	mov	r8, r0
 80056e2:	4689      	mov	r9, r1
 80056e4:	f000 f9ac 	bl	8005a40 <__ieee754_pow>
 80056e8:	4622      	mov	r2, r4
 80056ea:	4606      	mov	r6, r0
 80056ec:	460f      	mov	r7, r1
 80056ee:	462b      	mov	r3, r5
 80056f0:	4620      	mov	r0, r4
 80056f2:	4629      	mov	r1, r5
 80056f4:	f7fb f982 	bl	80009fc <__aeabi_dcmpun>
 80056f8:	bbc8      	cbnz	r0, 800576e <pow+0x96>
 80056fa:	2200      	movs	r2, #0
 80056fc:	2300      	movs	r3, #0
 80056fe:	4640      	mov	r0, r8
 8005700:	4649      	mov	r1, r9
 8005702:	f7fb f949 	bl	8000998 <__aeabi_dcmpeq>
 8005706:	b1b8      	cbz	r0, 8005738 <pow+0x60>
 8005708:	2200      	movs	r2, #0
 800570a:	2300      	movs	r3, #0
 800570c:	4620      	mov	r0, r4
 800570e:	4629      	mov	r1, r5
 8005710:	f7fb f942 	bl	8000998 <__aeabi_dcmpeq>
 8005714:	2800      	cmp	r0, #0
 8005716:	d141      	bne.n	800579c <pow+0xc4>
 8005718:	4620      	mov	r0, r4
 800571a:	4629      	mov	r1, r5
 800571c:	f000 f844 	bl	80057a8 <finite>
 8005720:	b328      	cbz	r0, 800576e <pow+0x96>
 8005722:	2200      	movs	r2, #0
 8005724:	2300      	movs	r3, #0
 8005726:	4620      	mov	r0, r4
 8005728:	4629      	mov	r1, r5
 800572a:	f7fb f93f 	bl	80009ac <__aeabi_dcmplt>
 800572e:	b1f0      	cbz	r0, 800576e <pow+0x96>
 8005730:	f7ff ffa8 	bl	8005684 <__errno>
 8005734:	2322      	movs	r3, #34	@ 0x22
 8005736:	e019      	b.n	800576c <pow+0x94>
 8005738:	4630      	mov	r0, r6
 800573a:	4639      	mov	r1, r7
 800573c:	f000 f834 	bl	80057a8 <finite>
 8005740:	b9c8      	cbnz	r0, 8005776 <pow+0x9e>
 8005742:	4640      	mov	r0, r8
 8005744:	4649      	mov	r1, r9
 8005746:	f000 f82f 	bl	80057a8 <finite>
 800574a:	b1a0      	cbz	r0, 8005776 <pow+0x9e>
 800574c:	4620      	mov	r0, r4
 800574e:	4629      	mov	r1, r5
 8005750:	f000 f82a 	bl	80057a8 <finite>
 8005754:	b178      	cbz	r0, 8005776 <pow+0x9e>
 8005756:	4632      	mov	r2, r6
 8005758:	463b      	mov	r3, r7
 800575a:	4630      	mov	r0, r6
 800575c:	4639      	mov	r1, r7
 800575e:	f7fb f94d 	bl	80009fc <__aeabi_dcmpun>
 8005762:	2800      	cmp	r0, #0
 8005764:	d0e4      	beq.n	8005730 <pow+0x58>
 8005766:	f7ff ff8d 	bl	8005684 <__errno>
 800576a:	2321      	movs	r3, #33	@ 0x21
 800576c:	6003      	str	r3, [r0, #0]
 800576e:	4630      	mov	r0, r6
 8005770:	4639      	mov	r1, r7
 8005772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005776:	2200      	movs	r2, #0
 8005778:	2300      	movs	r3, #0
 800577a:	4630      	mov	r0, r6
 800577c:	4639      	mov	r1, r7
 800577e:	f7fb f90b 	bl	8000998 <__aeabi_dcmpeq>
 8005782:	2800      	cmp	r0, #0
 8005784:	d0f3      	beq.n	800576e <pow+0x96>
 8005786:	4640      	mov	r0, r8
 8005788:	4649      	mov	r1, r9
 800578a:	f000 f80d 	bl	80057a8 <finite>
 800578e:	2800      	cmp	r0, #0
 8005790:	d0ed      	beq.n	800576e <pow+0x96>
 8005792:	4620      	mov	r0, r4
 8005794:	4629      	mov	r1, r5
 8005796:	f000 f807 	bl	80057a8 <finite>
 800579a:	e7c8      	b.n	800572e <pow+0x56>
 800579c:	2600      	movs	r6, #0
 800579e:	4f01      	ldr	r7, [pc, #4]	@ (80057a4 <pow+0xcc>)
 80057a0:	e7e5      	b.n	800576e <pow+0x96>
 80057a2:	bf00      	nop
 80057a4:	3ff00000 	.word	0x3ff00000

080057a8 <finite>:
 80057a8:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 80057ac:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80057b0:	0fc0      	lsrs	r0, r0, #31
 80057b2:	4770      	bx	lr
 80057b4:	0000      	movs	r0, r0
	...

080057b8 <ceil>:
 80057b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057bc:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80057c0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80057c4:	2e13      	cmp	r6, #19
 80057c6:	4602      	mov	r2, r0
 80057c8:	460b      	mov	r3, r1
 80057ca:	460c      	mov	r4, r1
 80057cc:	4605      	mov	r5, r0
 80057ce:	4680      	mov	r8, r0
 80057d0:	dc2f      	bgt.n	8005832 <ceil+0x7a>
 80057d2:	2e00      	cmp	r6, #0
 80057d4:	da11      	bge.n	80057fa <ceil+0x42>
 80057d6:	a332      	add	r3, pc, #200	@ (adr r3, 80058a0 <ceil+0xe8>)
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f7fa fcbe 	bl	800015c <__adddf3>
 80057e0:	2200      	movs	r2, #0
 80057e2:	2300      	movs	r3, #0
 80057e4:	f7fb f900 	bl	80009e8 <__aeabi_dcmpgt>
 80057e8:	b120      	cbz	r0, 80057f4 <ceil+0x3c>
 80057ea:	2c00      	cmp	r4, #0
 80057ec:	db51      	blt.n	8005892 <ceil+0xda>
 80057ee:	4325      	orrs	r5, r4
 80057f0:	d153      	bne.n	800589a <ceil+0xe2>
 80057f2:	462c      	mov	r4, r5
 80057f4:	4623      	mov	r3, r4
 80057f6:	462a      	mov	r2, r5
 80057f8:	e024      	b.n	8005844 <ceil+0x8c>
 80057fa:	4f2b      	ldr	r7, [pc, #172]	@ (80058a8 <ceil+0xf0>)
 80057fc:	4137      	asrs	r7, r6
 80057fe:	ea01 0c07 	and.w	ip, r1, r7
 8005802:	ea5c 0c00 	orrs.w	ip, ip, r0
 8005806:	d01d      	beq.n	8005844 <ceil+0x8c>
 8005808:	a325      	add	r3, pc, #148	@ (adr r3, 80058a0 <ceil+0xe8>)
 800580a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580e:	f7fa fca5 	bl	800015c <__adddf3>
 8005812:	2200      	movs	r2, #0
 8005814:	2300      	movs	r3, #0
 8005816:	f7fb f8e7 	bl	80009e8 <__aeabi_dcmpgt>
 800581a:	2800      	cmp	r0, #0
 800581c:	d0ea      	beq.n	80057f4 <ceil+0x3c>
 800581e:	2c00      	cmp	r4, #0
 8005820:	bfc2      	ittt	gt
 8005822:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8005826:	4133      	asrgt	r3, r6
 8005828:	18e4      	addgt	r4, r4, r3
 800582a:	2500      	movs	r5, #0
 800582c:	ea24 0407 	bic.w	r4, r4, r7
 8005830:	e7e0      	b.n	80057f4 <ceil+0x3c>
 8005832:	2e33      	cmp	r6, #51	@ 0x33
 8005834:	dd0a      	ble.n	800584c <ceil+0x94>
 8005836:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800583a:	d103      	bne.n	8005844 <ceil+0x8c>
 800583c:	f7fa fc8e 	bl	800015c <__adddf3>
 8005840:	4602      	mov	r2, r0
 8005842:	460b      	mov	r3, r1
 8005844:	4610      	mov	r0, r2
 8005846:	4619      	mov	r1, r3
 8005848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800584c:	f04f 3cff 	mov.w	ip, #4294967295
 8005850:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8005854:	fa2c f707 	lsr.w	r7, ip, r7
 8005858:	4238      	tst	r0, r7
 800585a:	d0f3      	beq.n	8005844 <ceil+0x8c>
 800585c:	a310      	add	r3, pc, #64	@ (adr r3, 80058a0 <ceil+0xe8>)
 800585e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005862:	f7fa fc7b 	bl	800015c <__adddf3>
 8005866:	2200      	movs	r2, #0
 8005868:	2300      	movs	r3, #0
 800586a:	f7fb f8bd 	bl	80009e8 <__aeabi_dcmpgt>
 800586e:	2800      	cmp	r0, #0
 8005870:	d0c0      	beq.n	80057f4 <ceil+0x3c>
 8005872:	2c00      	cmp	r4, #0
 8005874:	dd0a      	ble.n	800588c <ceil+0xd4>
 8005876:	2e14      	cmp	r6, #20
 8005878:	d101      	bne.n	800587e <ceil+0xc6>
 800587a:	3401      	adds	r4, #1
 800587c:	e006      	b.n	800588c <ceil+0xd4>
 800587e:	2301      	movs	r3, #1
 8005880:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8005884:	40b3      	lsls	r3, r6
 8005886:	441d      	add	r5, r3
 8005888:	45a8      	cmp	r8, r5
 800588a:	d8f6      	bhi.n	800587a <ceil+0xc2>
 800588c:	ea25 0507 	bic.w	r5, r5, r7
 8005890:	e7b0      	b.n	80057f4 <ceil+0x3c>
 8005892:	2500      	movs	r5, #0
 8005894:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8005898:	e7ac      	b.n	80057f4 <ceil+0x3c>
 800589a:	2500      	movs	r5, #0
 800589c:	4c03      	ldr	r4, [pc, #12]	@ (80058ac <ceil+0xf4>)
 800589e:	e7a9      	b.n	80057f4 <ceil+0x3c>
 80058a0:	8800759c 	.word	0x8800759c
 80058a4:	7e37e43c 	.word	0x7e37e43c
 80058a8:	000fffff 	.word	0x000fffff
 80058ac:	3ff00000 	.word	0x3ff00000

080058b0 <floor>:
 80058b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058b4:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80058b8:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80058bc:	2e13      	cmp	r6, #19
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	460c      	mov	r4, r1
 80058c4:	4605      	mov	r5, r0
 80058c6:	4680      	mov	r8, r0
 80058c8:	dc35      	bgt.n	8005936 <floor+0x86>
 80058ca:	2e00      	cmp	r6, #0
 80058cc:	da17      	bge.n	80058fe <floor+0x4e>
 80058ce:	a334      	add	r3, pc, #208	@ (adr r3, 80059a0 <floor+0xf0>)
 80058d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d4:	f7fa fc42 	bl	800015c <__adddf3>
 80058d8:	2200      	movs	r2, #0
 80058da:	2300      	movs	r3, #0
 80058dc:	f7fb f884 	bl	80009e8 <__aeabi_dcmpgt>
 80058e0:	b150      	cbz	r0, 80058f8 <floor+0x48>
 80058e2:	2c00      	cmp	r4, #0
 80058e4:	da57      	bge.n	8005996 <floor+0xe6>
 80058e6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80058ea:	432c      	orrs	r4, r5
 80058ec:	2500      	movs	r5, #0
 80058ee:	42ac      	cmp	r4, r5
 80058f0:	4c2d      	ldr	r4, [pc, #180]	@ (80059a8 <floor+0xf8>)
 80058f2:	bf08      	it	eq
 80058f4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80058f8:	4623      	mov	r3, r4
 80058fa:	462a      	mov	r2, r5
 80058fc:	e024      	b.n	8005948 <floor+0x98>
 80058fe:	4f2b      	ldr	r7, [pc, #172]	@ (80059ac <floor+0xfc>)
 8005900:	4137      	asrs	r7, r6
 8005902:	ea01 0c07 	and.w	ip, r1, r7
 8005906:	ea5c 0c00 	orrs.w	ip, ip, r0
 800590a:	d01d      	beq.n	8005948 <floor+0x98>
 800590c:	a324      	add	r3, pc, #144	@ (adr r3, 80059a0 <floor+0xf0>)
 800590e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005912:	f7fa fc23 	bl	800015c <__adddf3>
 8005916:	2200      	movs	r2, #0
 8005918:	2300      	movs	r3, #0
 800591a:	f7fb f865 	bl	80009e8 <__aeabi_dcmpgt>
 800591e:	2800      	cmp	r0, #0
 8005920:	d0ea      	beq.n	80058f8 <floor+0x48>
 8005922:	2c00      	cmp	r4, #0
 8005924:	bfbe      	ittt	lt
 8005926:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800592a:	4133      	asrlt	r3, r6
 800592c:	18e4      	addlt	r4, r4, r3
 800592e:	2500      	movs	r5, #0
 8005930:	ea24 0407 	bic.w	r4, r4, r7
 8005934:	e7e0      	b.n	80058f8 <floor+0x48>
 8005936:	2e33      	cmp	r6, #51	@ 0x33
 8005938:	dd0a      	ble.n	8005950 <floor+0xa0>
 800593a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800593e:	d103      	bne.n	8005948 <floor+0x98>
 8005940:	f7fa fc0c 	bl	800015c <__adddf3>
 8005944:	4602      	mov	r2, r0
 8005946:	460b      	mov	r3, r1
 8005948:	4610      	mov	r0, r2
 800594a:	4619      	mov	r1, r3
 800594c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005950:	f04f 3cff 	mov.w	ip, #4294967295
 8005954:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8005958:	fa2c f707 	lsr.w	r7, ip, r7
 800595c:	4207      	tst	r7, r0
 800595e:	d0f3      	beq.n	8005948 <floor+0x98>
 8005960:	a30f      	add	r3, pc, #60	@ (adr r3, 80059a0 <floor+0xf0>)
 8005962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005966:	f7fa fbf9 	bl	800015c <__adddf3>
 800596a:	2200      	movs	r2, #0
 800596c:	2300      	movs	r3, #0
 800596e:	f7fb f83b 	bl	80009e8 <__aeabi_dcmpgt>
 8005972:	2800      	cmp	r0, #0
 8005974:	d0c0      	beq.n	80058f8 <floor+0x48>
 8005976:	2c00      	cmp	r4, #0
 8005978:	da0a      	bge.n	8005990 <floor+0xe0>
 800597a:	2e14      	cmp	r6, #20
 800597c:	d101      	bne.n	8005982 <floor+0xd2>
 800597e:	3401      	adds	r4, #1
 8005980:	e006      	b.n	8005990 <floor+0xe0>
 8005982:	2301      	movs	r3, #1
 8005984:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8005988:	40b3      	lsls	r3, r6
 800598a:	441d      	add	r5, r3
 800598c:	4545      	cmp	r5, r8
 800598e:	d3f6      	bcc.n	800597e <floor+0xce>
 8005990:	ea25 0507 	bic.w	r5, r5, r7
 8005994:	e7b0      	b.n	80058f8 <floor+0x48>
 8005996:	2500      	movs	r5, #0
 8005998:	462c      	mov	r4, r5
 800599a:	e7ad      	b.n	80058f8 <floor+0x48>
 800599c:	f3af 8000 	nop.w
 80059a0:	8800759c 	.word	0x8800759c
 80059a4:	7e37e43c 	.word	0x7e37e43c
 80059a8:	bff00000 	.word	0xbff00000
 80059ac:	000fffff 	.word	0x000fffff

080059b0 <round>:
 80059b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b2:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80059b6:	f2a7 32ff 	subw	r2, r7, #1023	@ 0x3ff
 80059ba:	2a13      	cmp	r2, #19
 80059bc:	4604      	mov	r4, r0
 80059be:	460d      	mov	r5, r1
 80059c0:	460b      	mov	r3, r1
 80059c2:	dc1a      	bgt.n	80059fa <round+0x4a>
 80059c4:	2a00      	cmp	r2, #0
 80059c6:	da0b      	bge.n	80059e0 <round+0x30>
 80059c8:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 80059cc:	3201      	adds	r2, #1
 80059ce:	bf04      	itt	eq
 80059d0:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 80059d4:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 80059d8:	2200      	movs	r2, #0
 80059da:	461d      	mov	r5, r3
 80059dc:	4614      	mov	r4, r2
 80059de:	e016      	b.n	8005a0e <round+0x5e>
 80059e0:	4815      	ldr	r0, [pc, #84]	@ (8005a38 <round+0x88>)
 80059e2:	4110      	asrs	r0, r2
 80059e4:	4001      	ands	r1, r0
 80059e6:	4321      	orrs	r1, r4
 80059e8:	d011      	beq.n	8005a0e <round+0x5e>
 80059ea:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80059ee:	fa41 f202 	asr.w	r2, r1, r2
 80059f2:	4413      	add	r3, r2
 80059f4:	ea23 0300 	bic.w	r3, r3, r0
 80059f8:	e7ee      	b.n	80059d8 <round+0x28>
 80059fa:	2a33      	cmp	r2, #51	@ 0x33
 80059fc:	dd0a      	ble.n	8005a14 <round+0x64>
 80059fe:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005a02:	d104      	bne.n	8005a0e <round+0x5e>
 8005a04:	4602      	mov	r2, r0
 8005a06:	f7fa fba9 	bl	800015c <__adddf3>
 8005a0a:	4604      	mov	r4, r0
 8005a0c:	460d      	mov	r5, r1
 8005a0e:	4620      	mov	r0, r4
 8005a10:	4629      	mov	r1, r5
 8005a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a14:	f04f 30ff 	mov.w	r0, #4294967295
 8005a18:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8005a1c:	40f8      	lsrs	r0, r7
 8005a1e:	4220      	tst	r0, r4
 8005a20:	d0f5      	beq.n	8005a0e <round+0x5e>
 8005a22:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8005a26:	2201      	movs	r2, #1
 8005a28:	408a      	lsls	r2, r1
 8005a2a:	1912      	adds	r2, r2, r4
 8005a2c:	bf28      	it	cs
 8005a2e:	3301      	addcs	r3, #1
 8005a30:	ea22 0200 	bic.w	r2, r2, r0
 8005a34:	e7d1      	b.n	80059da <round+0x2a>
 8005a36:	bf00      	nop
 8005a38:	000fffff 	.word	0x000fffff
 8005a3c:	00000000 	.word	0x00000000

08005a40 <__ieee754_pow>:
 8005a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a44:	b091      	sub	sp, #68	@ 0x44
 8005a46:	e9cd 2300 	strd	r2, r3, [sp]
 8005a4a:	468b      	mov	fp, r1
 8005a4c:	e9dd 1800 	ldrd	r1, r8, [sp]
 8005a50:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8005a54:	4682      	mov	sl, r0
 8005a56:	ea57 0001 	orrs.w	r0, r7, r1
 8005a5a:	d112      	bne.n	8005a82 <__ieee754_pow+0x42>
 8005a5c:	4653      	mov	r3, sl
 8005a5e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8005a62:	18db      	adds	r3, r3, r3
 8005a64:	4152      	adcs	r2, r2
 8005a66:	4298      	cmp	r0, r3
 8005a68:	4b93      	ldr	r3, [pc, #588]	@ (8005cb8 <__ieee754_pow+0x278>)
 8005a6a:	4193      	sbcs	r3, r2
 8005a6c:	f080 84cd 	bcs.w	800640a <__ieee754_pow+0x9ca>
 8005a70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a74:	4650      	mov	r0, sl
 8005a76:	4659      	mov	r1, fp
 8005a78:	f7fa fb70 	bl	800015c <__adddf3>
 8005a7c:	b011      	add	sp, #68	@ 0x44
 8005a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a82:	4b8e      	ldr	r3, [pc, #568]	@ (8005cbc <__ieee754_pow+0x27c>)
 8005a84:	f02b 4500 	bic.w	r5, fp, #2147483648	@ 0x80000000
 8005a88:	429d      	cmp	r5, r3
 8005a8a:	465e      	mov	r6, fp
 8005a8c:	46d1      	mov	r9, sl
 8005a8e:	d80b      	bhi.n	8005aa8 <__ieee754_pow+0x68>
 8005a90:	d105      	bne.n	8005a9e <__ieee754_pow+0x5e>
 8005a92:	f1ba 0f00 	cmp.w	sl, #0
 8005a96:	d1eb      	bne.n	8005a70 <__ieee754_pow+0x30>
 8005a98:	42af      	cmp	r7, r5
 8005a9a:	d8e9      	bhi.n	8005a70 <__ieee754_pow+0x30>
 8005a9c:	e001      	b.n	8005aa2 <__ieee754_pow+0x62>
 8005a9e:	429f      	cmp	r7, r3
 8005aa0:	d802      	bhi.n	8005aa8 <__ieee754_pow+0x68>
 8005aa2:	429f      	cmp	r7, r3
 8005aa4:	d10f      	bne.n	8005ac6 <__ieee754_pow+0x86>
 8005aa6:	b171      	cbz	r1, 8005ac6 <__ieee754_pow+0x86>
 8005aa8:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8005aac:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8005ab0:	ea56 0609 	orrs.w	r6, r6, r9
 8005ab4:	d1dc      	bne.n	8005a70 <__ieee754_pow+0x30>
 8005ab6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005aba:	18db      	adds	r3, r3, r3
 8005abc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8005ac0:	4152      	adcs	r2, r2
 8005ac2:	429e      	cmp	r6, r3
 8005ac4:	e7d0      	b.n	8005a68 <__ieee754_pow+0x28>
 8005ac6:	2e00      	cmp	r6, #0
 8005ac8:	462b      	mov	r3, r5
 8005aca:	da42      	bge.n	8005b52 <__ieee754_pow+0x112>
 8005acc:	4a7c      	ldr	r2, [pc, #496]	@ (8005cc0 <__ieee754_pow+0x280>)
 8005ace:	4297      	cmp	r7, r2
 8005ad0:	d856      	bhi.n	8005b80 <__ieee754_pow+0x140>
 8005ad2:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8005ad6:	4297      	cmp	r7, r2
 8005ad8:	f240 84a6 	bls.w	8006428 <__ieee754_pow+0x9e8>
 8005adc:	153a      	asrs	r2, r7, #20
 8005ade:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8005ae2:	2a14      	cmp	r2, #20
 8005ae4:	dd18      	ble.n	8005b18 <__ieee754_pow+0xd8>
 8005ae6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8005aea:	fa21 f402 	lsr.w	r4, r1, r2
 8005aee:	fa04 f202 	lsl.w	r2, r4, r2
 8005af2:	428a      	cmp	r2, r1
 8005af4:	f040 8498 	bne.w	8006428 <__ieee754_pow+0x9e8>
 8005af8:	f004 0401 	and.w	r4, r4, #1
 8005afc:	f1c4 0402 	rsb	r4, r4, #2
 8005b00:	2900      	cmp	r1, #0
 8005b02:	d159      	bne.n	8005bb8 <__ieee754_pow+0x178>
 8005b04:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8005b08:	d149      	bne.n	8005b9e <__ieee754_pow+0x15e>
 8005b0a:	4652      	mov	r2, sl
 8005b0c:	465b      	mov	r3, fp
 8005b0e:	4650      	mov	r0, sl
 8005b10:	4659      	mov	r1, fp
 8005b12:	f7fa fcd9 	bl	80004c8 <__aeabi_dmul>
 8005b16:	e7b1      	b.n	8005a7c <__ieee754_pow+0x3c>
 8005b18:	2900      	cmp	r1, #0
 8005b1a:	d14c      	bne.n	8005bb6 <__ieee754_pow+0x176>
 8005b1c:	f1c2 0214 	rsb	r2, r2, #20
 8005b20:	fa47 f402 	asr.w	r4, r7, r2
 8005b24:	fa04 f202 	lsl.w	r2, r4, r2
 8005b28:	42ba      	cmp	r2, r7
 8005b2a:	f040 847a 	bne.w	8006422 <__ieee754_pow+0x9e2>
 8005b2e:	f004 0401 	and.w	r4, r4, #1
 8005b32:	f1c4 0402 	rsb	r4, r4, #2
 8005b36:	4a63      	ldr	r2, [pc, #396]	@ (8005cc4 <__ieee754_pow+0x284>)
 8005b38:	4297      	cmp	r7, r2
 8005b3a:	d1e3      	bne.n	8005b04 <__ieee754_pow+0xc4>
 8005b3c:	f1b8 0f00 	cmp.w	r8, #0
 8005b40:	f280 846b 	bge.w	800641a <__ieee754_pow+0x9da>
 8005b44:	4652      	mov	r2, sl
 8005b46:	465b      	mov	r3, fp
 8005b48:	2000      	movs	r0, #0
 8005b4a:	495e      	ldr	r1, [pc, #376]	@ (8005cc4 <__ieee754_pow+0x284>)
 8005b4c:	f7fa fde6 	bl	800071c <__aeabi_ddiv>
 8005b50:	e794      	b.n	8005a7c <__ieee754_pow+0x3c>
 8005b52:	2400      	movs	r4, #0
 8005b54:	bb81      	cbnz	r1, 8005bb8 <__ieee754_pow+0x178>
 8005b56:	4a59      	ldr	r2, [pc, #356]	@ (8005cbc <__ieee754_pow+0x27c>)
 8005b58:	4297      	cmp	r7, r2
 8005b5a:	d1ec      	bne.n	8005b36 <__ieee754_pow+0xf6>
 8005b5c:	f105 4340 	add.w	r3, r5, #3221225472	@ 0xc0000000
 8005b60:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8005b64:	ea53 0309 	orrs.w	r3, r3, r9
 8005b68:	f000 844f 	beq.w	800640a <__ieee754_pow+0x9ca>
 8005b6c:	4b56      	ldr	r3, [pc, #344]	@ (8005cc8 <__ieee754_pow+0x288>)
 8005b6e:	429d      	cmp	r5, r3
 8005b70:	d908      	bls.n	8005b84 <__ieee754_pow+0x144>
 8005b72:	f1b8 0f00 	cmp.w	r8, #0
 8005b76:	f280 844c 	bge.w	8006412 <__ieee754_pow+0x9d2>
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	e77d      	b.n	8005a7c <__ieee754_pow+0x3c>
 8005b80:	2402      	movs	r4, #2
 8005b82:	e7e7      	b.n	8005b54 <__ieee754_pow+0x114>
 8005b84:	f1b8 0f00 	cmp.w	r8, #0
 8005b88:	f04f 0000 	mov.w	r0, #0
 8005b8c:	f04f 0100 	mov.w	r1, #0
 8005b90:	f6bf af74 	bge.w	8005a7c <__ieee754_pow+0x3c>
 8005b94:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005b98:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8005b9c:	e76e      	b.n	8005a7c <__ieee754_pow+0x3c>
 8005b9e:	4a4b      	ldr	r2, [pc, #300]	@ (8005ccc <__ieee754_pow+0x28c>)
 8005ba0:	4590      	cmp	r8, r2
 8005ba2:	d109      	bne.n	8005bb8 <__ieee754_pow+0x178>
 8005ba4:	2e00      	cmp	r6, #0
 8005ba6:	db07      	blt.n	8005bb8 <__ieee754_pow+0x178>
 8005ba8:	4650      	mov	r0, sl
 8005baa:	4659      	mov	r1, fp
 8005bac:	b011      	add	sp, #68	@ 0x44
 8005bae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bb2:	f000 bd0f 	b.w	80065d4 <__ieee754_sqrt>
 8005bb6:	2400      	movs	r4, #0
 8005bb8:	4650      	mov	r0, sl
 8005bba:	4659      	mov	r1, fp
 8005bbc:	9302      	str	r3, [sp, #8]
 8005bbe:	f000 fc69 	bl	8006494 <fabs>
 8005bc2:	9b02      	ldr	r3, [sp, #8]
 8005bc4:	f1b9 0f00 	cmp.w	r9, #0
 8005bc8:	d127      	bne.n	8005c1a <__ieee754_pow+0x1da>
 8005bca:	4a3e      	ldr	r2, [pc, #248]	@ (8005cc4 <__ieee754_pow+0x284>)
 8005bcc:	f026 4c40 	bic.w	ip, r6, #3221225472	@ 0xc0000000
 8005bd0:	4594      	cmp	ip, r2
 8005bd2:	d000      	beq.n	8005bd6 <__ieee754_pow+0x196>
 8005bd4:	bb0d      	cbnz	r5, 8005c1a <__ieee754_pow+0x1da>
 8005bd6:	f1b8 0f00 	cmp.w	r8, #0
 8005bda:	da05      	bge.n	8005be8 <__ieee754_pow+0x1a8>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	460b      	mov	r3, r1
 8005be0:	2000      	movs	r0, #0
 8005be2:	4938      	ldr	r1, [pc, #224]	@ (8005cc4 <__ieee754_pow+0x284>)
 8005be4:	f7fa fd9a 	bl	800071c <__aeabi_ddiv>
 8005be8:	2e00      	cmp	r6, #0
 8005bea:	f6bf af47 	bge.w	8005a7c <__ieee754_pow+0x3c>
 8005bee:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8005bf2:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8005bf6:	4325      	orrs	r5, r4
 8005bf8:	d108      	bne.n	8005c0c <__ieee754_pow+0x1cc>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4610      	mov	r0, r2
 8005c00:	4619      	mov	r1, r3
 8005c02:	f7fa faa9 	bl	8000158 <__aeabi_dsub>
 8005c06:	4602      	mov	r2, r0
 8005c08:	460b      	mov	r3, r1
 8005c0a:	e79f      	b.n	8005b4c <__ieee754_pow+0x10c>
 8005c0c:	2c01      	cmp	r4, #1
 8005c0e:	f47f af35 	bne.w	8005a7c <__ieee754_pow+0x3c>
 8005c12:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005c16:	4619      	mov	r1, r3
 8005c18:	e730      	b.n	8005a7c <__ieee754_pow+0x3c>
 8005c1a:	0ff2      	lsrs	r2, r6, #31
 8005c1c:	3a01      	subs	r2, #1
 8005c1e:	ea52 0c04 	orrs.w	ip, r2, r4
 8005c22:	d102      	bne.n	8005c2a <__ieee754_pow+0x1ea>
 8005c24:	4652      	mov	r2, sl
 8005c26:	465b      	mov	r3, fp
 8005c28:	e7e9      	b.n	8005bfe <__ieee754_pow+0x1be>
 8005c2a:	f04f 0900 	mov.w	r9, #0
 8005c2e:	3c01      	subs	r4, #1
 8005c30:	4314      	orrs	r4, r2
 8005c32:	bf14      	ite	ne
 8005c34:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 8005cc4 <__ieee754_pow+0x284>
 8005c38:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8005cd0 <__ieee754_pow+0x290>
 8005c3c:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 8005c40:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 8005c44:	f240 8104 	bls.w	8005e50 <__ieee754_pow+0x410>
 8005c48:	4b22      	ldr	r3, [pc, #136]	@ (8005cd4 <__ieee754_pow+0x294>)
 8005c4a:	429f      	cmp	r7, r3
 8005c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8005cc8 <__ieee754_pow+0x288>)
 8005c4e:	d913      	bls.n	8005c78 <__ieee754_pow+0x238>
 8005c50:	429d      	cmp	r5, r3
 8005c52:	d808      	bhi.n	8005c66 <__ieee754_pow+0x226>
 8005c54:	f1b8 0f00 	cmp.w	r8, #0
 8005c58:	da08      	bge.n	8005c6c <__ieee754_pow+0x22c>
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	b011      	add	sp, #68	@ 0x44
 8005c5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c62:	f000 bcb1 	b.w	80065c8 <__math_oflow>
 8005c66:	f1b8 0f00 	cmp.w	r8, #0
 8005c6a:	dcf6      	bgt.n	8005c5a <__ieee754_pow+0x21a>
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	b011      	add	sp, #68	@ 0x44
 8005c70:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c74:	f000 bca3 	b.w	80065be <__math_uflow>
 8005c78:	429d      	cmp	r5, r3
 8005c7a:	d20c      	bcs.n	8005c96 <__ieee754_pow+0x256>
 8005c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c80:	2200      	movs	r2, #0
 8005c82:	2300      	movs	r3, #0
 8005c84:	f7fa fe92 	bl	80009ac <__aeabi_dcmplt>
 8005c88:	3800      	subs	r0, #0
 8005c8a:	bf18      	it	ne
 8005c8c:	2001      	movne	r0, #1
 8005c8e:	f1b8 0f00 	cmp.w	r8, #0
 8005c92:	daec      	bge.n	8005c6e <__ieee754_pow+0x22e>
 8005c94:	e7e2      	b.n	8005c5c <__ieee754_pow+0x21c>
 8005c96:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc4 <__ieee754_pow+0x284>)
 8005c98:	2200      	movs	r2, #0
 8005c9a:	429d      	cmp	r5, r3
 8005c9c:	d91c      	bls.n	8005cd8 <__ieee754_pow+0x298>
 8005c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	f7fa fe82 	bl	80009ac <__aeabi_dcmplt>
 8005ca8:	3800      	subs	r0, #0
 8005caa:	bf18      	it	ne
 8005cac:	2001      	movne	r0, #1
 8005cae:	f1b8 0f00 	cmp.w	r8, #0
 8005cb2:	dcd3      	bgt.n	8005c5c <__ieee754_pow+0x21c>
 8005cb4:	e7db      	b.n	8005c6e <__ieee754_pow+0x22e>
 8005cb6:	bf00      	nop
 8005cb8:	fff00000 	.word	0xfff00000
 8005cbc:	7ff00000 	.word	0x7ff00000
 8005cc0:	433fffff 	.word	0x433fffff
 8005cc4:	3ff00000 	.word	0x3ff00000
 8005cc8:	3fefffff 	.word	0x3fefffff
 8005ccc:	3fe00000 	.word	0x3fe00000
 8005cd0:	bff00000 	.word	0xbff00000
 8005cd4:	43f00000 	.word	0x43f00000
 8005cd8:	4b59      	ldr	r3, [pc, #356]	@ (8005e40 <__ieee754_pow+0x400>)
 8005cda:	f7fa fa3d 	bl	8000158 <__aeabi_dsub>
 8005cde:	a350      	add	r3, pc, #320	@ (adr r3, 8005e20 <__ieee754_pow+0x3e0>)
 8005ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	460d      	mov	r5, r1
 8005ce8:	f7fa fbee 	bl	80004c8 <__aeabi_dmul>
 8005cec:	a34e      	add	r3, pc, #312	@ (adr r3, 8005e28 <__ieee754_pow+0x3e8>)
 8005cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	460f      	mov	r7, r1
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	f7fa fbe5 	bl	80004c8 <__aeabi_dmul>
 8005cfe:	2200      	movs	r2, #0
 8005d00:	4682      	mov	sl, r0
 8005d02:	468b      	mov	fp, r1
 8005d04:	4620      	mov	r0, r4
 8005d06:	4629      	mov	r1, r5
 8005d08:	4b4e      	ldr	r3, [pc, #312]	@ (8005e44 <__ieee754_pow+0x404>)
 8005d0a:	f7fa fbdd 	bl	80004c8 <__aeabi_dmul>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	460b      	mov	r3, r1
 8005d12:	a147      	add	r1, pc, #284	@ (adr r1, 8005e30 <__ieee754_pow+0x3f0>)
 8005d14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d18:	f7fa fa1e 	bl	8000158 <__aeabi_dsub>
 8005d1c:	4622      	mov	r2, r4
 8005d1e:	462b      	mov	r3, r5
 8005d20:	f7fa fbd2 	bl	80004c8 <__aeabi_dmul>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	2000      	movs	r0, #0
 8005d2a:	4947      	ldr	r1, [pc, #284]	@ (8005e48 <__ieee754_pow+0x408>)
 8005d2c:	f7fa fa14 	bl	8000158 <__aeabi_dsub>
 8005d30:	4622      	mov	r2, r4
 8005d32:	4680      	mov	r8, r0
 8005d34:	4689      	mov	r9, r1
 8005d36:	462b      	mov	r3, r5
 8005d38:	4620      	mov	r0, r4
 8005d3a:	4629      	mov	r1, r5
 8005d3c:	f7fa fbc4 	bl	80004c8 <__aeabi_dmul>
 8005d40:	4602      	mov	r2, r0
 8005d42:	460b      	mov	r3, r1
 8005d44:	4640      	mov	r0, r8
 8005d46:	4649      	mov	r1, r9
 8005d48:	f7fa fbbe 	bl	80004c8 <__aeabi_dmul>
 8005d4c:	a33a      	add	r3, pc, #232	@ (adr r3, 8005e38 <__ieee754_pow+0x3f8>)
 8005d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d52:	f7fa fbb9 	bl	80004c8 <__aeabi_dmul>
 8005d56:	4602      	mov	r2, r0
 8005d58:	460b      	mov	r3, r1
 8005d5a:	4650      	mov	r0, sl
 8005d5c:	4659      	mov	r1, fp
 8005d5e:	f7fa f9fb 	bl	8000158 <__aeabi_dsub>
 8005d62:	2400      	movs	r4, #0
 8005d64:	4602      	mov	r2, r0
 8005d66:	460b      	mov	r3, r1
 8005d68:	4680      	mov	r8, r0
 8005d6a:	4689      	mov	r9, r1
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	4639      	mov	r1, r7
 8005d70:	f7fa f9f4 	bl	800015c <__adddf3>
 8005d74:	4632      	mov	r2, r6
 8005d76:	463b      	mov	r3, r7
 8005d78:	4620      	mov	r0, r4
 8005d7a:	460d      	mov	r5, r1
 8005d7c:	f7fa f9ec 	bl	8000158 <__aeabi_dsub>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4640      	mov	r0, r8
 8005d86:	4649      	mov	r1, r9
 8005d88:	f7fa f9e6 	bl	8000158 <__aeabi_dsub>
 8005d8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d94:	2300      	movs	r3, #0
 8005d96:	9304      	str	r3, [sp, #16]
 8005d98:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005d9c:	4606      	mov	r6, r0
 8005d9e:	460f      	mov	r7, r1
 8005da0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005da4:	465b      	mov	r3, fp
 8005da6:	4652      	mov	r2, sl
 8005da8:	f7fa f9d6 	bl	8000158 <__aeabi_dsub>
 8005dac:	4622      	mov	r2, r4
 8005dae:	462b      	mov	r3, r5
 8005db0:	f7fa fb8a 	bl	80004c8 <__aeabi_dmul>
 8005db4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005db8:	4680      	mov	r8, r0
 8005dba:	4689      	mov	r9, r1
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	4639      	mov	r1, r7
 8005dc0:	f7fa fb82 	bl	80004c8 <__aeabi_dmul>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	4640      	mov	r0, r8
 8005dca:	4649      	mov	r1, r9
 8005dcc:	f7fa f9c6 	bl	800015c <__adddf3>
 8005dd0:	465b      	mov	r3, fp
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	460f      	mov	r7, r1
 8005dd6:	4652      	mov	r2, sl
 8005dd8:	4620      	mov	r0, r4
 8005dda:	4629      	mov	r1, r5
 8005ddc:	f7fa fb74 	bl	80004c8 <__aeabi_dmul>
 8005de0:	460b      	mov	r3, r1
 8005de2:	4602      	mov	r2, r0
 8005de4:	4680      	mov	r8, r0
 8005de6:	4689      	mov	r9, r1
 8005de8:	4630      	mov	r0, r6
 8005dea:	4639      	mov	r1, r7
 8005dec:	f7fa f9b6 	bl	800015c <__adddf3>
 8005df0:	4b16      	ldr	r3, [pc, #88]	@ (8005e4c <__ieee754_pow+0x40c>)
 8005df2:	4604      	mov	r4, r0
 8005df4:	4299      	cmp	r1, r3
 8005df6:	460d      	mov	r5, r1
 8005df8:	468b      	mov	fp, r1
 8005dfa:	f340 81fd 	ble.w	80061f8 <__ieee754_pow+0x7b8>
 8005dfe:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8005e02:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8005e06:	4303      	orrs	r3, r0
 8005e08:	f000 81dc 	beq.w	80061c4 <__ieee754_pow+0x784>
 8005e0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e10:	2200      	movs	r2, #0
 8005e12:	2300      	movs	r3, #0
 8005e14:	f7fa fdca 	bl	80009ac <__aeabi_dcmplt>
 8005e18:	3800      	subs	r0, #0
 8005e1a:	bf18      	it	ne
 8005e1c:	2001      	movne	r0, #1
 8005e1e:	e71d      	b.n	8005c5c <__ieee754_pow+0x21c>
 8005e20:	60000000 	.word	0x60000000
 8005e24:	3ff71547 	.word	0x3ff71547
 8005e28:	f85ddf44 	.word	0xf85ddf44
 8005e2c:	3e54ae0b 	.word	0x3e54ae0b
 8005e30:	55555555 	.word	0x55555555
 8005e34:	3fd55555 	.word	0x3fd55555
 8005e38:	652b82fe 	.word	0x652b82fe
 8005e3c:	3ff71547 	.word	0x3ff71547
 8005e40:	3ff00000 	.word	0x3ff00000
 8005e44:	3fd00000 	.word	0x3fd00000
 8005e48:	3fe00000 	.word	0x3fe00000
 8005e4c:	408fffff 	.word	0x408fffff
 8005e50:	4ad3      	ldr	r2, [pc, #844]	@ (80061a0 <__ieee754_pow+0x760>)
 8005e52:	4032      	ands	r2, r6
 8005e54:	2a00      	cmp	r2, #0
 8005e56:	f040 817a 	bne.w	800614e <__ieee754_pow+0x70e>
 8005e5a:	4bd2      	ldr	r3, [pc, #840]	@ (80061a4 <__ieee754_pow+0x764>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f7fa fb33 	bl	80004c8 <__aeabi_dmul>
 8005e62:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8005e66:	460b      	mov	r3, r1
 8005e68:	151a      	asrs	r2, r3, #20
 8005e6a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8005e6e:	4422      	add	r2, r4
 8005e70:	920a      	str	r2, [sp, #40]	@ 0x28
 8005e72:	4acd      	ldr	r2, [pc, #820]	@ (80061a8 <__ieee754_pow+0x768>)
 8005e74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e78:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8005e82:	dd08      	ble.n	8005e96 <__ieee754_pow+0x456>
 8005e84:	4ac9      	ldr	r2, [pc, #804]	@ (80061ac <__ieee754_pow+0x76c>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	f340 8163 	ble.w	8006152 <__ieee754_pow+0x712>
 8005e8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e8e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8005e92:	3301      	adds	r3, #1
 8005e94:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e96:	2600      	movs	r6, #0
 8005e98:	00f3      	lsls	r3, r6, #3
 8005e9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e9c:	4bc4      	ldr	r3, [pc, #784]	@ (80061b0 <__ieee754_pow+0x770>)
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ea4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8005eae:	4623      	mov	r3, r4
 8005eb0:	4682      	mov	sl, r0
 8005eb2:	f7fa f951 	bl	8000158 <__aeabi_dsub>
 8005eb6:	4652      	mov	r2, sl
 8005eb8:	462b      	mov	r3, r5
 8005eba:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8005ebe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005ec2:	f7fa f94b 	bl	800015c <__adddf3>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	2000      	movs	r0, #0
 8005ecc:	49b9      	ldr	r1, [pc, #740]	@ (80061b4 <__ieee754_pow+0x774>)
 8005ece:	f7fa fc25 	bl	800071c <__aeabi_ddiv>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005eda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ede:	f7fa faf3 	bl	80004c8 <__aeabi_dmul>
 8005ee2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ee6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8005eea:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005eee:	2300      	movs	r3, #0
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	46ab      	mov	fp, r5
 8005ef4:	106d      	asrs	r5, r5, #1
 8005ef6:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8005efa:	9304      	str	r3, [sp, #16]
 8005efc:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8005f00:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005f04:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8005f08:	4640      	mov	r0, r8
 8005f0a:	4649      	mov	r1, r9
 8005f0c:	4614      	mov	r4, r2
 8005f0e:	461d      	mov	r5, r3
 8005f10:	f7fa fada 	bl	80004c8 <__aeabi_dmul>
 8005f14:	4602      	mov	r2, r0
 8005f16:	460b      	mov	r3, r1
 8005f18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f1c:	f7fa f91c 	bl	8000158 <__aeabi_dsub>
 8005f20:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005f24:	4606      	mov	r6, r0
 8005f26:	460f      	mov	r7, r1
 8005f28:	4620      	mov	r0, r4
 8005f2a:	4629      	mov	r1, r5
 8005f2c:	f7fa f914 	bl	8000158 <__aeabi_dsub>
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	4650      	mov	r0, sl
 8005f36:	4659      	mov	r1, fp
 8005f38:	f7fa f90e 	bl	8000158 <__aeabi_dsub>
 8005f3c:	4642      	mov	r2, r8
 8005f3e:	464b      	mov	r3, r9
 8005f40:	f7fa fac2 	bl	80004c8 <__aeabi_dmul>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4630      	mov	r0, r6
 8005f4a:	4639      	mov	r1, r7
 8005f4c:	f7fa f904 	bl	8000158 <__aeabi_dsub>
 8005f50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005f54:	f7fa fab8 	bl	80004c8 <__aeabi_dmul>
 8005f58:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f5c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005f60:	4610      	mov	r0, r2
 8005f62:	4619      	mov	r1, r3
 8005f64:	f7fa fab0 	bl	80004c8 <__aeabi_dmul>
 8005f68:	a37b      	add	r3, pc, #492	@ (adr r3, 8006158 <__ieee754_pow+0x718>)
 8005f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6e:	4604      	mov	r4, r0
 8005f70:	460d      	mov	r5, r1
 8005f72:	f7fa faa9 	bl	80004c8 <__aeabi_dmul>
 8005f76:	a37a      	add	r3, pc, #488	@ (adr r3, 8006160 <__ieee754_pow+0x720>)
 8005f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7c:	f7fa f8ee 	bl	800015c <__adddf3>
 8005f80:	4622      	mov	r2, r4
 8005f82:	462b      	mov	r3, r5
 8005f84:	f7fa faa0 	bl	80004c8 <__aeabi_dmul>
 8005f88:	a377      	add	r3, pc, #476	@ (adr r3, 8006168 <__ieee754_pow+0x728>)
 8005f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8e:	f7fa f8e5 	bl	800015c <__adddf3>
 8005f92:	4622      	mov	r2, r4
 8005f94:	462b      	mov	r3, r5
 8005f96:	f7fa fa97 	bl	80004c8 <__aeabi_dmul>
 8005f9a:	a375      	add	r3, pc, #468	@ (adr r3, 8006170 <__ieee754_pow+0x730>)
 8005f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa0:	f7fa f8dc 	bl	800015c <__adddf3>
 8005fa4:	4622      	mov	r2, r4
 8005fa6:	462b      	mov	r3, r5
 8005fa8:	f7fa fa8e 	bl	80004c8 <__aeabi_dmul>
 8005fac:	a372      	add	r3, pc, #456	@ (adr r3, 8006178 <__ieee754_pow+0x738>)
 8005fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb2:	f7fa f8d3 	bl	800015c <__adddf3>
 8005fb6:	4622      	mov	r2, r4
 8005fb8:	462b      	mov	r3, r5
 8005fba:	f7fa fa85 	bl	80004c8 <__aeabi_dmul>
 8005fbe:	a370      	add	r3, pc, #448	@ (adr r3, 8006180 <__ieee754_pow+0x740>)
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	f7fa f8ca 	bl	800015c <__adddf3>
 8005fc8:	4622      	mov	r2, r4
 8005fca:	4606      	mov	r6, r0
 8005fcc:	460f      	mov	r7, r1
 8005fce:	462b      	mov	r3, r5
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	f7fa fa78 	bl	80004c8 <__aeabi_dmul>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4630      	mov	r0, r6
 8005fde:	4639      	mov	r1, r7
 8005fe0:	f7fa fa72 	bl	80004c8 <__aeabi_dmul>
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	460d      	mov	r5, r1
 8005fe8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fec:	4642      	mov	r2, r8
 8005fee:	464b      	mov	r3, r9
 8005ff0:	f7fa f8b4 	bl	800015c <__adddf3>
 8005ff4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ff8:	f7fa fa66 	bl	80004c8 <__aeabi_dmul>
 8005ffc:	4622      	mov	r2, r4
 8005ffe:	462b      	mov	r3, r5
 8006000:	f7fa f8ac 	bl	800015c <__adddf3>
 8006004:	4642      	mov	r2, r8
 8006006:	4682      	mov	sl, r0
 8006008:	468b      	mov	fp, r1
 800600a:	464b      	mov	r3, r9
 800600c:	4640      	mov	r0, r8
 800600e:	4649      	mov	r1, r9
 8006010:	f7fa fa5a 	bl	80004c8 <__aeabi_dmul>
 8006014:	2200      	movs	r2, #0
 8006016:	4b68      	ldr	r3, [pc, #416]	@ (80061b8 <__ieee754_pow+0x778>)
 8006018:	4606      	mov	r6, r0
 800601a:	460f      	mov	r7, r1
 800601c:	f7fa f89e 	bl	800015c <__adddf3>
 8006020:	4652      	mov	r2, sl
 8006022:	465b      	mov	r3, fp
 8006024:	f7fa f89a 	bl	800015c <__adddf3>
 8006028:	2400      	movs	r4, #0
 800602a:	460d      	mov	r5, r1
 800602c:	4622      	mov	r2, r4
 800602e:	460b      	mov	r3, r1
 8006030:	4640      	mov	r0, r8
 8006032:	4649      	mov	r1, r9
 8006034:	f7fa fa48 	bl	80004c8 <__aeabi_dmul>
 8006038:	2200      	movs	r2, #0
 800603a:	4680      	mov	r8, r0
 800603c:	4689      	mov	r9, r1
 800603e:	4620      	mov	r0, r4
 8006040:	4629      	mov	r1, r5
 8006042:	4b5d      	ldr	r3, [pc, #372]	@ (80061b8 <__ieee754_pow+0x778>)
 8006044:	f7fa f888 	bl	8000158 <__aeabi_dsub>
 8006048:	4632      	mov	r2, r6
 800604a:	463b      	mov	r3, r7
 800604c:	f7fa f884 	bl	8000158 <__aeabi_dsub>
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	4650      	mov	r0, sl
 8006056:	4659      	mov	r1, fp
 8006058:	f7fa f87e 	bl	8000158 <__aeabi_dsub>
 800605c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006060:	f7fa fa32 	bl	80004c8 <__aeabi_dmul>
 8006064:	4622      	mov	r2, r4
 8006066:	4606      	mov	r6, r0
 8006068:	460f      	mov	r7, r1
 800606a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800606e:	462b      	mov	r3, r5
 8006070:	f7fa fa2a 	bl	80004c8 <__aeabi_dmul>
 8006074:	4602      	mov	r2, r0
 8006076:	460b      	mov	r3, r1
 8006078:	4630      	mov	r0, r6
 800607a:	4639      	mov	r1, r7
 800607c:	f7fa f86e 	bl	800015c <__adddf3>
 8006080:	2400      	movs	r4, #0
 8006082:	4606      	mov	r6, r0
 8006084:	460f      	mov	r7, r1
 8006086:	4602      	mov	r2, r0
 8006088:	460b      	mov	r3, r1
 800608a:	4640      	mov	r0, r8
 800608c:	4649      	mov	r1, r9
 800608e:	f7fa f865 	bl	800015c <__adddf3>
 8006092:	a33d      	add	r3, pc, #244	@ (adr r3, 8006188 <__ieee754_pow+0x748>)
 8006094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006098:	4620      	mov	r0, r4
 800609a:	460d      	mov	r5, r1
 800609c:	f7fa fa14 	bl	80004c8 <__aeabi_dmul>
 80060a0:	4642      	mov	r2, r8
 80060a2:	464b      	mov	r3, r9
 80060a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060a8:	4620      	mov	r0, r4
 80060aa:	4629      	mov	r1, r5
 80060ac:	f7fa f854 	bl	8000158 <__aeabi_dsub>
 80060b0:	4602      	mov	r2, r0
 80060b2:	460b      	mov	r3, r1
 80060b4:	4630      	mov	r0, r6
 80060b6:	4639      	mov	r1, r7
 80060b8:	f7fa f84e 	bl	8000158 <__aeabi_dsub>
 80060bc:	a334      	add	r3, pc, #208	@ (adr r3, 8006190 <__ieee754_pow+0x750>)
 80060be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c2:	f7fa fa01 	bl	80004c8 <__aeabi_dmul>
 80060c6:	a334      	add	r3, pc, #208	@ (adr r3, 8006198 <__ieee754_pow+0x758>)
 80060c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060cc:	4606      	mov	r6, r0
 80060ce:	460f      	mov	r7, r1
 80060d0:	4620      	mov	r0, r4
 80060d2:	4629      	mov	r1, r5
 80060d4:	f7fa f9f8 	bl	80004c8 <__aeabi_dmul>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	4630      	mov	r0, r6
 80060de:	4639      	mov	r1, r7
 80060e0:	f7fa f83c 	bl	800015c <__adddf3>
 80060e4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80060e6:	4b35      	ldr	r3, [pc, #212]	@ (80061bc <__ieee754_pow+0x77c>)
 80060e8:	2400      	movs	r4, #0
 80060ea:	4413      	add	r3, r2
 80060ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f0:	f7fa f834 	bl	800015c <__adddf3>
 80060f4:	4682      	mov	sl, r0
 80060f6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80060f8:	468b      	mov	fp, r1
 80060fa:	f7fa f97b 	bl	80003f4 <__aeabi_i2d>
 80060fe:	4606      	mov	r6, r0
 8006100:	460f      	mov	r7, r1
 8006102:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006104:	4b2e      	ldr	r3, [pc, #184]	@ (80061c0 <__ieee754_pow+0x780>)
 8006106:	4413      	add	r3, r2
 8006108:	e9d3 8900 	ldrd	r8, r9, [r3]
 800610c:	4652      	mov	r2, sl
 800610e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006112:	465b      	mov	r3, fp
 8006114:	f7fa f822 	bl	800015c <__adddf3>
 8006118:	4642      	mov	r2, r8
 800611a:	464b      	mov	r3, r9
 800611c:	f7fa f81e 	bl	800015c <__adddf3>
 8006120:	4632      	mov	r2, r6
 8006122:	463b      	mov	r3, r7
 8006124:	f7fa f81a 	bl	800015c <__adddf3>
 8006128:	4632      	mov	r2, r6
 800612a:	463b      	mov	r3, r7
 800612c:	4620      	mov	r0, r4
 800612e:	460d      	mov	r5, r1
 8006130:	f7fa f812 	bl	8000158 <__aeabi_dsub>
 8006134:	4642      	mov	r2, r8
 8006136:	464b      	mov	r3, r9
 8006138:	f7fa f80e 	bl	8000158 <__aeabi_dsub>
 800613c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006140:	f7fa f80a 	bl	8000158 <__aeabi_dsub>
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	4650      	mov	r0, sl
 800614a:	4659      	mov	r1, fp
 800614c:	e61c      	b.n	8005d88 <__ieee754_pow+0x348>
 800614e:	2400      	movs	r4, #0
 8006150:	e68a      	b.n	8005e68 <__ieee754_pow+0x428>
 8006152:	2601      	movs	r6, #1
 8006154:	e6a0      	b.n	8005e98 <__ieee754_pow+0x458>
 8006156:	bf00      	nop
 8006158:	4a454eef 	.word	0x4a454eef
 800615c:	3fca7e28 	.word	0x3fca7e28
 8006160:	93c9db65 	.word	0x93c9db65
 8006164:	3fcd864a 	.word	0x3fcd864a
 8006168:	a91d4101 	.word	0xa91d4101
 800616c:	3fd17460 	.word	0x3fd17460
 8006170:	518f264d 	.word	0x518f264d
 8006174:	3fd55555 	.word	0x3fd55555
 8006178:	db6fabff 	.word	0xdb6fabff
 800617c:	3fdb6db6 	.word	0x3fdb6db6
 8006180:	33333303 	.word	0x33333303
 8006184:	3fe33333 	.word	0x3fe33333
 8006188:	e0000000 	.word	0xe0000000
 800618c:	3feec709 	.word	0x3feec709
 8006190:	dc3a03fd 	.word	0xdc3a03fd
 8006194:	3feec709 	.word	0x3feec709
 8006198:	145b01f5 	.word	0x145b01f5
 800619c:	be3e2fe0 	.word	0xbe3e2fe0
 80061a0:	7ff00000 	.word	0x7ff00000
 80061a4:	43400000 	.word	0x43400000
 80061a8:	0003988e 	.word	0x0003988e
 80061ac:	000bb679 	.word	0x000bb679
 80061b0:	08007cd8 	.word	0x08007cd8
 80061b4:	3ff00000 	.word	0x3ff00000
 80061b8:	40080000 	.word	0x40080000
 80061bc:	08007cb8 	.word	0x08007cb8
 80061c0:	08007cc8 	.word	0x08007cc8
 80061c4:	a39a      	add	r3, pc, #616	@ (adr r3, 8006430 <__ieee754_pow+0x9f0>)
 80061c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ca:	4630      	mov	r0, r6
 80061cc:	4639      	mov	r1, r7
 80061ce:	f7f9 ffc5 	bl	800015c <__adddf3>
 80061d2:	4642      	mov	r2, r8
 80061d4:	e9cd 0100 	strd	r0, r1, [sp]
 80061d8:	464b      	mov	r3, r9
 80061da:	4620      	mov	r0, r4
 80061dc:	4629      	mov	r1, r5
 80061de:	f7f9 ffbb 	bl	8000158 <__aeabi_dsub>
 80061e2:	4602      	mov	r2, r0
 80061e4:	460b      	mov	r3, r1
 80061e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061ea:	f7fa fbfd 	bl	80009e8 <__aeabi_dcmpgt>
 80061ee:	2800      	cmp	r0, #0
 80061f0:	f47f ae0c 	bne.w	8005e0c <__ieee754_pow+0x3cc>
 80061f4:	4ba0      	ldr	r3, [pc, #640]	@ (8006478 <__ieee754_pow+0xa38>)
 80061f6:	e022      	b.n	800623e <__ieee754_pow+0x7fe>
 80061f8:	4ca0      	ldr	r4, [pc, #640]	@ (800647c <__ieee754_pow+0xa3c>)
 80061fa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80061fe:	42a3      	cmp	r3, r4
 8006200:	d919      	bls.n	8006236 <__ieee754_pow+0x7f6>
 8006202:	4b9f      	ldr	r3, [pc, #636]	@ (8006480 <__ieee754_pow+0xa40>)
 8006204:	440b      	add	r3, r1
 8006206:	4303      	orrs	r3, r0
 8006208:	d009      	beq.n	800621e <__ieee754_pow+0x7de>
 800620a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800620e:	2200      	movs	r2, #0
 8006210:	2300      	movs	r3, #0
 8006212:	f7fa fbcb 	bl	80009ac <__aeabi_dcmplt>
 8006216:	3800      	subs	r0, #0
 8006218:	bf18      	it	ne
 800621a:	2001      	movne	r0, #1
 800621c:	e527      	b.n	8005c6e <__ieee754_pow+0x22e>
 800621e:	4642      	mov	r2, r8
 8006220:	464b      	mov	r3, r9
 8006222:	f7f9 ff99 	bl	8000158 <__aeabi_dsub>
 8006226:	4632      	mov	r2, r6
 8006228:	463b      	mov	r3, r7
 800622a:	f7fa fbd3 	bl	80009d4 <__aeabi_dcmpge>
 800622e:	2800      	cmp	r0, #0
 8006230:	d1eb      	bne.n	800620a <__ieee754_pow+0x7ca>
 8006232:	4b94      	ldr	r3, [pc, #592]	@ (8006484 <__ieee754_pow+0xa44>)
 8006234:	e003      	b.n	800623e <__ieee754_pow+0x7fe>
 8006236:	4a94      	ldr	r2, [pc, #592]	@ (8006488 <__ieee754_pow+0xa48>)
 8006238:	4293      	cmp	r3, r2
 800623a:	f240 80e1 	bls.w	8006400 <__ieee754_pow+0x9c0>
 800623e:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8006242:	151b      	asrs	r3, r3, #20
 8006244:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8006248:	fa4a fa03 	asr.w	sl, sl, r3
 800624c:	44da      	add	sl, fp
 800624e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8006252:	488e      	ldr	r0, [pc, #568]	@ (800648c <__ieee754_pow+0xa4c>)
 8006254:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8006258:	4108      	asrs	r0, r1
 800625a:	ea00 030a 	and.w	r3, r0, sl
 800625e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8006262:	f1c1 0114 	rsb	r1, r1, #20
 8006266:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800626a:	4640      	mov	r0, r8
 800626c:	fa4a fa01 	asr.w	sl, sl, r1
 8006270:	f1bb 0f00 	cmp.w	fp, #0
 8006274:	4649      	mov	r1, r9
 8006276:	f04f 0200 	mov.w	r2, #0
 800627a:	bfb8      	it	lt
 800627c:	f1ca 0a00 	rsblt	sl, sl, #0
 8006280:	f7f9 ff6a 	bl	8000158 <__aeabi_dsub>
 8006284:	4680      	mov	r8, r0
 8006286:	4689      	mov	r9, r1
 8006288:	2400      	movs	r4, #0
 800628a:	4632      	mov	r2, r6
 800628c:	463b      	mov	r3, r7
 800628e:	4640      	mov	r0, r8
 8006290:	4649      	mov	r1, r9
 8006292:	f7f9 ff63 	bl	800015c <__adddf3>
 8006296:	a368      	add	r3, pc, #416	@ (adr r3, 8006438 <__ieee754_pow+0x9f8>)
 8006298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800629c:	4620      	mov	r0, r4
 800629e:	460d      	mov	r5, r1
 80062a0:	f7fa f912 	bl	80004c8 <__aeabi_dmul>
 80062a4:	4642      	mov	r2, r8
 80062a6:	464b      	mov	r3, r9
 80062a8:	e9cd 0100 	strd	r0, r1, [sp]
 80062ac:	4620      	mov	r0, r4
 80062ae:	4629      	mov	r1, r5
 80062b0:	f7f9 ff52 	bl	8000158 <__aeabi_dsub>
 80062b4:	4602      	mov	r2, r0
 80062b6:	460b      	mov	r3, r1
 80062b8:	4630      	mov	r0, r6
 80062ba:	4639      	mov	r1, r7
 80062bc:	f7f9 ff4c 	bl	8000158 <__aeabi_dsub>
 80062c0:	a35f      	add	r3, pc, #380	@ (adr r3, 8006440 <__ieee754_pow+0xa00>)
 80062c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c6:	f7fa f8ff 	bl	80004c8 <__aeabi_dmul>
 80062ca:	a35f      	add	r3, pc, #380	@ (adr r3, 8006448 <__ieee754_pow+0xa08>)
 80062cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d0:	4680      	mov	r8, r0
 80062d2:	4689      	mov	r9, r1
 80062d4:	4620      	mov	r0, r4
 80062d6:	4629      	mov	r1, r5
 80062d8:	f7fa f8f6 	bl	80004c8 <__aeabi_dmul>
 80062dc:	4602      	mov	r2, r0
 80062de:	460b      	mov	r3, r1
 80062e0:	4640      	mov	r0, r8
 80062e2:	4649      	mov	r1, r9
 80062e4:	f7f9 ff3a 	bl	800015c <__adddf3>
 80062e8:	4604      	mov	r4, r0
 80062ea:	460d      	mov	r5, r1
 80062ec:	4602      	mov	r2, r0
 80062ee:	460b      	mov	r3, r1
 80062f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062f4:	f7f9 ff32 	bl	800015c <__adddf3>
 80062f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062fc:	4680      	mov	r8, r0
 80062fe:	4689      	mov	r9, r1
 8006300:	f7f9 ff2a 	bl	8000158 <__aeabi_dsub>
 8006304:	4602      	mov	r2, r0
 8006306:	460b      	mov	r3, r1
 8006308:	4620      	mov	r0, r4
 800630a:	4629      	mov	r1, r5
 800630c:	f7f9 ff24 	bl	8000158 <__aeabi_dsub>
 8006310:	4642      	mov	r2, r8
 8006312:	4606      	mov	r6, r0
 8006314:	460f      	mov	r7, r1
 8006316:	464b      	mov	r3, r9
 8006318:	4640      	mov	r0, r8
 800631a:	4649      	mov	r1, r9
 800631c:	f7fa f8d4 	bl	80004c8 <__aeabi_dmul>
 8006320:	a34b      	add	r3, pc, #300	@ (adr r3, 8006450 <__ieee754_pow+0xa10>)
 8006322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006326:	4604      	mov	r4, r0
 8006328:	460d      	mov	r5, r1
 800632a:	f7fa f8cd 	bl	80004c8 <__aeabi_dmul>
 800632e:	a34a      	add	r3, pc, #296	@ (adr r3, 8006458 <__ieee754_pow+0xa18>)
 8006330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006334:	f7f9 ff10 	bl	8000158 <__aeabi_dsub>
 8006338:	4622      	mov	r2, r4
 800633a:	462b      	mov	r3, r5
 800633c:	f7fa f8c4 	bl	80004c8 <__aeabi_dmul>
 8006340:	a347      	add	r3, pc, #284	@ (adr r3, 8006460 <__ieee754_pow+0xa20>)
 8006342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006346:	f7f9 ff09 	bl	800015c <__adddf3>
 800634a:	4622      	mov	r2, r4
 800634c:	462b      	mov	r3, r5
 800634e:	f7fa f8bb 	bl	80004c8 <__aeabi_dmul>
 8006352:	a345      	add	r3, pc, #276	@ (adr r3, 8006468 <__ieee754_pow+0xa28>)
 8006354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006358:	f7f9 fefe 	bl	8000158 <__aeabi_dsub>
 800635c:	4622      	mov	r2, r4
 800635e:	462b      	mov	r3, r5
 8006360:	f7fa f8b2 	bl	80004c8 <__aeabi_dmul>
 8006364:	a342      	add	r3, pc, #264	@ (adr r3, 8006470 <__ieee754_pow+0xa30>)
 8006366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636a:	f7f9 fef7 	bl	800015c <__adddf3>
 800636e:	4622      	mov	r2, r4
 8006370:	462b      	mov	r3, r5
 8006372:	f7fa f8a9 	bl	80004c8 <__aeabi_dmul>
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	4640      	mov	r0, r8
 800637c:	4649      	mov	r1, r9
 800637e:	f7f9 feeb 	bl	8000158 <__aeabi_dsub>
 8006382:	4604      	mov	r4, r0
 8006384:	460d      	mov	r5, r1
 8006386:	4602      	mov	r2, r0
 8006388:	460b      	mov	r3, r1
 800638a:	4640      	mov	r0, r8
 800638c:	4649      	mov	r1, r9
 800638e:	f7fa f89b 	bl	80004c8 <__aeabi_dmul>
 8006392:	2200      	movs	r2, #0
 8006394:	e9cd 0100 	strd	r0, r1, [sp]
 8006398:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800639c:	4620      	mov	r0, r4
 800639e:	4629      	mov	r1, r5
 80063a0:	f7f9 feda 	bl	8000158 <__aeabi_dsub>
 80063a4:	4602      	mov	r2, r0
 80063a6:	460b      	mov	r3, r1
 80063a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063ac:	f7fa f9b6 	bl	800071c <__aeabi_ddiv>
 80063b0:	4632      	mov	r2, r6
 80063b2:	4604      	mov	r4, r0
 80063b4:	460d      	mov	r5, r1
 80063b6:	463b      	mov	r3, r7
 80063b8:	4640      	mov	r0, r8
 80063ba:	4649      	mov	r1, r9
 80063bc:	f7fa f884 	bl	80004c8 <__aeabi_dmul>
 80063c0:	4632      	mov	r2, r6
 80063c2:	463b      	mov	r3, r7
 80063c4:	f7f9 feca 	bl	800015c <__adddf3>
 80063c8:	4602      	mov	r2, r0
 80063ca:	460b      	mov	r3, r1
 80063cc:	4620      	mov	r0, r4
 80063ce:	4629      	mov	r1, r5
 80063d0:	f7f9 fec2 	bl	8000158 <__aeabi_dsub>
 80063d4:	4642      	mov	r2, r8
 80063d6:	464b      	mov	r3, r9
 80063d8:	f7f9 febe 	bl	8000158 <__aeabi_dsub>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	2000      	movs	r0, #0
 80063e2:	492b      	ldr	r1, [pc, #172]	@ (8006490 <__ieee754_pow+0xa50>)
 80063e4:	f7f9 feb8 	bl	8000158 <__aeabi_dsub>
 80063e8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80063ec:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 80063f0:	da09      	bge.n	8006406 <__ieee754_pow+0x9c6>
 80063f2:	4652      	mov	r2, sl
 80063f4:	f000 f854 	bl	80064a0 <scalbn>
 80063f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063fc:	f7ff bb89 	b.w	8005b12 <__ieee754_pow+0xd2>
 8006400:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006404:	e740      	b.n	8006288 <__ieee754_pow+0x848>
 8006406:	4621      	mov	r1, r4
 8006408:	e7f6      	b.n	80063f8 <__ieee754_pow+0x9b8>
 800640a:	2000      	movs	r0, #0
 800640c:	4920      	ldr	r1, [pc, #128]	@ (8006490 <__ieee754_pow+0xa50>)
 800640e:	f7ff bb35 	b.w	8005a7c <__ieee754_pow+0x3c>
 8006412:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006416:	f7ff bb31 	b.w	8005a7c <__ieee754_pow+0x3c>
 800641a:	4650      	mov	r0, sl
 800641c:	4659      	mov	r1, fp
 800641e:	f7ff bb2d 	b.w	8005a7c <__ieee754_pow+0x3c>
 8006422:	460c      	mov	r4, r1
 8006424:	f7ff bb87 	b.w	8005b36 <__ieee754_pow+0xf6>
 8006428:	2400      	movs	r4, #0
 800642a:	f7ff bb69 	b.w	8005b00 <__ieee754_pow+0xc0>
 800642e:	bf00      	nop
 8006430:	652b82fe 	.word	0x652b82fe
 8006434:	3c971547 	.word	0x3c971547
 8006438:	00000000 	.word	0x00000000
 800643c:	3fe62e43 	.word	0x3fe62e43
 8006440:	fefa39ef 	.word	0xfefa39ef
 8006444:	3fe62e42 	.word	0x3fe62e42
 8006448:	0ca86c39 	.word	0x0ca86c39
 800644c:	be205c61 	.word	0xbe205c61
 8006450:	72bea4d0 	.word	0x72bea4d0
 8006454:	3e663769 	.word	0x3e663769
 8006458:	c5d26bf1 	.word	0xc5d26bf1
 800645c:	3ebbbd41 	.word	0x3ebbbd41
 8006460:	af25de2c 	.word	0xaf25de2c
 8006464:	3f11566a 	.word	0x3f11566a
 8006468:	16bebd93 	.word	0x16bebd93
 800646c:	3f66c16c 	.word	0x3f66c16c
 8006470:	5555553e 	.word	0x5555553e
 8006474:	3fc55555 	.word	0x3fc55555
 8006478:	40900000 	.word	0x40900000
 800647c:	4090cbff 	.word	0x4090cbff
 8006480:	3f6f3400 	.word	0x3f6f3400
 8006484:	4090cc00 	.word	0x4090cc00
 8006488:	3fe00000 	.word	0x3fe00000
 800648c:	fff00000 	.word	0xfff00000
 8006490:	3ff00000 	.word	0x3ff00000

08006494 <fabs>:
 8006494:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006498:	4619      	mov	r1, r3
 800649a:	4770      	bx	lr
 800649c:	0000      	movs	r0, r0
	...

080064a0 <scalbn>:
 80064a0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80064a4:	4616      	mov	r6, r2
 80064a6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80064aa:	4683      	mov	fp, r0
 80064ac:	468c      	mov	ip, r1
 80064ae:	460b      	mov	r3, r1
 80064b0:	b982      	cbnz	r2, 80064d4 <scalbn+0x34>
 80064b2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80064b6:	4303      	orrs	r3, r0
 80064b8:	d035      	beq.n	8006526 <scalbn+0x86>
 80064ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006570 <scalbn+0xd0>)
 80064bc:	2200      	movs	r2, #0
 80064be:	f7fa f803 	bl	80004c8 <__aeabi_dmul>
 80064c2:	4b2c      	ldr	r3, [pc, #176]	@ (8006574 <scalbn+0xd4>)
 80064c4:	4683      	mov	fp, r0
 80064c6:	429e      	cmp	r6, r3
 80064c8:	468c      	mov	ip, r1
 80064ca:	da0d      	bge.n	80064e8 <scalbn+0x48>
 80064cc:	a324      	add	r3, pc, #144	@ (adr r3, 8006560 <scalbn+0xc0>)
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	e019      	b.n	8006508 <scalbn+0x68>
 80064d4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 80064d8:	42ba      	cmp	r2, r7
 80064da:	d109      	bne.n	80064f0 <scalbn+0x50>
 80064dc:	4602      	mov	r2, r0
 80064de:	f7f9 fe3d 	bl	800015c <__adddf3>
 80064e2:	4683      	mov	fp, r0
 80064e4:	468c      	mov	ip, r1
 80064e6:	e01e      	b.n	8006526 <scalbn+0x86>
 80064e8:	460b      	mov	r3, r1
 80064ea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80064ee:	3a36      	subs	r2, #54	@ 0x36
 80064f0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80064f4:	428e      	cmp	r6, r1
 80064f6:	dd0a      	ble.n	800650e <scalbn+0x6e>
 80064f8:	a31b      	add	r3, pc, #108	@ (adr r3, 8006568 <scalbn+0xc8>)
 80064fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fe:	4665      	mov	r5, ip
 8006500:	f363 051e 	bfi	r5, r3, #0, #31
 8006504:	4629      	mov	r1, r5
 8006506:	481c      	ldr	r0, [pc, #112]	@ (8006578 <scalbn+0xd8>)
 8006508:	f7f9 ffde 	bl	80004c8 <__aeabi_dmul>
 800650c:	e7e9      	b.n	80064e2 <scalbn+0x42>
 800650e:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006512:	4432      	add	r2, r6
 8006514:	428a      	cmp	r2, r1
 8006516:	dcef      	bgt.n	80064f8 <scalbn+0x58>
 8006518:	2a00      	cmp	r2, #0
 800651a:	dd08      	ble.n	800652e <scalbn+0x8e>
 800651c:	f36f 531e 	bfc	r3, #20, #11
 8006520:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006524:	46ac      	mov	ip, r5
 8006526:	4658      	mov	r0, fp
 8006528:	4661      	mov	r1, ip
 800652a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800652e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006532:	da09      	bge.n	8006548 <scalbn+0xa8>
 8006534:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8006538:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800653c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8006540:	480e      	ldr	r0, [pc, #56]	@ (800657c <scalbn+0xdc>)
 8006542:	f041 011f 	orr.w	r1, r1, #31
 8006546:	e7c1      	b.n	80064cc <scalbn+0x2c>
 8006548:	3236      	adds	r2, #54	@ 0x36
 800654a:	f36f 531e 	bfc	r3, #20, #11
 800654e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006552:	4658      	mov	r0, fp
 8006554:	4629      	mov	r1, r5
 8006556:	2200      	movs	r2, #0
 8006558:	4b09      	ldr	r3, [pc, #36]	@ (8006580 <scalbn+0xe0>)
 800655a:	e7d5      	b.n	8006508 <scalbn+0x68>
 800655c:	f3af 8000 	nop.w
 8006560:	c2f8f359 	.word	0xc2f8f359
 8006564:	01a56e1f 	.word	0x01a56e1f
 8006568:	8800759c 	.word	0x8800759c
 800656c:	7e37e43c 	.word	0x7e37e43c
 8006570:	43500000 	.word	0x43500000
 8006574:	ffff3cb0 	.word	0xffff3cb0
 8006578:	8800759c 	.word	0x8800759c
 800657c:	c2f8f359 	.word	0xc2f8f359
 8006580:	3c900000 	.word	0x3c900000

08006584 <with_errno>:
 8006584:	b570      	push	{r4, r5, r6, lr}
 8006586:	4604      	mov	r4, r0
 8006588:	460d      	mov	r5, r1
 800658a:	4616      	mov	r6, r2
 800658c:	f7ff f87a 	bl	8005684 <__errno>
 8006590:	4629      	mov	r1, r5
 8006592:	6006      	str	r6, [r0, #0]
 8006594:	4620      	mov	r0, r4
 8006596:	bd70      	pop	{r4, r5, r6, pc}

08006598 <xflow>:
 8006598:	b513      	push	{r0, r1, r4, lr}
 800659a:	4604      	mov	r4, r0
 800659c:	4619      	mov	r1, r3
 800659e:	4610      	mov	r0, r2
 80065a0:	b10c      	cbz	r4, 80065a6 <xflow+0xe>
 80065a2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80065a6:	e9cd 2300 	strd	r2, r3, [sp]
 80065aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065ae:	f7f9 ff8b 	bl	80004c8 <__aeabi_dmul>
 80065b2:	2222      	movs	r2, #34	@ 0x22
 80065b4:	b002      	add	sp, #8
 80065b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065ba:	f7ff bfe3 	b.w	8006584 <with_errno>

080065be <__math_uflow>:
 80065be:	2200      	movs	r2, #0
 80065c0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80065c4:	f7ff bfe8 	b.w	8006598 <xflow>

080065c8 <__math_oflow>:
 80065c8:	2200      	movs	r2, #0
 80065ca:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 80065ce:	f7ff bfe3 	b.w	8006598 <xflow>
	...

080065d4 <__ieee754_sqrt>:
 80065d4:	4a65      	ldr	r2, [pc, #404]	@ (800676c <__ieee754_sqrt+0x198>)
 80065d6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065da:	438a      	bics	r2, r1
 80065dc:	4606      	mov	r6, r0
 80065de:	460f      	mov	r7, r1
 80065e0:	460b      	mov	r3, r1
 80065e2:	4604      	mov	r4, r0
 80065e4:	d10e      	bne.n	8006604 <__ieee754_sqrt+0x30>
 80065e6:	4602      	mov	r2, r0
 80065e8:	f7f9 ff6e 	bl	80004c8 <__aeabi_dmul>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	4630      	mov	r0, r6
 80065f2:	4639      	mov	r1, r7
 80065f4:	f7f9 fdb2 	bl	800015c <__adddf3>
 80065f8:	4606      	mov	r6, r0
 80065fa:	460f      	mov	r7, r1
 80065fc:	4630      	mov	r0, r6
 80065fe:	4639      	mov	r1, r7
 8006600:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006604:	2900      	cmp	r1, #0
 8006606:	dc0c      	bgt.n	8006622 <__ieee754_sqrt+0x4e>
 8006608:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800660c:	4302      	orrs	r2, r0
 800660e:	d0f5      	beq.n	80065fc <__ieee754_sqrt+0x28>
 8006610:	b189      	cbz	r1, 8006636 <__ieee754_sqrt+0x62>
 8006612:	4602      	mov	r2, r0
 8006614:	f7f9 fda0 	bl	8000158 <__aeabi_dsub>
 8006618:	4602      	mov	r2, r0
 800661a:	460b      	mov	r3, r1
 800661c:	f7fa f87e 	bl	800071c <__aeabi_ddiv>
 8006620:	e7ea      	b.n	80065f8 <__ieee754_sqrt+0x24>
 8006622:	150a      	asrs	r2, r1, #20
 8006624:	d115      	bne.n	8006652 <__ieee754_sqrt+0x7e>
 8006626:	2100      	movs	r1, #0
 8006628:	e009      	b.n	800663e <__ieee754_sqrt+0x6a>
 800662a:	0ae3      	lsrs	r3, r4, #11
 800662c:	3a15      	subs	r2, #21
 800662e:	0564      	lsls	r4, r4, #21
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0fa      	beq.n	800662a <__ieee754_sqrt+0x56>
 8006634:	e7f7      	b.n	8006626 <__ieee754_sqrt+0x52>
 8006636:	460a      	mov	r2, r1
 8006638:	e7fa      	b.n	8006630 <__ieee754_sqrt+0x5c>
 800663a:	005b      	lsls	r3, r3, #1
 800663c:	3101      	adds	r1, #1
 800663e:	02d8      	lsls	r0, r3, #11
 8006640:	d5fb      	bpl.n	800663a <__ieee754_sqrt+0x66>
 8006642:	1e48      	subs	r0, r1, #1
 8006644:	1a12      	subs	r2, r2, r0
 8006646:	f1c1 0020 	rsb	r0, r1, #32
 800664a:	fa24 f000 	lsr.w	r0, r4, r0
 800664e:	4303      	orrs	r3, r0
 8006650:	408c      	lsls	r4, r1
 8006652:	2700      	movs	r7, #0
 8006654:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 8006658:	2116      	movs	r1, #22
 800665a:	07d2      	lsls	r2, r2, #31
 800665c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006660:	463a      	mov	r2, r7
 8006662:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800666a:	bf5c      	itt	pl
 800666c:	005b      	lslpl	r3, r3, #1
 800666e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8006672:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006676:	bf58      	it	pl
 8006678:	0064      	lslpl	r4, r4, #1
 800667a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800667e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006682:	0064      	lsls	r4, r4, #1
 8006684:	1815      	adds	r5, r2, r0
 8006686:	429d      	cmp	r5, r3
 8006688:	bfde      	ittt	le
 800668a:	182a      	addle	r2, r5, r0
 800668c:	1b5b      	suble	r3, r3, r5
 800668e:	183f      	addle	r7, r7, r0
 8006690:	0fe5      	lsrs	r5, r4, #31
 8006692:	3901      	subs	r1, #1
 8006694:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006698:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800669c:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80066a0:	d1f0      	bne.n	8006684 <__ieee754_sqrt+0xb0>
 80066a2:	460d      	mov	r5, r1
 80066a4:	2620      	movs	r6, #32
 80066a6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80066aa:	4293      	cmp	r3, r2
 80066ac:	eb00 0c01 	add.w	ip, r0, r1
 80066b0:	dc02      	bgt.n	80066b8 <__ieee754_sqrt+0xe4>
 80066b2:	d113      	bne.n	80066dc <__ieee754_sqrt+0x108>
 80066b4:	45a4      	cmp	ip, r4
 80066b6:	d811      	bhi.n	80066dc <__ieee754_sqrt+0x108>
 80066b8:	f1bc 0f00 	cmp.w	ip, #0
 80066bc:	eb0c 0100 	add.w	r1, ip, r0
 80066c0:	da3e      	bge.n	8006740 <__ieee754_sqrt+0x16c>
 80066c2:	2900      	cmp	r1, #0
 80066c4:	db3c      	blt.n	8006740 <__ieee754_sqrt+0x16c>
 80066c6:	f102 0e01 	add.w	lr, r2, #1
 80066ca:	1a9b      	subs	r3, r3, r2
 80066cc:	4672      	mov	r2, lr
 80066ce:	45a4      	cmp	ip, r4
 80066d0:	bf88      	it	hi
 80066d2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80066d6:	eba4 040c 	sub.w	r4, r4, ip
 80066da:	4405      	add	r5, r0
 80066dc:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 80066e0:	3e01      	subs	r6, #1
 80066e2:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 80066e6:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80066ea:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80066ee:	d1dc      	bne.n	80066aa <__ieee754_sqrt+0xd6>
 80066f0:	431c      	orrs	r4, r3
 80066f2:	d01a      	beq.n	800672a <__ieee754_sqrt+0x156>
 80066f4:	4c1e      	ldr	r4, [pc, #120]	@ (8006770 <__ieee754_sqrt+0x19c>)
 80066f6:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8006774 <__ieee754_sqrt+0x1a0>
 80066fa:	e9d4 0100 	ldrd	r0, r1, [r4]
 80066fe:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006702:	f7f9 fd29 	bl	8000158 <__aeabi_dsub>
 8006706:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800670a:	4602      	mov	r2, r0
 800670c:	460b      	mov	r3, r1
 800670e:	4650      	mov	r0, sl
 8006710:	4659      	mov	r1, fp
 8006712:	f7fa f955 	bl	80009c0 <__aeabi_dcmple>
 8006716:	b140      	cbz	r0, 800672a <__ieee754_sqrt+0x156>
 8006718:	e9d4 0100 	ldrd	r0, r1, [r4]
 800671c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006720:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006724:	d10e      	bne.n	8006744 <__ieee754_sqrt+0x170>
 8006726:	4635      	mov	r5, r6
 8006728:	3701      	adds	r7, #1
 800672a:	107b      	asrs	r3, r7, #1
 800672c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006730:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8006734:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 8006738:	086b      	lsrs	r3, r5, #1
 800673a:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800673e:	e75b      	b.n	80065f8 <__ieee754_sqrt+0x24>
 8006740:	4696      	mov	lr, r2
 8006742:	e7c2      	b.n	80066ca <__ieee754_sqrt+0xf6>
 8006744:	f7f9 fd0a 	bl	800015c <__adddf3>
 8006748:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	4650      	mov	r0, sl
 8006752:	4659      	mov	r1, fp
 8006754:	f7fa f92a 	bl	80009ac <__aeabi_dcmplt>
 8006758:	b120      	cbz	r0, 8006764 <__ieee754_sqrt+0x190>
 800675a:	1cab      	adds	r3, r5, #2
 800675c:	bf08      	it	eq
 800675e:	3701      	addeq	r7, #1
 8006760:	3502      	adds	r5, #2
 8006762:	e7e2      	b.n	800672a <__ieee754_sqrt+0x156>
 8006764:	1c6b      	adds	r3, r5, #1
 8006766:	f023 0501 	bic.w	r5, r3, #1
 800676a:	e7de      	b.n	800672a <__ieee754_sqrt+0x156>
 800676c:	7ff00000 	.word	0x7ff00000
 8006770:	08007cf0 	.word	0x08007cf0
 8006774:	08007ce8 	.word	0x08007ce8

08006778 <_init>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	bf00      	nop
 800677c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677e:	bc08      	pop	{r3}
 8006780:	469e      	mov	lr, r3
 8006782:	4770      	bx	lr

08006784 <_fini>:
 8006784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006786:	bf00      	nop
 8006788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800678a:	bc08      	pop	{r3}
 800678c:	469e      	mov	lr, r3
 800678e:	4770      	bx	lr
