<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p98" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_98{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_98{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_98{left:152px;bottom:1065px;letter-spacing:-0.01px;word-spacing:2.56px;}
#t4_98{left:152px;bottom:1046px;letter-spacing:0.01px;word-spacing:1.83px;}
#t5_98{left:152px;bottom:1028px;letter-spacing:0.1px;}
#t6_98{left:186px;bottom:1028px;letter-spacing:0.09px;}
#t7_98{left:206px;bottom:1028px;}
#t8_98{left:217px;bottom:1028px;letter-spacing:0.09px;}
#t9_98{left:237px;bottom:1028px;}
#ta_98{left:249px;bottom:1028px;letter-spacing:0.12px;}
#tb_98{left:265px;bottom:1028px;letter-spacing:0.04px;word-spacing:3.21px;}
#tc_98{left:152px;bottom:1010px;letter-spacing:0.01px;word-spacing:1.81px;}
#td_98{left:177px;bottom:992px;letter-spacing:0.11px;word-spacing:2px;}
#te_98{left:600px;bottom:992px;letter-spacing:0.09px;}
#tf_98{left:619px;bottom:992px;}
#tg_98{left:631px;bottom:992px;letter-spacing:0.12px;}
#th_98{left:653px;bottom:992px;letter-spacing:0.04px;word-spacing:2.09px;}
#ti_98{left:152px;bottom:973px;letter-spacing:0.03px;word-spacing:0.8px;}
#tj_98{left:152px;bottom:955px;letter-spacing:0.02px;word-spacing:4.3px;}
#tk_98{left:152px;bottom:937px;letter-spacing:0.01px;word-spacing:3.65px;}
#tl_98{left:152px;bottom:919px;letter-spacing:0.11px;word-spacing:1.7px;}
#tm_98{left:513px;bottom:919px;letter-spacing:0.09px;}
#tn_98{left:533px;bottom:919px;}
#to_98{left:533px;bottom:919px;}
#tp_98{left:545px;bottom:919px;letter-spacing:0.12px;}
#tq_98{left:566px;bottom:919px;letter-spacing:0.06px;word-spacing:1.4px;}
#tr_98{left:152px;bottom:900px;letter-spacing:-0.01px;word-spacing:1.64px;}
#ts_98{left:152px;bottom:882px;letter-spacing:-0.01px;word-spacing:1.71px;}
#tt_98{left:152px;bottom:864px;letter-spacing:0.04px;word-spacing:1.76px;}
#tu_98{left:177px;bottom:845px;letter-spacing:-0.02px;word-spacing:3.3px;}
#tv_98{left:152px;bottom:827px;letter-spacing:0.01px;word-spacing:0.67px;}
#tw_98{left:152px;bottom:809px;word-spacing:1.84px;}
#tx_98{left:177px;bottom:791px;letter-spacing:0.01px;word-spacing:1.41px;}
#ty_98{left:152px;bottom:772px;letter-spacing:0.04px;word-spacing:2.24px;}
#tz_98{left:152px;bottom:754px;letter-spacing:-0.1px;word-spacing:1.58px;}
#t10_98{left:394px;bottom:754px;letter-spacing:0.12px;}
#t11_98{left:426px;bottom:754px;letter-spacing:-0.01px;word-spacing:1.41px;}
#t12_98{left:152px;bottom:736px;letter-spacing:0.07px;word-spacing:1.68px;}
#t13_98{left:152px;bottom:691px;letter-spacing:0.06px;word-spacing:0.46px;}
#t14_98{left:152px;bottom:672px;letter-spacing:0.01px;word-spacing:1.82px;}
#t15_98{left:110px;bottom:602px;letter-spacing:-0.04px;}
#t16_98{left:166px;bottom:602px;letter-spacing:-0.06px;word-spacing:3.46px;}
#t17_98{left:110px;bottom:552px;letter-spacing:-0.15px;word-spacing:1.61px;}
#t18_98{left:110px;bottom:531px;letter-spacing:-0.17px;word-spacing:1.6px;}
#t19_98{left:110px;bottom:510px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t1a_98{left:152px;bottom:466px;letter-spacing:-0.01px;word-spacing:1.54px;}
#t1b_98{left:152px;bottom:447px;letter-spacing:0.04px;word-spacing:2.75px;}
#t1c_98{left:152px;bottom:429px;letter-spacing:0.01px;word-spacing:2.95px;}
#t1d_98{left:515px;bottom:429px;letter-spacing:-0.04px;word-spacing:3px;}
#t1e_98{left:152px;bottom:411px;letter-spacing:0.03px;word-spacing:3.66px;}
#t1f_98{left:152px;bottom:392px;letter-spacing:0.02px;word-spacing:2.8px;}
#t1g_98{left:152px;bottom:374px;letter-spacing:-0.03px;word-spacing:1.15px;}
#t1h_98{left:152px;bottom:356px;letter-spacing:0.09px;}
#t1i_98{left:110px;bottom:295px;letter-spacing:0.12px;}
#t1j_98{left:173px;bottom:295px;letter-spacing:0.15px;word-spacing:2.28px;}
#t1k_98{left:110px;bottom:249px;letter-spacing:-0.16px;word-spacing:2.05px;}
#t1l_98{left:110px;bottom:228px;letter-spacing:-0.17px;word-spacing:3.4px;}
#t1m_98{left:429px;bottom:228px;letter-spacing:-0.15px;}
#t1n_98{left:459px;bottom:228px;}
#t1o_98{left:477px;bottom:228px;letter-spacing:-0.16px;word-spacing:3.39px;}
#t1p_98{left:110px;bottom:207px;letter-spacing:-0.18px;word-spacing:1.43px;}
#t1q_98{left:110px;bottom:187px;letter-spacing:-0.15px;word-spacing:1.5px;}
#t1r_98{left:110px;bottom:166px;letter-spacing:-0.16px;word-spacing:1.42px;}

.s1_98{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_98{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_98{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_98{font-size:15px;font-family:CMR10_1fw;color:#000;}
.s5_98{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s6_98{font-size:15px;font-family:CMSY10_1g9;color:#000;}
.s7_98{font-size:22px;font-family:CMBX12_1fi;color:#000;}
.s8_98{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s9_98{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts98" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMSY10_1g9;
	src: url("fonts/CMSY10_1g9.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg98Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg98" style="-webkit-user-select: none;"><object width="935" height="1210" data="98/98.svg" type="image/svg+xml" id="pdf98" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_98" class="t s1_98">84 </span><span id="t2_98" class="t s2_98">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_98" class="t s3_98">For instance, it is illegal for both non-speculative and speculative executions of the translation </span>
<span id="t4_98" class="t s3_98">algorithm to begin, read the level 2 page table, pause while the hart executes an SFENCE.VMA </span>
<span id="t5_98" class="t s3_98">with </span><span id="t6_98" class="t s4_98">rs1</span><span id="t7_98" class="t s3_98">=</span><span id="t8_98" class="t s4_98">rs2</span><span id="t9_98" class="t s3_98">=</span><span id="ta_98" class="t s5_98">x0</span><span id="tb_98" class="t s3_98">, then resume using the now-stale level 2 PTE, as subsequent implicit reads </span>
<span id="tc_98" class="t s3_98">could populate the address-translation cache with stale PTEs. </span>
<span id="td_98" class="t s3_98">In many implementations, an SFENCE.VMA instruction with </span><span id="te_98" class="t s4_98">rs1</span><span id="tf_98" class="t s3_98">=</span><span id="tg_98" class="t s5_98">x0 </span><span id="th_98" class="t s3_98">will therefore either </span>
<span id="ti_98" class="t s3_98">terminate all previously-launched speculative executions of the address-translation algorithm (for </span>
<span id="tj_98" class="t s3_98" data-mappings='[[9,"fi"]]'>the speciﬁed ASID, if applicable), or simply wait for them to complete (in which case any </span>
<span id="tk_98" class="t s3_98">address-translation cache entries created will be invalidated by the SFENCE.VMA as appro- </span>
<span id="tl_98" class="t s3_98">priate). Likewise, an SFENCE.VMA instruction with </span><span id="tm_98" class="t s4_98">rs1</span><span id="tn_98" class="t s6_98"≯</span><span id="to_98" class="t s4_98">=</span><span id="tp_98" class="t s5_98">x0 </span><span id="tq_98" class="t s3_98">generally must either ensure that </span>
<span id="tr_98" class="t s3_98" data-mappings='[[94,"fi"]]'>previously-launched speculative executions of the address-translation algorithm (for the speciﬁed </span>
<span id="ts_98" class="t s3_98">ASID, if applicable) are prevented from creating new address-translation cache entries mapping </span>
<span id="tt_98" class="t s3_98">leaf PTEs, or wait for them to complete. </span>
<span id="tu_98" class="t s3_98">A consequence of implementations being permitted to read the translation data structures </span>
<span id="tv_98" class="t s3_98">arbitrarily early and speculatively is that at any time, all page table entries reachable by executing </span>
<span id="tw_98" class="t s3_98">the algorithm may be loaded into the address-translation cache. </span>
<span id="tx_98" class="t s3_98">Although it would be uncommon to place page tables in non-idempotent memory, there is no </span>
<span id="ty_98" class="t s3_98">explicit prohibition against doing so. Since the algorithm may only touch page tables reachable </span>
<span id="tz_98" class="t s3_98">from the root page table indicated in </span><span id="t10_98" class="t s5_98">satp</span><span id="t11_98" class="t s3_98">, the range of addresses that an implementation’s page </span>
<span id="t12_98" class="t s3_98">table walker will touch is fully under supervisor control. </span>
<span id="t13_98" class="t s3_98">The algorithm does not admit the possibility of ignoring high-order PPN bits for implementations </span>
<span id="t14_98" class="t s3_98">with narrower physical addresses. </span>
<span id="t15_98" class="t s7_98">4.4 </span><span id="t16_98" class="t s7_98">Sv39: Page-Based 39-bit Virtual-Memory System </span>
<span id="t17_98" class="t s1_98">This section describes a simple paged virtual-memory system for SXLEN=64, which supports 39- </span>
<span id="t18_98" class="t s1_98">bit virtual address spaces. The design of Sv39 follows the overall scheme of Sv32, and this section </span>
<span id="t19_98" class="t s1_98" data-mappings='[[19,"ff"]]'>details only the diﬀerences between the schemes. </span>
<span id="t1a_98" class="t s3_98" data-mappings='[[8,"fi"]]'>We speciﬁed multiple virtual memory systems for RV64 to relieve the tension between providing </span>
<span id="t1b_98" class="t s3_98">a large address space and minimizing address-translation cost. For many systems, 512GiB of </span>
<span id="t1c_98" class="t s3_98" data-mappings='[[46,"ffi"]]'>virtual-address space is ample, and so Sv39 suﬃces. </span><span id="t1d_98" class="t s3_98">Sv48 increases the virtual address space </span>
<span id="t1e_98" class="t s3_98">to 256TiB, but increases the physical memory capacity dedicated to page tables, the latency </span>
<span id="t1f_98" class="t s3_98">of page-table traversals, and the size of hardware structures that store virtual addresses. Sv57 </span>
<span id="t1g_98" class="t s3_98">increases the virtual address space, page table capacity requirement, and translation latency even </span>
<span id="t1h_98" class="t s3_98">further. </span>
<span id="t1i_98" class="t s8_98">4.4.1 </span><span id="t1j_98" class="t s8_98">Addressing and Memory Protection </span>
<span id="t1k_98" class="t s1_98">Sv39 implementations support a 39-bit virtual address space, divided into 4 KiB pages. An Sv39 </span>
<span id="t1l_98" class="t s1_98">address is partitioned as shown in Figure </span><span id="t1m_98" class="t s9_98">4.19</span><span id="t1n_98" class="t s1_98">. </span><span id="t1o_98" class="t s1_98">Instruction fetch addresses and load and store </span>
<span id="t1p_98" class="t s1_98" data-mappings='[[1,"ff"]]'>eﬀective addresses, which are 64 bits, must have bits 63–39 all equal to bit 38, or else a page-fault </span>
<span id="t1q_98" class="t s1_98">exception will occur. The 27-bit VPN is translated into a 44-bit PPN via a three-level page table, </span>
<span id="t1r_98" class="t s1_98" data-mappings='[[23,"ff"]]'>while the 12-bit page oﬀset is untranslated. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
