Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:33:50 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_4_0160.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        404 |        404 |       0 |    0 | 322 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 161 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        403 |        403 |       0 |    0 | 161 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:34:00 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_4_0160.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 I_REG_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U/MODE_4.Q_reg[158]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 6.306ns (89.563%)  route 0.735ns (10.437%))
  Logic Levels:           42  (CARRY4=40 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 9.457 - 5.000 ) 
    Source Clock Delay      (SCD):    4.978ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.755     4.978    CLK_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  I_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419     5.397 f  I_REG_reg[1]/Q
                         net (fo=5, routed)           0.437     5.834    U/Q[1]
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.299     6.133 r  U/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.133    U/minusOp_carry_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.646 r  U/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    U/minusOp_carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.763 r  U/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.763    U/minusOp_carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.880 r  U/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.880    U/minusOp_carry__1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  U/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.997    U/minusOp_carry__2_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  U/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.114    U/minusOp_carry__3_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  U/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.231    U/minusOp_carry__4_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  U/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.348    U/minusOp_carry__5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  U/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.465    U/minusOp_carry__6_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  U/minusOp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.582    U/minusOp_carry__7_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.699 r  U/minusOp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.699    U/minusOp_carry__8_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.816 r  U/minusOp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    U/minusOp_carry__9_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.933 r  U/minusOp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.933    U/minusOp_carry__10_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.050 r  U/minusOp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.050    U/minusOp_carry__11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  U/minusOp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.167    U/minusOp_carry__12_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  U/minusOp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.284    U/minusOp_carry__13_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  U/minusOp_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.401    U/minusOp_carry__14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  U/minusOp_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.518    U/minusOp_carry__15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  U/minusOp_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.635    U/minusOp_carry__16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  U/minusOp_carry__17/CO[3]
                         net (fo=1, routed)           0.000     8.752    U/minusOp_carry__17_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  U/minusOp_carry__18/CO[3]
                         net (fo=1, routed)           0.000     8.869    U/minusOp_carry__18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.986 r  U/minusOp_carry__19/CO[3]
                         net (fo=1, routed)           0.000     8.986    U/minusOp_carry__19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.103 r  U/minusOp_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.103    U/minusOp_carry__20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  U/minusOp_carry__21/CO[3]
                         net (fo=1, routed)           0.000     9.220    U/minusOp_carry__21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  U/minusOp_carry__22/CO[3]
                         net (fo=1, routed)           0.009     9.346    U/minusOp_carry__22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  U/minusOp_carry__23/CO[3]
                         net (fo=1, routed)           0.000     9.463    U/minusOp_carry__23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U/minusOp_carry__24/CO[3]
                         net (fo=1, routed)           0.000     9.580    U/minusOp_carry__24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U/minusOp_carry__25/CO[3]
                         net (fo=1, routed)           0.000     9.697    U/minusOp_carry__25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U/minusOp_carry__26/CO[3]
                         net (fo=1, routed)           0.000     9.814    U/minusOp_carry__26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U/minusOp_carry__27/CO[3]
                         net (fo=1, routed)           0.000     9.931    U/minusOp_carry__27_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.048 r  U/minusOp_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.048    U/minusOp_carry__28_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.165 r  U/minusOp_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.165    U/minusOp_carry__29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.282 r  U/minusOp_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.282    U/minusOp_carry__30_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.399 r  U/minusOp_carry__31/CO[3]
                         net (fo=1, routed)           0.000    10.399    U/minusOp_carry__31_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.516 r  U/minusOp_carry__32/CO[3]
                         net (fo=1, routed)           0.000    10.516    U/minusOp_carry__32_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.633 r  U/minusOp_carry__33/CO[3]
                         net (fo=1, routed)           0.000    10.633    U/minusOp_carry__33_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.750 r  U/minusOp_carry__34/CO[3]
                         net (fo=1, routed)           0.000    10.750    U/minusOp_carry__34_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.867 r  U/minusOp_carry__35/CO[3]
                         net (fo=1, routed)           0.000    10.867    U/minusOp_carry__35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  U/minusOp_carry__36/CO[3]
                         net (fo=1, routed)           0.000    10.984    U/minusOp_carry__36_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  U/minusOp_carry__37/CO[3]
                         net (fo=1, routed)           0.000    11.101    U/minusOp_carry__37_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.424 f  U/minusOp_carry__38/O[1]
                         net (fo=1, routed)           0.289    11.713    U/minusOp_carry__38_n_6
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.306    12.019 r  U/MODE_4.Q[158]_i_1/O
                         net (fo=1, routed)           0.000    12.019    U/MODE_4.Q[158]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  U/MODE_4.Q_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.574     9.457    U/CLK
    SLICE_X41Y40         FDCE                                         r  U/MODE_4.Q_reg[158]/C
                         clock pessimism              0.455     9.912    
                         clock uncertainty           -0.035     9.877    
    SLICE_X41Y40         FDCE (Setup_fdce_C_D)        0.031     9.908    U/MODE_4.Q_reg[158]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                 -2.111    




