Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : NO
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/dpimref.vhd" in Library work.
Entity <dpimref> compiled.
WARNING:HDLParsers:1406 - "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/dpimref.vhd" Line 584. No sensitivity list and no wait in the process
Entity <dpimref> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/memory.vhd" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/mem_filler.vhd" in Library work.
Architecture behavioral of Entity mem_filler is up to date.
Compiling vhdl file "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/top.vhd" in Library work.
Architecture structural of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <dpimref> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_filler> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <structural>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <dpimref> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/dpimref.vhd" line 311: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/dpimref.vhd" line 345: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sig_alarm_temp_min>, <sig_alarm_temp_max>, <sig_alarm_hum_min>, <sig_alarm_hum_max>, <sig_data_from_mem>, <regDataFromComp2>, <regDataFromComp3>, <regDataFromComp1>
WARNING:Xst:819 - "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/dpimref.vhd" line 584: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rgSwt>, <regData0>, <regData1>, <regData2>, <regData3>, <regData4>, <regData5>, <regData6>, <regData7>, <sig_alarm_temp_min>, <sig_alarm_temp_max>, <sig_alarm_hum_min>, <sig_alarm_hum_max>, <sig_mem_read_enable>, <isCompWaitingData>
Entity <dpimref> analyzed. Unit <dpimref> generated.

Analyzing Entity <memory> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/memory.vhd" line 170: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sig_write_enable>, <sig_read_enable>
INFO:Xst:2679 - Register <sram_adv> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram_clk> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram_cre> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram_wait> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <mem_filler> in library <work> (Architecture <behavioral>).
Entity <mem_filler> analyzed. Unit <mem_filler> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dpimref>.
    Related source file is "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/dpimref.vhd".
WARNING:Xst:647 - Input <mem_fill_counter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_write_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <regDataFromBoard7> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <regDataFromBoard6> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <regDataFromBoard1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <regDataFromBoard0> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <last_mem_addr> is used but never assigned. This sourceless signal will be automatically connected to value 1111111111111111.
WARNING:Xst:646 - Signal <isAlSuppRequest> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <isAlStopRequest> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <sig_alarm_temp_min>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <regDataFromBoard2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <regDataFromBoard3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <sig_alarm_hum_max>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <sig_alarm_hum_min>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <sig_alarm_temp_max>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit tristate buffer for signal <pdb>.
    Found 23-bit register for signal <addr_to_mem>.
    Found 8-bit register for signal <regDataFromComp0>.
    Found 8-bit register for signal <regDataFromComp1>.
    Found 8-bit register for signal <regDataFromComp2>.
    Found 8-bit register for signal <regDataFromComp3>.
    Found 8-bit register for signal <regDataFromComp4>.
    Found 8-bit register for signal <regDataFromComp5>.
    Found 8-bit register for signal <regDataFromComp6>.
    Found 8-bit register for signal <regDataFromComp7>.
    Found 4-bit register for signal <regEppAdr>.
    Found 1-bit register for signal <sig_mem_read_enable>.
    Found 1-bit register for signal <stCur>.
    Found 8-bit register for signal <stEppCur>.
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <dpimref> synthesized.


Synthesizing Unit <memory>.
    Related source file is "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/memory.vhd".
WARNING:Xst:1780 - Signal <ctl_ab> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sram_ub> equivalent to <sram_lb> has been removed
    Found 16-bit tristate buffer for signal <mem_data>.
    Found 4-bit up counter for signal <counter>.
    Found 1-bit register for signal <ctl_we>.
    Found 16-bit register for signal <Mtridata_mem_data> created at line 218.
    Found 1-bit register for signal <Mtrien_mem_data> created at line 218.
    Found 23-bit register for signal <sram_addr>.
    Found 1-bit register for signal <sram_ce>.
    Found 16-bit register for signal <sram_data_read>.
    Found 1-bit register for signal <sram_lb>.
    Found 1-bit register for signal <sram_oe>.
    Found 1-bit register for signal <sram_we>.
    Found 3-bit register for signal <stMemCur>.
    Summary:
	inferred   1 Counter(s).
	inferred  64 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <memory> synthesized.


Synthesizing Unit <mem_filler>.
    Related source file is "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/mem_filler.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <stCur> of Case statement line 98 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <stCur> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <stCur>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <stCur> of Case statement line 98 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <stCur> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_to_mem>.
    Found 23-bit register for signal <waddr_to_mem>.
    Found 16-bit up counter for signal <counter>.
    Found 1-bit register for signal <sig_write_enable>.
    Found 3-bit register for signal <stCur>.
    Found 16-bit comparator greatequal for signal <stNext$cmp_ge0000> created at line 104.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mem_filler> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Sacha/work/design-a/COMP3601/dpimrefTest/top.vhd".
WARNING:Xst:646 - Signal <sig_stream_mode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_snap_mode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_pbs<4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_ldg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_alarm_temp_min_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_alarm_temp_max_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_alarm_setup> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_alarm_hum_min_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_alarm_hum_max_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 27
 1-bit register                                        : 9
 16-bit register                                       : 3
 23-bit register                                       : 3
 3-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 9
# Latches                                              : 6
 16-bit latch                                          : 4
 8-bit latch                                           : 2
# Comparators                                          : 1
 16-bit comparator greatequal                          : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <addr_to_mem_16> in Unit <my_dpimref> is equivalent to the following 6 FFs/Latches, which will be removed : <addr_to_mem_17> <addr_to_mem_18> <addr_to_mem_19> <addr_to_mem_20> <addr_to_mem_21> <addr_to_mem_22> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_4> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_4> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_5> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_5> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_6> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_6> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_10> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_10> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_7> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_7> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_11> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_11> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_8> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_8> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_12> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_12> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_9> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_9> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_13> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_13> 
INFO:Xst:2261 - The FF/Latch <waddr_to_mem_16> in Unit <my_memory_filler> is equivalent to the following 6 FFs/Latches, which will be removed : <waddr_to_mem_17> <waddr_to_mem_18> <waddr_to_mem_19> <waddr_to_mem_20> <waddr_to_mem_21> <waddr_to_mem_22> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_14> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_14> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_15> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_15> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_0> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_0> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_1> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_1> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_2> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_2> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_3> in Unit <my_memory_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_3> 
WARNING:Xst:1710 - FF/Latch <addr_to_mem_16> (without init value) has a constant value of 0 in block <my_dpimref>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sram_lb> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_16> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_17> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_18> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_19> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_20> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_21> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_22> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <waddr_to_mem_16> (without init value) has a constant value of 0 in block <my_memory_filler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stCur_2> of sequential type is unconnected in block <my_memory_filler>.
WARNING:Xst:2404 -  FFs/Latches <waddr_to_mem<22:16>> (without init value) have a constant value of 0 in block <mem_filler>.
WARNING:Xst:2404 -  FFs/Latches <addr_to_mem<22:16>> (without init value) have a constant value of 0 in block <dpimref>.
WARNING:Xst:2677 - Node <stCur_2> of sequential type is unconnected in block <mem_filler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 193
 Flip-Flops                                            : 193
# Latches                                              : 6
 16-bit latch                                          : 4
 8-bit latch                                           : 2
# Comparators                                          : 1
 16-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sram_lb> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_to_mem_4> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_4> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_5> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_5> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_6> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_6> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_10> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_10> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_7> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_7> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_11> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_11> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_8> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_8> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_12> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_12> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_9> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_9> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_13> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_13> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_14> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_14> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_15> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_15> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_0> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_0> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_1> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_1> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_2> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_2> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_3> in Unit <mem_filler> is equivalent to the following FF/Latch, which will be removed : <waddr_to_mem_3> 

Optimizing unit <top> ...

Optimizing unit <mem_filler> ...
WARNING:Xst:1293 - FF/Latch <my_memory/sram_addr_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 189
 Flip-Flops                                            : 189

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 547
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 15
#      LUT2                        : 20
#      LUT3                        : 112
#      LUT3_D                      : 9
#      LUT3_L                      : 1
#      LUT4                        : 266
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 84
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 269
#      FD                          : 2
#      FDE                         : 134
#      FDR                         : 20
#      FDRE                        : 23
#      FDRS                        : 1
#      FDS                         : 9
#      LDE                         : 80
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 12
#      IOBUF                       : 24
#      OBUF                        : 41
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                      236  out of   3584     6%  
 Number of Slice Flip Flops:            253  out of   7168     3%  
 Number of 4 input LUTs:                431  out of   7168     6%  
 Number of IOs:                          81
 Number of bonded IOBs:                  78  out of    173    45%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkT                               | BUFGP                  | 189   |
my_dpimref/regDataFromComp0_71     | BUFG                   | 80    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.476ns (Maximum Frequency: 154.413MHz)
   Minimum input arrival time before clock: 6.485ns
   Maximum output required time after clock: 14.617ns
   Maximum combinational path delay: 15.205ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkT'
  Clock period: 6.476ns (frequency: 154.413MHz)
  Total number of paths / destination ports: 1156 / 273
-------------------------------------------------------------------------
Delay:               6.476ns (Levels of Logic = 3)
  Source:            my_dpimref/stEppCur_2 (FF)
  Destination:       my_dpimref/stEppCur_5 (FF)
  Source Clock:      clkT rising
  Destination Clock: clkT rising

  Data Path: my_dpimref/stEppCur_2 to my_dpimref/stEppCur_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.626   1.267  my_dpimref/stEppCur_2 (my_dpimref/stEppCur_2)
     LUT3:I0->O            1   0.479   0.740  my_dpimref/stEppNext_cmp_eq000121_SW0 (N78)
     LUT4:I2->O            2   0.479   0.768  my_dpimref/stEppNext_cmp_eq00051 (my_dpimref/stEppNext_cmp_eq0005)
     LUT4:I3->O            2   0.479   0.745  my_dpimref/stEppNext<0>2 (N51)
     FDS:S                     0.892          my_dpimref/stEppCur_5
    ----------------------------------------
    Total                      6.476ns (2.955ns logic, 3.521ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_dpimref/regDataFromComp0_71'
  Clock period: 3.688ns (frequency: 271.128MHz)
  Total number of paths / destination ports: 131 / 80
-------------------------------------------------------------------------
Delay:               3.688ns (Levels of Logic = 3)
  Source:            my_dpimref/sig_alarm_hum_max_7 (LATCH)
  Destination:       my_dpimref/regDataFromBoard3_7 (LATCH)
  Source Clock:      my_dpimref/regDataFromComp0_71 falling
  Destination Clock: my_dpimref/regDataFromComp0_71 falling

  Data Path: my_dpimref/sig_alarm_hum_max_7 to my_dpimref/regDataFromBoard3_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.551   0.949  my_dpimref/sig_alarm_hum_max_7 (my_dpimref/sig_alarm_hum_max_7)
     LUT4:I1->O            1   0.479   0.000  my_dpimref/regDataFromBoard3_mux0005<7>43_SW02 (my_dpimref/regDataFromBoard3_mux0005<7>43_SW01)
     MUXF5:I0->O           1   0.314   0.740  my_dpimref/regDataFromBoard3_mux0005<7>43_SW0_f5 (N96)
     LUT4:I2->O            1   0.479   0.000  my_dpimref/regDataFromBoard3_mux0005<7>43 (my_dpimref/regDataFromBoard3_mux0005<7>)
     LDE:D                     0.176          my_dpimref/regDataFromBoard3_7
    ----------------------------------------
    Total                      3.688ns (1.999ns logic, 1.689ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkT'
  Total number of paths / destination ports: 209 / 196
-------------------------------------------------------------------------
Offset:              6.485ns (Levels of Logic = 4)
  Source:            par_dst (PAD)
  Destination:       my_dpimref/stEppCur_5 (FF)
  Destination Clock: clkT rising

  Data Path: par_dst to my_dpimref/stEppCur_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.715   1.216  par_dst_IBUF (par_dst_IBUF)
     LUT2:I0->O            1   0.479   0.740  my_dpimref/stEppNext_cmp_eq00021_SW1 (N74)
     LUT4:I2->O            1   0.479   0.740  my_dpimref/stEppNext<0>2_SW1 (N182)
     LUT4:I2->O            2   0.479   0.745  my_dpimref/stEppNext<0>2 (N51)
     FDS:S                     0.892          my_dpimref/stEppCur_5
    ----------------------------------------
    Total                      6.485ns (3.044ns logic, 3.441ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkT'
  Total number of paths / destination ports: 535 / 52
-------------------------------------------------------------------------
Offset:              14.617ns (Levels of Logic = 7)
  Source:            my_dpimref/regEppAdr_0 (FF)
  Destination:       par_data<3> (PAD)
  Source Clock:      clkT rising

  Data Path: my_dpimref/regEppAdr_0 to par_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.626   1.216  my_dpimref/regEppAdr_0 (my_dpimref/regEppAdr_0)
     LUT3_D:I0->O         17   0.479   1.313  my_dpimref/busEppData_cmp_eq000211 (N211)
     LUT4:I1->O            1   0.479   0.740  my_dpimref/busEppOut<3>53_SW0 (N104)
     LUT3:I2->O            1   0.479   0.851  my_dpimref/busEppOut<3>53 (my_dpimref/busEppOut<3>53)
     LUT4:I1->O            1   0.479   0.704  my_dpimref/busEppOut<3>76 (my_dpimref/busEppOut<3>76)
     LUT4:I3->O            1   0.479   0.704  my_dpimref/busEppOut<3>116_SW0 (N110)
     LUT4:I3->O            1   0.479   0.681  my_dpimref/busEppOut<3>116 (my_dpimref/busEppOut<3>)
     IOBUF:I->IO               4.909          par_data_3_IOBUF (par_data<3>)
    ----------------------------------------
    Total                     14.617ns (8.409ns logic, 6.208ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_dpimref/regDataFromComp0_71'
  Total number of paths / destination ports: 98 / 16
-------------------------------------------------------------------------
Offset:              12.847ns (Levels of Logic = 6)
  Source:            my_dpimref/regDataFromBoard2_5 (LATCH)
  Destination:       par_data<5> (PAD)
  Source Clock:      my_dpimref/regDataFromComp0_71 falling

  Data Path: my_dpimref/regDataFromBoard2_5 to par_data<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.551   0.740  my_dpimref/regDataFromBoard2_5 (my_dpimref/regDataFromBoard2_5)
     LUT3:I2->O            2   0.479   1.040  my_dpimref/regData2<5>1 (my_dpimref/regData2<5>)
     LUT4:I0->O            1   0.479   0.976  my_dpimref/busEppOut<5>16 (my_dpimref/busEppOut<5>16)
     LUT4:I0->O            1   0.479   0.704  my_dpimref/busEppOut<5>26_SW0 (N124)
     LUT4:I3->O            1   0.479   0.851  my_dpimref/busEppOut<5>26 (my_dpimref/busEppOut<5>26)
     LUT4:I1->O            1   0.479   0.681  my_dpimref/busEppOut<5>96 (my_dpimref/busEppOut<5>)
     IOBUF:I->IO               4.909          par_data_5_IOBUF (par_data<5>)
    ----------------------------------------
    Total                     12.847ns (7.855ns logic, 4.992ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1117 / 16
-------------------------------------------------------------------------
Delay:               15.205ns (Levels of Logic = 8)
  Source:            switches<2> (PAD)
  Destination:       leds<5> (PAD)

  Data Path: switches<2> to leds<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.715   1.290  switches_2_IBUF (switches_2_IBUF)
     LUT3:I0->O            1   0.479   0.740  my_dpimref/rgLeds_cmp_eq00061_SW0 (N6)
     LUT4:I2->O            3   0.479   0.830  my_dpimref/rgLeds_cmp_eq00061 (N17)
     LUT3:I2->O            8   0.479   1.216  my_dpimref/rgLeds_cmp_eq00091 (my_dpimref/rgLeds_cmp_eq0009)
     LUT4:I0->O            1   0.479   0.976  my_dpimref/rgLeds<5>15 (my_dpimref/rgLeds<5>15)
     LUT4:I0->O            1   0.479   0.976  my_dpimref/rgLeds<5>17 (my_dpimref/rgLeds<5>17)
     LUT4:I0->O            1   0.479   0.681  my_dpimref/rgLeds<5>102 (leds_5_OBUF)
     OBUF:I->O                 4.909          leds_5_OBUF (leds<5>)
    ----------------------------------------
    Total                     15.205ns (8.498ns logic, 6.707ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.27 secs
 
--> 

Total memory usage is 273328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :   41 (   0 filtered)

