|--------------------------------------------------------------|
|- ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File        -|
|- Copyright(C), 1992-2011, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  mach64_verilog_project
Project Path         :  C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\19_HD4478LcdDemo
Project Fitted on    :  Wed Feb 08 16:19:01 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  Pure_Verilog_HDL


// Project 'mach64_verilog_project' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.11 secs
Place Time                      0.01 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                3
Total Logic Functions           61
  Total Output Pins             5
  Total Bidir I/O Pins          8
  Total Buried Nodes            48
Total Flip-Flops                57
  Total D Flip-Flops            57
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             218

Total Reserved Pins             0
Total Locked Pins               16
Total Locked Nodes              0

Total Unique Output Enables     8
Total Unique Clocks             1
Total Unique Clock Enables      5
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               2


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       15     15    -->    50
Logic Functions                    64       61      3    -->    95
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       85     59    -->    59
Logical Product Terms             320      119    201    -->    37
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       61      3    -->    95

Control Product Terms:
  GLB Clock/Clock Enables           4        4      0    -->   100
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        0     64    -->     0
  Macrocell Clock Enables          64        5     59    -->     7
  Macrocell Enables                64        4     60    -->     6
  Macrocell Resets                 64        2     62    -->     3
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       63     37    -->    63
  GRP from IFB                     ..        3     ..    -->    ..
    (from input signals)           ..        2     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        1     ..    -->    ..
  GRP from MFB                     ..       60     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      7    15    22      3/8      0   16      0              0       34       15
  GLB    B      4    16    20      0/8      0   15      0              1       24       15
  GLB    C      9    12    21      5/8      0   15      0              1       29       15
  GLB    D     14     8    22      7/8      0   15      0              1       32       15
-------------------------------------------------------------------------------------------
TOTALS:        34    51    85     15/32     0   61      0              3      119       60

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0      3      1      0      0
  GLB    B   1      0         0      1      0      0      0
  GLB    C   1      0         0      1      0      0      0
  GLB    D   1      0         0      0      3      2      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |        |                 |       |
3     |  I_O  |   0  |A12 |        |                 |       |
4     |  I_O  |   0  |A14 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |        |                 |       |
8     |  I_O  |   0  |B2  |        |                 |       |
9     |  I_O  |   0  |B4  |        |                 |       |
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |        |                 |       |
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |    *   |LVCMOS18         | Input |reset_n
21    |  I_O  |   1  |C2  |    *   |LVCMOS18         | Input |start_n
22    |  I_O  |   1  |C4  |        |                 |       |
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |        |                 |       |
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |    *   |LVCMOS18         | Output|rs
27    |  I_O  |   1  |C12 |    *   |LVCMOS18         | Output|rw
28    |  I_O  |   1  |C14 |    *   |LVCMOS18         | Output|e
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         |Tri-Out|data_0_
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         |Tri-Out|data_1_
33    |  I_O  |   1  |D4  |    *   |LVCMOS18         |Tri-Out|data_2_
34    |  I_O  |   1  |D6  |    *   |LVCMOS18         |Tri-Out|data_3_
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         |Tri-Out|data_4_
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         |Tri-Out|data_5_
40    |  I_O  |   1  |D12 |    *   |LVCMOS18         |Tri-Out|data_6_
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |clock
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |    *   |LVCMOS18         | Bidir |data_7_
46    |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|wack
47    |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|wreq
48    |  I_O  |   0  |A8  |        |                 |       |
--------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
--------------------------------------
  43  -- INCLK    ----      Up clock
  20   C  I/O   4 ABCD      Up reset_n
  21   C  I/O   2 AB--      Up start_n
--------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
--------------------------------------------------------------------
  31   D  4  1   2  1 DFF      R * *       ----  Fast     Up data_0_
  32   D  4  1   2  1 DFF      R * *       ----  Fast     Up data_1_
  33   D  4  1   2  1 DFF      R * *       ----  Fast     Up data_2_
  34   D  4  1   2  1 DFF      R * *       ----  Fast     Up data_3_
  38   D  2  -   2  1 COM          *       ----  Fast     Up data_4_
  39   D  5  1   3  1 DFF      R * *       ----  Fast     Up data_5_
  40   D  5  1   3  1 DFF      R * *       ----  Fast     Up data_6_
  28   C  7  1   4  1 DFF      R *       1 --C-  Fast     Up e
  26   C  6  1   3  1 DFF      R *       1 --C-  Fast     Up rs
  27   C  4  1   3  1 DFF      R *       1 --C-  Fast     Up rw
  46   A  4  1   4  1 DFF      R *       2 AB--  Fast     Up wack
  47   A  9  1   2  1 DFF    * R *       1 A---  Fast     Up wreq
--------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
--------------------------------------------------------------------
  45   A  4  1   4  1 DFF      R * *     1 --C-  Fast     Up data_7_
--------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
--------------------------------------------------------------------
 3   C  3  -   3  1 DFF      R *     1 --C-  II_0_busyFlag
14   D  5  1   2  1 DFF      R *     2 A--D  II_0_outData_cl_0_
13   D  5  1   2  1 DFF      R *     1 ---D  II_0_outData_cl_1_0_reg
12   D  5  1   2  1 DFF      R *     1 ---D  II_0_outData_cl_2_0_reg
11   D  5  1   2  1 DFF      R *     1 ---D  II_0_outData_cl_3_0_reg
10   D  5  1   2  1 DFF      R *     1 ---D  II_0_outData_cl_4_0_reg
 9   D  5  1   2  1 DFF      R *     2 A--D  II_0_outData_cl_5_0_reg
 5   C  5  1   3  1 DFF      R *     2 -BC-  II_0_outData_cl_6_0_reg
 4   C  5  1   3  1 DFF      R *     1 --C-  II_0_outData_cl_7_0_reg
10   A  4  1   2  1 DFF  *   S       3 A-CD  II_0_state_0_
 9   C  2  1   1  1 DFF    * R       1 --C-  II_0_state_10_
13   C  2  1   1  1 DFF    * R       1 --C-  II_0_state_11_
14   C  3  1   1  1 DFF    * R       1 A---  II_0_state_12_
 7   D  2  1   2  1 DFF    * R       1 --C-  II_0_state_13_
14   A  3  1   1  1 DFF    * R       3 A-CD  II_0_state_1_
 5   D  2  1   2  1 DFF    * R       1 --C-  II_0_state_2_
15   A  2  1   1  1 DFF    * R       1 --C-  II_0_state_3_
 7   C  2  1   1  1 DFF    * R       2 --CD  II_0_state_4_
10   C  2  1   1  1 DFF    * R       1 A---  II_0_state_5_
11   C  2  1   1  1 DFF    * R       1 --C-  II_0_state_6_
 6   C  4  1   2  1 DFF    * R       1 --C-  II_0_state_7_
12   C  2  1   1  1 DFF    * R       1 --C-  II_0_state_8_
 8   C  2  1   1  1 DFF    * R       1 --C-  II_0_state_9_
 0   B  9  1   2  1 DFF    * R *     1 --C-  inst_register
12   A  8  -   2  1 COM              1 -B--  inst_register_0
 9   B 15  1   1  1 DFF  *   S       1 A---  state_0_
13   B  3  1   1  1 DFF    * R       2 AB--  state_10_
 7   B  4  1   2  1 DFF    * R       1 -B--  state_11_
14   B  3  1   1  1 DFF    * R       2 AB--  state_12_
 8   B  4  1   2  1 DFF    * R       1 -B--  state_13_
 2   B  5  1   2  1 DFF    * R       2 AB--  state_14_
 9   A  5  1   2  1 DFF    * R       2 AB--  state_1_
13   A  3  1   1  1 DFF    * R       2 AB--  state_2_
 3   B  4  1   2  1 DFF    * R       1 -B--  state_3_
10   B  3  1   1  1 DFF    * R       2 AB--  state_4_
 4   B  4  1   2  1 DFF    * R       1 -B--  state_5_
11   B  3  1   1  1 DFF    * R       2 AB--  state_6_
 5   B  4  1   2  1 DFF    * R       1 -B--  state_7_
12   B  3  1   1  1 DFF    * R       2 AB--  state_8_
 6   B  4  1   2  1 DFF    * R       1 -B--  state_9_
 0   A  9  -   3  1 COM              2 AB--  un1_state40_i
11   A  3  -   2  1 COM              1 A---  wreq_0
 1   A  4  1   2  1 DFF      R *     1 ---D  writeValue_0_
 3   A  2  1   2  1 DFF      R *     1 ---D  writeValue_1_
 5   A  5  1   2  1 DFF      R *     1 ---D  writeValue_2_
 7   A  4  1   2  1 DFF      R *     1 ---D  writeValue_3_
 8   A  2  1   2  1 DFF      R *     1 ---D  writeValue_4_
 1   B  8  1   2  1 DFF      R *     1 ---D  writeValue_6_
--   D  1   1  0 PTOE             ----     data_3_.OE
--   A  1   1  0 PTOE             ----     data_2_.OE
--   B  1   1  0 PTOE             ----     data_1_.OE
--   C  1   1  0 PTOE             ----     data_0_.OE
--------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
II_0_busyFlag.D = data_7_.PIN ; (1 pterm, 1 signal)
II_0_busyFlag.C = clock ; (1 pterm, 1 signal)
II_0_busyFlag.CE = reset_n & II_0_state_9_.Q ; (1 pterm, 2 signals)

II_0_outData_cl_0_.D = !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_0_.Q ; (2 pterms, 4 signals)
II_0_outData_cl_0_.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_0_.CE = reset_n ; (1 pterm, 1 signal)

II_0_outData_cl_1_0_reg.D = !II_0_state_0_.Q & !II_0_state_4_.Q
       & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_1_0_reg.Q ; (2 pterms, 4 signals)
II_0_outData_cl_1_0_reg.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_1_0_reg.CE = reset_n ; (1 pterm, 1 signal)

II_0_outData_cl_2_0_reg.D = !II_0_state_0_.Q & !II_0_state_4_.Q
       & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_2_0_reg.Q ; (2 pterms, 4 signals)
II_0_outData_cl_2_0_reg.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_2_0_reg.CE = reset_n ; (1 pterm, 1 signal)

II_0_outData_cl_3_0_reg.D = !II_0_state_0_.Q & !II_0_state_4_.Q
       & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_3_0_reg.Q ; (2 pterms, 4 signals)
II_0_outData_cl_3_0_reg.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_3_0_reg.CE = reset_n ; (1 pterm, 1 signal)

II_0_outData_cl_4_0_reg.D = !II_0_state_0_.Q & !II_0_state_4_.Q
       & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_4_0_reg.Q ; (2 pterms, 4 signals)
II_0_outData_cl_4_0_reg.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_4_0_reg.CE = reset_n ; (1 pterm, 1 signal)

II_0_outData_cl_5_0_reg.D = !II_0_state_0_.Q & !II_0_state_4_.Q
       & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_5_0_reg.Q ; (2 pterms, 4 signals)
II_0_outData_cl_5_0_reg.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_5_0_reg.CE = reset_n ; (1 pterm, 1 signal)

II_0_outData_cl_6_0_reg.D = !II_0_state_0_.Q & !II_0_state_4_.Q
       & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_6_0_reg.Q ; (2 pterms, 4 signals)
II_0_outData_cl_6_0_reg.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_6_0_reg.CE = reset_n ; (1 pterm, 1 signal)

II_0_outData_cl_7_0_reg.D = !II_0_state_0_.Q & !II_0_state_4_.Q
       & II_0_state_1_.Q
    # !II_0_state_0_.Q & !II_0_state_4_.Q & II_0_outData_cl_7_0_reg.Q ; (2 pterms, 4 signals)
II_0_outData_cl_7_0_reg.C = clock ; (1 pterm, 1 signal)
II_0_outData_cl_7_0_reg.CE = reset_n ; (1 pterm, 1 signal)

II_0_state_0_.D = !wreq.Q & II_0_state_0_.Q
    # II_0_state_12_.Q ; (2 pterms, 3 signals)
II_0_state_0_.C = clock ; (1 pterm, 1 signal)
II_0_state_0_.AP = !reset_n ; (1 pterm, 1 signal)

II_0_state_10_.D = II_0_state_9_.Q ; (1 pterm, 1 signal)
II_0_state_10_.C = clock ; (1 pterm, 1 signal)
II_0_state_10_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_11_.D = II_0_state_10_.Q ; (1 pterm, 1 signal)
II_0_state_11_.C = clock ; (1 pterm, 1 signal)
II_0_state_11_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_12_.D = !II_0_busyFlag.Q & II_0_state_11_.Q ; (1 pterm, 2 signals)
II_0_state_12_.C = clock ; (1 pterm, 1 signal)
II_0_state_12_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_13_.D = II_0_state_4_.Q ; (1 pterm, 1 signal)
II_0_state_13_.C = clock ; (1 pterm, 1 signal)
II_0_state_13_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_1_.D = wreq.Q & II_0_state_0_.Q ; (1 pterm, 2 signals)
II_0_state_1_.C = clock ; (1 pterm, 1 signal)
II_0_state_1_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_2_.D = II_0_state_1_.Q ; (1 pterm, 1 signal)
II_0_state_2_.C = clock ; (1 pterm, 1 signal)
II_0_state_2_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_3_.D = II_0_state_5_.Q ; (1 pterm, 1 signal)
II_0_state_3_.C = clock ; (1 pterm, 1 signal)
II_0_state_3_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_4_.D = II_0_state_3_.Q ; (1 pterm, 1 signal)
II_0_state_4_.C = clock ; (1 pterm, 1 signal)
II_0_state_4_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_5_.D = II_0_state_2_.Q ; (1 pterm, 1 signal)
II_0_state_5_.C = clock ; (1 pterm, 1 signal)
II_0_state_5_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_6_.D = II_0_state_13_.Q ; (1 pterm, 1 signal)
II_0_state_6_.C = clock ; (1 pterm, 1 signal)
II_0_state_6_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_7_.D = II_0_state_6_.Q
    # II_0_busyFlag.Q & II_0_state_11_.Q ; (2 pterms, 3 signals)
II_0_state_7_.C = clock ; (1 pterm, 1 signal)
II_0_state_7_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_8_.D = II_0_state_7_.Q ; (1 pterm, 1 signal)
II_0_state_8_.C = clock ; (1 pterm, 1 signal)
II_0_state_8_.AR = !reset_n ; (1 pterm, 1 signal)

II_0_state_9_.D = II_0_state_8_.Q ; (1 pterm, 1 signal)
II_0_state_9_.C = clock ; (1 pterm, 1 signal)
II_0_state_9_.AR = !reset_n ; (1 pterm, 1 signal)

data_0_.D = data_0_.Q & !II_0_state_1_.Q
    # writeValue_0_.Q & II_0_state_1_.Q ; (2 pterms, 3 signals)
data_0_.OE = II_0_outData_cl_7_0_reg.Q ; (1 pterm, 1 signal)
data_0_.C = clock ; (1 pterm, 1 signal)
data_0_.CE = reset_n ; (1 pterm, 1 signal)

data_1_.D = writeValue_1_.Q & II_0_state_1_.Q
    # data_1_.Q & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_1_.OE = II_0_outData_cl_6_0_reg.Q ; (1 pterm, 1 signal)
data_1_.C = clock ; (1 pterm, 1 signal)
data_1_.CE = reset_n ; (1 pterm, 1 signal)

data_2_.D = writeValue_2_.Q & II_0_state_1_.Q
    # data_2_.Q & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_2_.OE = II_0_outData_cl_5_0_reg.Q ; (1 pterm, 1 signal)
data_2_.C = clock ; (1 pterm, 1 signal)
data_2_.CE = reset_n ; (1 pterm, 1 signal)

data_3_.D = writeValue_3_.Q & II_0_state_1_.Q
    # data_3_.Q & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_3_.OE = II_0_outData_cl_4_0_reg.Q ; (1 pterm, 1 signal)
data_3_.C = clock ; (1 pterm, 1 signal)
data_3_.CE = reset_n ; (1 pterm, 1 signal)

data_4_ = data_5_.Q ; (1 pterm, 1 signal)
data_4_.OE = II_0_outData_cl_3_0_reg.Q ; (1 pterm, 1 signal)

data_5_.D = writeValue_4_.Q & II_0_state_1_.Q
    # data_5_.Q & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_5_.OE = II_0_outData_cl_2_0_reg.Q ; (1 pterm, 1 signal)
data_5_.C = clock ; (1 pterm, 1 signal)
data_5_.CE = reset_n ; (1 pterm, 1 signal)

data_6_.D = writeValue_6_.Q & II_0_state_1_.Q
    # data_6_.Q & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_6_.OE = II_0_outData_cl_1_0_reg.Q ; (1 pterm, 1 signal)
data_6_.C = clock ; (1 pterm, 1 signal)
data_6_.CE = reset_n ; (1 pterm, 1 signal)

data_7_.D = data_7_.Q & !II_0_state_1_.Q ; (1 pterm, 2 signals)
data_7_.OE = II_0_outData_cl_0_.Q ; (1 pterm, 1 signal)
data_7_.C = clock ; (1 pterm, 1 signal)
data_7_.CE = reset_n ; (1 pterm, 1 signal)

e.D = !II_0_state_0_.Q & !II_0_state_3_.Q & II_0_state_7_.Q
       & !II_0_state_10_.Q
    # !II_0_state_0_.Q & II_0_state_2_.Q & !II_0_state_3_.Q
       & !II_0_state_10_.Q
    # e.Q & !II_0_state_0_.Q & !II_0_state_3_.Q & !II_0_state_10_.Q ; (3 pterms, 6 signals)
e.C = clock ; (1 pterm, 1 signal)
e.CE = reset_n ; (1 pterm, 1 signal)

inst_register.D = !( !state_14_.Q & !state_8_.Q & !state_9_.Q & !state_10_.Q
       & !state_11_.Q & !state_12_.Q & !state_13_.Q ) ; (1 pterm, 7 signals)
inst_register.C = clock ; (1 pterm, 1 signal)
inst_register.CE = !( inst_register_0 ) ; (1 pterm, 1 signal)
inst_register.AR = !reset_n ; (1 pterm, 1 signal)

inst_register_0 = start_n & !state_2_.Q & !state_4_.Q & !state_6_.Q
       & !state_8_.Q & !state_10_.Q & !state_12_.Q
    # !state_0_.Q & !state_2_.Q & !state_4_.Q & !state_6_.Q & !state_8_.Q
       & !state_10_.Q & !state_12_.Q ; (2 pterms, 8 signals)

rs.D = rs.Q & !II_0_state_0_.Q & !II_0_state_1_.Q & !II_0_state_6_.Q
    # inst_register.Q & II_0_state_1_.Q ; (2 pterms, 5 signals)
rs.C = clock ; (1 pterm, 1 signal)
rs.CE = reset_n ; (1 pterm, 1 signal)

rw.D = !II_0_state_0_.Q & II_0_state_6_.Q
    # rw.Q & !II_0_state_0_.Q ; (2 pterms, 3 signals)
rw.C = clock ; (1 pterm, 1 signal)
rw.CE = reset_n ; (1 pterm, 1 signal)

state_0_.D = start_n & !state_1_.Q & !state_2_.Q & !state_3_.Q & !state_4_.Q
       & !state_5_.Q & !state_6_.Q & !state_7_.Q & !state_8_.Q & !state_9_.Q
       & !state_10_.Q & !state_11_.Q & !state_12_.Q & !state_13_.Q ; (1 pterm, 14 signals)
state_0_.C = clock ; (1 pterm, 1 signal)
state_0_.AP = !reset_n ; (1 pterm, 1 signal)

state_10_.D = wack.Q & state_9_.Q ; (1 pterm, 2 signals)
state_10_.C = clock ; (1 pterm, 1 signal)
state_10_.AR = !reset_n ; (1 pterm, 1 signal)

state_11_.D = !wack.Q & state_11_.Q
    # state_10_.Q ; (2 pterms, 3 signals)
state_11_.C = clock ; (1 pterm, 1 signal)
state_11_.AR = !reset_n ; (1 pterm, 1 signal)

state_12_.D = wack.Q & state_11_.Q ; (1 pterm, 2 signals)
state_12_.C = clock ; (1 pterm, 1 signal)
state_12_.AR = !reset_n ; (1 pterm, 1 signal)

state_13_.D = !wack.Q & state_13_.Q
    # state_12_.Q ; (2 pterms, 3 signals)
state_13_.C = clock ; (1 pterm, 1 signal)
state_13_.AR = !reset_n ; (1 pterm, 1 signal)

state_14_.D = !start_n & state_14_.Q
    # wack.Q & state_13_.Q ; (2 pterms, 4 signals)
state_14_.C = clock ; (1 pterm, 1 signal)
state_14_.AR = !reset_n ; (1 pterm, 1 signal)

state_1_.D = !start_n & state_0_.Q
    # !wack.Q & state_1_.Q ; (2 pterms, 4 signals)
state_1_.C = clock ; (1 pterm, 1 signal)
state_1_.AR = !reset_n ; (1 pterm, 1 signal)

state_2_.D = wack.Q & state_1_.Q ; (1 pterm, 2 signals)
state_2_.C = clock ; (1 pterm, 1 signal)
state_2_.AR = !reset_n ; (1 pterm, 1 signal)

state_3_.D = !wack.Q & state_3_.Q
    # state_2_.Q ; (2 pterms, 3 signals)
state_3_.C = clock ; (1 pterm, 1 signal)
state_3_.AR = !reset_n ; (1 pterm, 1 signal)

state_4_.D = wack.Q & state_3_.Q ; (1 pterm, 2 signals)
state_4_.C = clock ; (1 pterm, 1 signal)
state_4_.AR = !reset_n ; (1 pterm, 1 signal)

state_5_.D = !wack.Q & state_5_.Q
    # state_4_.Q ; (2 pterms, 3 signals)
state_5_.C = clock ; (1 pterm, 1 signal)
state_5_.AR = !reset_n ; (1 pterm, 1 signal)

state_6_.D = wack.Q & state_5_.Q ; (1 pterm, 2 signals)
state_6_.C = clock ; (1 pterm, 1 signal)
state_6_.AR = !reset_n ; (1 pterm, 1 signal)

state_7_.D = !wack.Q & state_7_.Q
    # state_6_.Q ; (2 pterms, 3 signals)
state_7_.C = clock ; (1 pterm, 1 signal)
state_7_.AR = !reset_n ; (1 pterm, 1 signal)

state_8_.D = wack.Q & state_7_.Q ; (1 pterm, 2 signals)
state_8_.C = clock ; (1 pterm, 1 signal)
state_8_.AR = !reset_n ; (1 pterm, 1 signal)

state_9_.D = !wack.Q & state_9_.Q
    # state_8_.Q ; (2 pterms, 3 signals)
state_9_.C = clock ; (1 pterm, 1 signal)
state_9_.AR = !reset_n ; (1 pterm, 1 signal)

un1_state40_i = !( !state_0_.Q & !state_2_.Q & !state_4_.Q & !state_6_.Q
       & !state_8_.Q & !state_10_.Q & !state_12_.Q
    # start_n & state_0_.Q
    # !reset_n ) ; (3 pterms, 9 signals)

wack.D = !II_0_state_0_.Q & II_0_state_12_.Q
    # wack.Q & !II_0_state_0_.Q ; (2 pterms, 3 signals)
wack.C = clock ; (1 pterm, 1 signal)
wack.CE = reset_n ; (1 pterm, 1 signal)

wreq.D = !( !state_0_.Q & !state_2_.Q & !state_4_.Q & !state_6_.Q
       & !state_8_.Q & !state_10_.Q & !state_12_.Q ) ; (1 pterm, 7 signals)
wreq.C = clock ; (1 pterm, 1 signal)
wreq.CE = wreq_0 ; (1 pterm, 1 signal)
wreq.AR = !reset_n ; (1 pterm, 1 signal)

wreq_0 = !state_14_.Q & !state_0_.Q
    # !start_n & !state_14_.Q ; (2 pterms, 3 signals)

writeValue_0_.D = !( !state_4_.Q & !state_6_.Q & !state_10_.Q ) ; (1 pterm, 3 signals)
writeValue_0_.C = clock ; (1 pterm, 1 signal)
writeValue_0_.CE = un1_state40_i ; (1 pterm, 1 signal)

writeValue_1_.D = state_4_.Q ; (1 pterm, 1 signal)
writeValue_1_.C = clock ; (1 pterm, 1 signal)
writeValue_1_.CE = un1_state40_i ; (1 pterm, 1 signal)

writeValue_2_.D = !( !state_2_.Q & !state_4_.Q & !state_10_.Q & !state_12_.Q ) ; (1 pterm, 4 signals)
writeValue_2_.C = clock ; (1 pterm, 1 signal)
writeValue_2_.CE = un1_state40_i ; (1 pterm, 1 signal)

writeValue_3_.D = !state_2_.Q & !state_6_.Q & !state_10_.Q ; (1 pterm, 3 signals)
writeValue_3_.C = clock ; (1 pterm, 1 signal)
writeValue_3_.CE = un1_state40_i ; (1 pterm, 1 signal)

writeValue_4_.D = state_0_.Q ; (1 pterm, 1 signal)
writeValue_4_.C = clock ; (1 pterm, 1 signal)
writeValue_4_.CE = un1_state40_i ; (1 pterm, 1 signal)

writeValue_6_.D = !( !state_14_.Q & !state_8_.Q & !state_9_.Q & !state_10_.Q
       & !state_11_.Q & !state_12_.Q & !state_13_.Q ) ; (1 pterm, 7 signals)
writeValue_6_.C = clock ; (1 pterm, 1 signal)
writeValue_6_.CE = un1_state40_i ; (1 pterm, 1 signal)




