verilog xil_defaultlib --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/70cf/hdl" --include "../../../../dma_test.srcs/sources_1/bd/top/ip/top_processing_system7_0_0" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/8713/hdl" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/1b7e/hdl/verilog" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/122e/hdl/verilog" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/7d3c/hdl/verilog" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/c45e/hdl/verilog" \
"../../../bd/top/ip/top_processing_system7_0_0/sim/top_processing_system7_0_0.v" \
"../../../bd/top/ip/top_axis_data_fifo_0_0/sim/top_axis_data_fifo_0_0.v" \
"../../../bd/top/ip/top_xlconcat_0_0/sim/top_xlconcat_0_0.v" \
"../../../bd/top/ip/top_xlconcat_0_0/top_xlconcat_0_0_sim_netlist.v" \
"../../../bd/top/ip/top_system_ila_0_1/bd_0/ip/ip_0/sim/bd_c657_ila_lib_0.v" \
"../../../bd/top/ip/top_system_ila_0_1/bd_0/ip/ip_1/bd_c657_g_inst_0_gigantic_mux.v" \
"../../../bd/top/ip/top_system_ila_0_1/bd_0/ip/ip_1/sim/bd_c657_g_inst_0.v" \
"../../../bd/top/ip/top_system_ila_0_1/bd_0/sim/bd_c657.v" \
"../../../bd/top/ip/top_system_ila_0_1/sim/top_system_ila_0_1.v" \
"../../../bd/top/ip/top_xbar_0/sim/top_xbar_0.v" \
"../../../bd/top/sim/top.v" \
"../../../bd/top/ip/top_axis_data_fifo_0_1/sim/top_axis_data_fifo_0_1.v" \
"../../../bd/top/ip/top_auto_us_0/sim/top_auto_us_0.v" \
"../../../bd/top/ip/top_auto_us_1/sim/top_auto_us_1.v" \
"../../../bd/top/ip/top_auto_pc_0/sim/top_auto_pc_0.v" \
"../../../bd/top/ip/top_auto_pc_1/sim/top_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
