// Seed: 1021317889
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  assign module_1.id_3 = 0;
  parameter id_3 = 1 * 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd96
) (
    input uwire id_0,
    output tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    output logic id_4,
    output tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply1 _id_9,
    input wand id_10,
    input tri id_11,
    input wand id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16,
    inout tri1 id_17,
    input wor id_18
    , id_23,
    input uwire id_19,
    input tri id_20,
    input wire id_21
);
  assign id_5 = !(-1);
  static logic [id_9 : 1] id_24;
  ;
  parameter id_25 = 1;
  final
    #1 begin : LABEL_0
      id_4 = (id_21 < -1) <-> id_7;
    end
  module_0 modCall_1 (
      id_6,
      id_3
  );
  always disable id_26;
  logic id_27 = id_23;
  assign id_5 = (id_8);
endmodule
