// Seed: 211451016
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    output wire id_6,
    input tri0 id_7,
    input uwire id_8,
    output wire id_9,
    input wand id_10,
    input tri0 id_11,
    output wand id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri id_15,
    input wor id_16,
    input supply1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    input wire id_20,
    input wand id_21,
    output tri id_22,
    input tri id_23,
    output wire id_24,
    input uwire id_25
    , id_30,
    output wor id_26,
    input wor id_27,
    input tri id_28
);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4
);
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_0,
      id_4,
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_0,
      id_4,
      id_4,
      id_4,
      id_0,
      id_0,
      id_3,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4,
      id_0,
      id_4,
      id_4
  );
endmodule
