Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/counter.vhd" in Library work.
Architecture counter_arch of Entity counter is up to date.
Compiling vhdl file "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/seg_cont.vhd" in Library work.
Entity <seg_cont> compiled.
Entity <seg_cont> (Architecture <seg_cont_arch>) compiled.
Compiling vhdl file "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/LED_cont.vhd" in Library work.
Architecture led_cont_arch of Entity led_cont is up to date.
Compiling vhdl file "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/top.vhd" in Library work.
Architecture top_arch of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <top_arch>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <counter_arch>).

Analyzing hierarchy for entity <seg_cont> in library <work> (architecture <seg_cont_arch>).

Analyzing hierarchy for entity <LED_cont> in library <work> (architecture <led_cont_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <top_arch>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <counter> in library <work> (Architecture <counter_arch>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <seg_cont> in library <work> (Architecture <seg_cont_arch>).
Entity <seg_cont> analyzed. Unit <seg_cont> generated.

Analyzing Entity <LED_cont> in library <work> (Architecture <led_cont_arch>).
Entity <LED_cont> analyzed. Unit <LED_cont> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/counter.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <clk_10_signal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 24-bit up counter for signal <reg>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <seg_cont>.
    Related source file is "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/seg_cont.vhd".
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <seg_cont> synthesized.


Synthesizing Unit <LED_cont>.
    Related source file is "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/LED_cont.vhd".
    Found 7-bit register for signal <temp>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <LED_cont> synthesized.


Synthesizing Unit <top>.
    Related source file is "/mnt/b/ACCMT-Projects/papilio-one-board/Counter/src/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 7-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <seg_cont> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 98
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 15
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 36
#      FD                          : 7
#      FDC                         : 24
#      FDR                         : 4
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                       23  out of   4656     0%  
 Number of Slice Flip Flops:             36  out of   9312     0%  
 Number of 4 input LUTs:                 43  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     66    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)             | Load  |
-------------------------------------------------------------------------------------+-----------------------------------+-------+
counter_map/clk_10_signal_cmp_eq0000(counter_map/clk_10_signal_cmp_eq0000_wg_cy<5>:O)| NONE(*)(counter_map/clk_10_signal)| 1     |
counter_map/clk_10_signal                                                            | NONE(LED_map/temp_6)              | 11    |
clk                                                                                  | BUFGP                             | 24    |
-------------------------------------------------------------------------------------+-----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.732ns (Maximum Frequency: 211.327MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.123ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'counter_map/clk_10_signal_cmp_eq0000'
  Clock period: 3.069ns (frequency: 325.839MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.069ns (Levels of Logic = 1)
  Source:            counter_map/clk_10_signal (LATCH)
  Destination:       counter_map/clk_10_signal (LATCH)
  Source Clock:      counter_map/clk_10_signal_cmp_eq0000 falling
  Destination Clock: counter_map/clk_10_signal_cmp_eq0000 falling

  Data Path: counter_map/clk_10_signal to counter_map/clk_10_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              12   0.676   0.961  counter_map/clk_10_signal (counter_map/clk_10_signal)
     INV:I->O              1   0.704   0.420  counter_map/clk_10_signal_not00011_INV_0 (counter_map/clk_10_signal_not0001)
     LD:D                      0.308          counter_map/clk_10_signal
    ----------------------------------------
    Total                      3.069ns (1.688ns logic, 1.381ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'counter_map/clk_10_signal'
  Clock period: 3.833ns (frequency: 260.892MHz)
  Total number of paths / destination ports: 33 / 15
-------------------------------------------------------------------------
Delay:               3.833ns (Levels of Logic = 1)
  Source:            seg_map/count_0 (FF)
  Destination:       seg_map/count_3 (FF)
  Source Clock:      counter_map/clk_10_signal rising
  Destination Clock: counter_map/clk_10_signal rising

  Data Path: seg_map/count_0 to seg_map/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.040  seg_map/count_0 (seg_map/count_0)
     LUT4:I1->O            4   0.704   0.587  seg_map/count_cmp_eq00001 (seg_map/count_cmp_eq0000)
     FDR:R                     0.911          seg_map/count_0
    ----------------------------------------
    Total                      3.833ns (2.206ns logic, 1.627ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.732ns (frequency: 211.327MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               4.732ns (Levels of Logic = 24)
  Source:            counter_map/reg_1 (FF)
  Destination:       counter_map/reg_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_map/reg_1 to counter_map/reg_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  counter_map/reg_1 (counter_map/reg_1)
     LUT1:I0->O            1   0.704   0.000  counter_map/Mcount_reg_cy<1>_rt (counter_map/Mcount_reg_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  counter_map/Mcount_reg_cy<1> (counter_map/Mcount_reg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<2> (counter_map/Mcount_reg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<3> (counter_map/Mcount_reg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<4> (counter_map/Mcount_reg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<5> (counter_map/Mcount_reg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<6> (counter_map/Mcount_reg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<7> (counter_map/Mcount_reg_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<8> (counter_map/Mcount_reg_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<9> (counter_map/Mcount_reg_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<10> (counter_map/Mcount_reg_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<11> (counter_map/Mcount_reg_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<12> (counter_map/Mcount_reg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<13> (counter_map/Mcount_reg_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<14> (counter_map/Mcount_reg_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<15> (counter_map/Mcount_reg_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<16> (counter_map/Mcount_reg_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<17> (counter_map/Mcount_reg_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<18> (counter_map/Mcount_reg_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<19> (counter_map/Mcount_reg_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<20> (counter_map/Mcount_reg_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  counter_map/Mcount_reg_cy<21> (counter_map/Mcount_reg_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  counter_map/Mcount_reg_cy<22> (counter_map/Mcount_reg_cy<22>)
     XORCY:CI->O           1   0.804   0.000  counter_map/Mcount_reg_xor<23> (Result<23>)
     FDC:D                     0.308          counter_map/reg_23
    ----------------------------------------
    Total                      4.732ns (4.110ns logic, 0.622ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'counter_map/clk_10_signal'
  Total number of paths / destination ports: 35 / 14
-------------------------------------------------------------------------
Offset:              6.123ns (Levels of Logic = 2)
  Source:            seg_map/count_0 (FF)
  Destination:       A (PAD)
  Source Clock:      counter_map/clk_10_signal rising

  Data Path: seg_map/count_0 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  seg_map/count_0 (seg_map/count_0)
     LUT4:I0->O            1   0.704   0.420  B1 (B_OBUF)
     OBUF:I->O                 3.272          B_OBUF (B)
    ----------------------------------------
    Total                      6.123ns (4.567ns logic, 1.556ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 28.48 secs
 
--> 


Total memory usage is 498176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

