read -sv run_verilog_mid/adder_32b_17_56_fcb95aef0ed377661d94648a93739188.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_56_fcb95aef0ed377661d94648a93739188_yosys.v
