
---------- Begin Simulation Statistics ----------
final_tick                                62513452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281914                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681028                       # Number of bytes of host memory used
host_op_rate                                   308502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   354.72                       # Real time elapsed on the host
host_tick_rate                              176233873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431276                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062513                       # Number of seconds simulated
sim_ticks                                 62513452000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431276                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.250269                       # CPI: cycles per instruction
system.cpu.discardedOps                        375872                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        11171276                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.799828                       # IPC: instructions per cycle
system.cpu.numCycles                        125026904                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645994     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534316     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431276                       # Class of committed instruction
system.cpu.tickCycles                       113855628                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       493039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          874                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       988790                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            878                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              13289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67424                       # Transaction distribution
system.membus.trans_dist::CleanEvict              356                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71611                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71611                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       237580                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 237580                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4874368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4874368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84900                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84900    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84900                       # Request fanout histogram
system.membus.reqLayer0.occupancy           306331500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          283287250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            424139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       154667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       401748                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71616                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        402420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21719                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1206588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       277957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1484545                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     25733376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5778496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               31511872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           68532                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2157568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           564287                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001602                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040170                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 563387     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    896      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             564287                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          738890500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93337495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         402420000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               401618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9233                       # number of demand (read+write) hits
system.l2.demand_hits::total                   410851                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              401618                       # number of overall hits
system.l2.overall_hits::.cpu.data                9233                       # number of overall hits
system.l2.overall_hits::total                  410851                       # number of overall hits
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              84102                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84904                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data             84102                       # number of overall misses
system.l2.overall_misses::total                 84904                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6651858500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6712182500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60324000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6651858500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6712182500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           402420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               495755                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          402420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              495755                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.901077                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171262                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.901077                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171262                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75216.957606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79092.750470                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79056.139876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75216.957606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79092.750470                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79056.139876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67424                       # number of writebacks
system.l2.writebacks::total                     67424                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         84098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        84098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84900                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5810611500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5862915500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5810611500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5862915500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.901034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.901034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171254                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65216.957606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69093.337535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69056.719670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65216.957606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69093.337535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69056.719670                       # average overall mshr miss latency
system.l2.replacements                          68532                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87243                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87243                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       401742                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           401742                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       401742                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       401742                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71611                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5577201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5577201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77881.910600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77881.910600                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4861091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4861091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67881.910600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67881.910600                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         401618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             401618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       402420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         402420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75216.957606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75216.957606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52304000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52304000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65216.957606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65216.957606                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1074657000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1074657000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.575119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.575119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86034.504843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86034.504843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    949520000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    949520000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.574934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.574934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76040.682310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76040.682310                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15950.489781                       # Cycle average of tags in use
system.l2.tags.total_refs                      988642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     84916                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.642588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.383260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        66.025158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15881.081364                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973541                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7911                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7995092                       # Number of tag accesses
system.l2.tags.data_accesses                  7995092                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     50341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     84087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000851174750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2848                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2848                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67424                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84900                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67424                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17083                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 84900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                67424                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.804073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.366418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    308.559473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2847     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2848                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.668539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.644531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.904483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              597     20.96%     20.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.07%     21.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1997     70.12%     91.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              252      8.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2848                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2716800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2157568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62512327000                       # Total gap between requests
system.mem_ctrls.avgGap                     410390.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2690784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1610240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 410535.639593219094                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 43043279.708821713924                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 25758295.990437388420                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          802                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        84098                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        67424                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19497000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2357673750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1397636144500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24310.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28034.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20729060.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2691136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2716800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2157568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2157568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          802                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        84098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          84900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        67424                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         67424                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       410536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43048910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43459446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       410536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       410536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34513660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34513660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34513660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       410536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43048910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        77973106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                84889                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               50320                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3131                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               785502000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             424445000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2377170750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9253.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28003.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               65459                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              37054                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32695                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   264.663832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   170.347312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.903000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13356     40.85%     40.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5051     15.45%     56.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4973     15.21%     71.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4297     13.14%     84.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1585      4.85%     89.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          967      2.96%     92.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          573      1.75%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          554      1.69%     95.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1339      4.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32695                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5432896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3220480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               86.907631                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.516592                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       115132500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61194375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      303214380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     131423940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4934329920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17453575560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9307417920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32306288595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.789388                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24021875500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2087280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  36404296500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       118316940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62883150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      302893080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     131246460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4934329920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17469591990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9293930400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32313191940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.899818                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23987563500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2087280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  36438608500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     29983603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29983603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29983603                       # number of overall hits
system.cpu.icache.overall_hits::total        29983603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       402420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         402420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       402420                       # number of overall misses
system.cpu.icache.overall_misses::total        402420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5283370000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5283370000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5283370000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5283370000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30386023                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30386023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30386023                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30386023                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013244                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13128.994583                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13128.994583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13128.994583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13128.994583                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       401748                       # number of writebacks
system.cpu.icache.writebacks::total            401748                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       402420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       402420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       402420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       402420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4880950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4880950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4880950000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4880950000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013244                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013244                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013244                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013244                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12128.994583                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12128.994583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12128.994583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12128.994583                       # average overall mshr miss latency
system.cpu.icache.replacements                 401748                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29983603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29983603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       402420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        402420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5283370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5283370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30386023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30386023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13128.994583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13128.994583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       402420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       402420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4880950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4880950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12128.994583                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12128.994583                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           670.091836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30386023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            402420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.508233                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   670.091836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          672                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          658                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61174466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61174466                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431276                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34909690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34909690                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34913016                       # number of overall hits
system.cpu.dcache.overall_hits::total        34913016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       114005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       114043                       # number of overall misses
system.cpu.dcache.overall_misses::total        114043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8106204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8106204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8106204500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8106204500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35023695                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35023695                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35027059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35027059                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003255                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71103.938424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71103.938424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71080.246048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71080.246048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87243                       # number of writebacks
system.cpu.dcache.writebacks::total             87243                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20709                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20709                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93334                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6886566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6886566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6888725000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6888725000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002664                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73814.166738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73814.166738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73807.240663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73807.240663                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20699161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20699161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1305470500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1305470500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20724923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20724923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50674.268302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50674.268302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1201887000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1201887000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55437.592251                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55437.592251                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14210529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14210529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6800734000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6800734000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14298772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14298772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77068.254706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77068.254706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5684679500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5684679500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79377.227156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79377.227156                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2158500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2158500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 56802.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56802.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.567797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35184510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93335                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.970161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.567797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          858                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          996                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70503773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70503773                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20344021                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16283495                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53377                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8735216                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734000                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986079                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050542                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133950                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49130063                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17099483                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9760868                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62513452000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
