Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Sat Apr 12 15:04:53 2025
| Host             : DESKTOP-JJ1DEVM running 64-bit major release  (build 9200)
| Command          : report_power -file pcileech_squirrel_top_power_routed.rpt -pb pcileech_squirrel_top_power_summary_routed.pb -rpx pcileech_squirrel_top_power_routed.rpx
| Design           : pcileech_squirrel_top
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.476        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.397        |
| Device Static (W)        | 0.079        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        5 |       --- |             --- |
| Slice Logic              |     0.016 |    30051 |       --- |             --- |
|   LUT as Logic           |     0.010 |    11373 |     20800 |           54.68 |
|   LUT as Distributed RAM |     0.005 |     7540 |      9600 |           78.54 |
|   CARRY4                 |    <0.001 |      384 |      8150 |            4.71 |
|   Register               |    <0.001 |     7289 |     41600 |           17.52 |
|   F7/F8 Muxes            |    <0.001 |     1050 |     32600 |            3.22 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Shift Register  |    <0.001 |       11 |      9600 |            0.11 |
|   Others                 |     0.000 |      507 |       --- |             --- |
| Signals                  |     0.026 |    22821 |       --- |             --- |
| Block RAM                |     0.023 |       49 |        50 |           98.00 |
| MMCM                     |     0.055 |        1 |         5 |           20.00 |
| I/O                      |     0.030 |       53 |       250 |           21.20 |
| GTP                      |     0.176 |        1 |       --- |             --- |
| Hard IPs                 |     0.042 |        1 |       --- |             --- |
|   PCIE                   |     0.042 |        1 |         1 |          100.00 |
| Static Power             |     0.079 |          |           |                 |
| Total                    |     0.476 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.168 |       0.157 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.044 |       0.032 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.083 |       0.081 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.064 |       0.061 |      0.003 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------+------------+-----------------+
| Clock          | Domain     | Constraint (ns) |
+----------------+------------+-----------------+
| net_clk        | clk        |            10.0 |
| net_ft601_clk  | ft601_clk  |            10.0 |
| pcie_sys_clk_p | pcie_clk_p |            10.0 |
+----------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| pcileech_squirrel_top                    |     0.397 |
|   i_pcileech_com                         |     0.044 |
|     i_fifo_256_32_clk2_comtx             |     0.017 |
|       U0                                 |     0.017 |
|     i_fifo_32_32_clk2_comtx              |     0.025 |
|       U0                                 |     0.025 |
|   i_pcileech_fifo                        |     0.015 |
|     i_fifo_cmd_rx                        |     0.001 |
|       U0                                 |     0.001 |
|     i_pcileech_mux                       |     0.008 |
|   i_pcileech_pcie_a7                     |     0.307 |
|     i_pcie_7x_0                          |     0.280 |
|       inst                               |     0.280 |
|     i_pcileech_pcie_cfg_a7               |     0.009 |
|       i_fifo_pcie_cfg_rx                 |     0.002 |
|       i_fifo_pcie_cfg_tx                 |     0.003 |
|     i_pcileech_pcie_tlp_a7               |     0.017 |
|       i_pcileech_tlps128_cfgspace_shadow |     0.004 |
|       i_pcileech_tlps128_dst_fifo        |     0.011 |
|       i_pcileech_tlps128_src_fifo        |     0.002 |
+------------------------------------------+-----------+


