set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y77 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y52 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y61 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y79 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y60 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y62 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y54 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y59 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y56 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y80 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y55 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y84 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y83 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y76 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y75 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC ILOGIC_X1Y85 [get_cells {u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq}]
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq} {} {ADD}
set_property src_info {type:XDC file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
# tool_modified_constraint_info {PC_LOC:INSTANCE:u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq} {} {ADD}
