// Seed: 1133003290
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output logic id_3,
    input logic id_4,
    input tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    input wor id_8,
    input tri1 id_9
);
  reg id_11;
  always begin
    id_3  <= id_11;
    id_11 <= id_4;
    id_11 <= 1'b0;
  end
  module_0(
      id_0, id_7, id_2, id_2, id_7
  );
endmodule
