Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 20 19:55:06 2024
| Host         : anon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
LUTAR-1    Warning           LUT drives async reset alert    7           
TIMING-18  Warning           Missing input or output delay   12          
TIMING-20  Warning           Non-clocked latch               26          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: control/currentState_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: control/currentState_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: control/currentState_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: control/currentState_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: executie/comparator_a/match_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q2_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgUp/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgUp/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.370        0.000                      0                  267        0.201        0.000                      0                  267        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.370        0.000                      0                  267        0.201        0.000                      0                  267        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.828ns (20.009%)  route 3.310ns (79.991%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.888     9.466    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602    15.025    executie/display/cnt_reg[31]_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[1]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    executie/display/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.828ns (20.009%)  route 3.310ns (79.991%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.888     9.466    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602    15.025    executie/display/cnt_reg[31]_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[2]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    executie/display/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.828ns (20.009%)  route 3.310ns (79.991%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.888     9.466    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602    15.025    executie/display/cnt_reg[31]_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[3]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    executie/display/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.828ns (20.009%)  route 3.310ns (79.991%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.888     9.466    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602    15.025    executie/display/cnt_reg[31]_0
    SLICE_X0Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    executie/display/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.258%)  route 3.259ns (79.742%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.837     9.415    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/cnt_reg[31]_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    executie/display/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.258%)  route 3.259ns (79.742%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.837     9.415    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/cnt_reg[31]_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    executie/display/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.258%)  route 3.259ns (79.742%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.837     9.415    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/cnt_reg[31]_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    executie/display/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.258%)  route 3.259ns (79.742%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.837     9.415    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/cnt_reg[31]_0
    SLICE_X0Y94          FDRE                                         r  executie/display/cnt_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    executie/display/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.986%)  route 3.117ns (79.014%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.695     9.273    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  executie/display/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/cnt_reg[31]_0
    SLICE_X0Y93          FDRE                                         r  executie/display/cnt_reg[21]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    executie/display/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.986%)  route 3.117ns (79.014%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/cnt_reg[31]_0
    SLICE_X0Y95          FDRE                                         r  executie/display/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/cnt_reg[30]/Q
                         net (fo=2, routed)           0.869     6.653    executie/display/cnt_reg_n_0_[30]
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.777 r  executie/display/cnt[31]_i_7/O
                         net (fo=2, routed)           0.894     7.672    executie/display/cnt[31]_i_7_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124     7.796 r  executie/display/cnt[31]_i_3/O
                         net (fo=1, routed)           0.658     8.454    executie/display/cnt[31]_i_3_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.695     9.273    executie/display/cnt[31]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  executie/display/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/cnt_reg[31]_0
    SLICE_X0Y93          FDRE                                         r  executie/display/cnt_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    executie/display/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mpgUp/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    mpgUp/Q2_reg_0
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mpgUp/Q1_reg/Q
                         net (fo=1, routed)           0.116     1.801    mpgUp/Q1_reg_n_0
    SLICE_X6Y91          FDRE                                         r  mpgUp/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    mpgUp/Q2_reg_0
    SLICE_X6Y91          FDRE                                         r  mpgUp/Q2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.063     1.600    mpgUp/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mpgDown/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.601     1.520    mpgDown/Q2_reg_1
    SLICE_X0Y87          FDRE                                         r  mpgDown/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mpgDown/Q1_reg/Q
                         net (fo=1, routed)           0.180     1.841    mpgDown/Q1_reg_n_0
    SLICE_X2Y87          FDRE                                         r  mpgDown/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    mpgDown/Q2_reg_1
    SLICE_X2Y87          FDRE                                         r  mpgDown/Q2_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.059     1.594    mpgDown/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    mpgAddCifra/Q2_reg_0
    SLICE_X7Y91          FDRE                                         r  mpgAddCifra/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgAddCifra/cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.780    mpgAddCifra/cnt[24]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mpgAddCifra/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.888    mpgAddCifra/p_1_in[24]
    SLICE_X7Y91          FDRE                                         r  mpgAddCifra/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    mpgAddCifra/Q2_reg_0
    SLICE_X7Y91          FDRE                                         r  mpgAddCifra/cnt_reg[24]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgAddCifra/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mpgUp/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgUp/Q2_reg_0
    SLICE_X3Y93          FDRE                                         r  mpgUp/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  mpgUp/cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.782    mpgUp/cnt_reg_n_0_[24]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  mpgUp/cnt_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.890    mpgUp/cnt_reg[24]_i_1__1_n_4
    SLICE_X3Y93          FDRE                                         r  mpgUp/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    mpgUp/Q2_reg_0
    SLICE_X3Y93          FDRE                                         r  mpgUp/cnt_reg[24]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    mpgUp/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgDown/Q2_reg_1
    SLICE_X1Y92          FDRE                                         r  mpgDown/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgDown/cnt_reg[28]/Q
                         net (fo=2, routed)           0.118     1.781    mpgDown/cnt_reg_n_0_[28]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  mpgDown/cnt_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.889    mpgDown/cnt_reg[28]_i_1__2_n_4
    SLICE_X1Y92          FDRE                                         r  mpgDown/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    mpgDown/Q2_reg_1
    SLICE_X1Y92          FDRE                                         r  mpgDown/cnt_reg[28]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgDown/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    mpgDown/Q2_reg_1
    SLICE_X1Y89          FDRE                                         r  mpgDown/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgDown/cnt_reg[16]/Q
                         net (fo=3, routed)           0.118     1.780    mpgDown/cnt_reg_n_0_[16]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mpgDown/cnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.888    mpgDown/cnt_reg[16]_i_1__2_n_4
    SLICE_X1Y89          FDRE                                         r  mpgDown/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    mpgDown/Q2_reg_1
    SLICE_X1Y89          FDRE                                         r  mpgDown/cnt_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgDown/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpgUp/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    mpgUp/Q2_reg_0
    SLICE_X5Y90          FDSE                                         r  mpgUp/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDSE (Prop_fdse_C_Q)         0.141     1.662 f  mpgUp/cnt_reg[0]/Q
                         net (fo=4, routed)           0.168     1.831    mpgUp/cnt_reg_n_0_[0]
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  mpgUp/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.876    mpgUp/cnt[0]_i_1__1_n_0
    SLICE_X5Y90          FDSE                                         r  mpgUp/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    mpgUp/Q2_reg_0
    SLICE_X5Y90          FDSE                                         r  mpgUp/cnt_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDSE (Hold_fdse_C_D)         0.091     1.612    mpgUp/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgDown/Q2_reg_1
    SLICE_X1Y90          FDRE                                         r  mpgDown/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgDown/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.784    mpgDown/cnt_reg_n_0_[20]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  mpgDown/cnt_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.892    mpgDown/cnt_reg[20]_i_1__2_n_4
    SLICE_X1Y90          FDRE                                         r  mpgDown/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    mpgDown/Q2_reg_1
    SLICE_X1Y90          FDRE                                         r  mpgDown/cnt_reg[20]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgDown/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgDown/Q2_reg_1
    SLICE_X1Y91          FDRE                                         r  mpgDown/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgDown/cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.784    mpgDown/cnt_reg_n_0_[24]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  mpgDown/cnt_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.892    mpgDown/cnt_reg[24]_i_1__2_n_4
    SLICE_X1Y91          FDRE                                         r  mpgDown/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    mpgDown/Q2_reg_1
    SLICE_X1Y91          FDRE                                         r  mpgDown/cnt_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgDown/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgUp/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgUp/Q2_reg_0
    SLICE_X3Y90          FDRE                                         r  mpgUp/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgUp/cnt_reg[12]/Q
                         net (fo=3, routed)           0.120     1.784    mpgUp/cnt_reg_n_0_[12]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  mpgUp/cnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.892    mpgUp/cnt_reg[12]_i_1__1_n_4
    SLICE_X3Y90          FDRE                                         r  mpgUp/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    mpgUp/Q2_reg_0
    SLICE_X3Y90          FDRE                                         r  mpgUp/cnt_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgUp/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     control/currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     control/currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     control/currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     control/currentState_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     executie/display/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     executie/display/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     executie/display/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     executie/display/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     executie/display/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     control/currentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     control/currentState_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     executie/display/cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     executie/display/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     control/currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     control/currentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     control/currentState_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     executie/display/cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     executie/display/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.662ns  (logic 4.468ns (51.584%)  route 4.194ns (48.416%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X4Y92          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.897     1.664    executie/display/displayValueAtCount[1]
    SLICE_X4Y92          LUT4 (Prop_lut4_I3_O)        0.124     1.788 r  executie/display/segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.297     5.085    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.662 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.662    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.679ns (55.496%)  route 3.753ns (44.504%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X4Y92          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.895     1.662    executie/display/displayValueAtCount[1]
    SLICE_X4Y92          LUT4 (Prop_lut4_I3_O)        0.154     1.816 r  executie/display/segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.857     4.674    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.432 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.432    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 4.452ns (55.176%)  route 3.617ns (44.824%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X4Y92          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.882     1.649    executie/display/displayValueAtCount[3]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.124     1.773 r  executie/display/segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.734     4.508    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.068 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.068    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.677ns (58.921%)  route 3.261ns (41.079%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X4Y92          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.885     1.652    executie/display/displayValueAtCount[3]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.152     1.804 r  executie/display/segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.376     4.180    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.938 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.938    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.425ns (58.078%)  route 3.194ns (41.922%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X4Y92          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.885     1.652    executie/display/displayValueAtCount[3]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.124     1.776 r  executie/display/segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.309     4.085    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.618 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.618    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.658ns (63.261%)  route 2.705ns (36.739%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X4Y92          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.882     1.649    executie/display/displayValueAtCount[3]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.152     1.801 r  executie/display/segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.823     3.624    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.364 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.364    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.384ns (59.890%)  route 2.936ns (40.110%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X4Y92          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.895     1.662    executie/display/displayValueAtCount[1]
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.786 r  executie/display/segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.041     3.827    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.320 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.320    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/introduCaractereLED_reg/G
                            (positive level-sensitive latch)
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 4.298ns (71.995%)  route 1.672ns (28.005%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  control/introduCaractereLED_reg/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  control/introduCaractereLED_reg/Q
                         net (fo=1, routed)           1.672     2.435    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.970 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000     5.970    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/nextState[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.171ns  (logic 1.627ns (38.998%)  route 2.544ns (61.002%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.602     3.079    control/reset_IBUF
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.149     3.228 f  control/nextState[1]_LDC_i_1/O
                         net (fo=2, routed)           0.943     4.171    control/nextState[1]_LDC_i_1_n_0
    SLICE_X6Y93          FDPE                                         f  control/nextState[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/nextState[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.920ns  (logic 1.632ns (41.619%)  route 2.289ns (58.381%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.597     3.074    control/reset_IBUF
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.154     3.228 f  control/nextState[3]_LDC_i_1/O
                         net (fo=2, routed)           0.692     3.920    control/nextState[3]_LDC_i_1_n_0
    SLICE_X4Y96          FDPE                                         f  control/nextState[3]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.535%)  route 0.148ns (47.465%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=6, routed)           0.148     0.312    executie/ram_CifreCurente/Q[2]
    SLICE_X5Y93          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.328%)  route 0.149ns (47.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[3]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/ram_Controller/data2_reg[3]/Q
                         net (fo=4, routed)           0.149     0.313    executie/ram_CifreCurente/Q[3]
    SLICE_X5Y93          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Controller/data1_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[0]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/ram_Controller/data1_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    control/data1_reg[0]__0_0[0]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  control/data1[0]__0_i_1/O
                         net (fo=1, routed)           0.000     0.321    executie/ram_Controller/data1_reg[0]__0_0[0]
    SLICE_X2Y94          FDRE                                         r  executie/ram_Controller/data1_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.726%)  route 0.159ns (49.274%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=8, routed)           0.159     0.323    executie/ram_CifreCurente/Q[1]
    SLICE_X5Y93          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[0]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Cifru/memory_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.164ns (49.808%)  route 0.165ns (50.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[0]__0/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/ram_Controller/data1_reg[0]__0/Q
                         net (fo=10, routed)          0.165     0.329    executie/ram_Cifru/Q[0]
    SLICE_X4Y93          LDCE                                         r  executie/ram_Cifru/memory_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[2]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Controller/data1_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.734%)  route 0.160ns (46.266%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[2]__0/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  executie/ram_Controller/data1_reg[2]__0/Q
                         net (fo=6, routed)           0.160     0.301    executie/ram_Controller/data1_reg[3]__0_0[2]
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  executie/ram_Controller/data1[3]__0_i_1/O
                         net (fo=1, routed)           0.000     0.346    executie/ram_Controller/p_0_in__0[3]
    SLICE_X1Y95          FDRE                                         r  executie/ram_Controller/data1_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Controller/data2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]__0/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/ram_Controller/data2_reg[2]__0/Q
                         net (fo=1, routed)           0.143     0.307    executie/ram_Controller/data2_reg[2]__0_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.352 r  executie/ram_Controller/data2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    executie/ram_Controller/data2[2]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  executie/ram_Controller/data2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[2]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Controller/data1_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[2]__0/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  executie/ram_Controller/data1_reg[2]__0/Q
                         net (fo=6, routed)           0.170     0.311    executie/ram_Controller/data1_reg[3]__0_0[2]
    SLICE_X1Y95          LUT5 (Prop_lut5_I2_O)        0.045     0.356 r  executie/ram_Controller/data1[2]__0_i_1/O
                         net (fo=1, routed)           0.000     0.356    executie/ram_Controller/p_0_in__0[2]
    SLICE_X1Y95          FDRE                                         r  executie/ram_Controller/data1_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Controller/data2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[0]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  executie/ram_Controller/data2_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    control/data2_reg[1]__0[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  control/data2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    executie/ram_Controller/data2_reg[0]_0[0]
    SLICE_X1Y95          FDRE                                         r  executie/ram_Controller/data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.164ns (44.412%)  route 0.205ns (55.588%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=6, routed)           0.205     0.369    executie/ram_CifreCurente/Q[2]
    SLICE_X4Y94          LDCE                                         r  executie/ram_CifreCurente/memory_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 4.292ns (53.089%)  route 3.793ns (46.911%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.723     5.326    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.419     5.745 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.643     6.387    executie/display/count[1]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.299     6.686 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.150     9.837    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.411 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.411    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 4.390ns (54.360%)  route 3.686ns (45.640%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  control/currentState_reg[2]/Q
                         net (fo=23, routed)          1.213     7.058    control/currentState[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.148     7.206 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=10, routed)          2.473     9.679    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.724    13.403 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    13.403    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.349ns (58.584%)  route 3.074ns (41.416%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.723     5.326    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          1.014     6.796    executie/display/count[0]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.154     6.950 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.060     9.010    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.739    12.748 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.748    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.116ns (57.487%)  route 3.044ns (42.513%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.723     5.326    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          1.014     6.796    executie/display/count[0]
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.124     6.920 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.029     8.949    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.485 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.485    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.471ns  (logic 0.766ns (22.068%)  route 2.705ns (77.932%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  control/currentState_reg[1]/Q
                         net (fo=24, routed)          0.851     6.696    control/currentState[1]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.820 r  control/displayValueAtCount_reg[3]_i_3/O
                         net (fo=9, routed)           1.372     8.192    executie/display/displayValueAtCount_reg[0]_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124     8.316 r  executie/display/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.482     8.798    executie/display/displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X4Y92          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.103ns  (logic 0.766ns (24.685%)  route 2.337ns (75.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  control/currentState_reg[1]/Q
                         net (fo=24, routed)          0.851     6.696    control/currentState[1]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.820 r  control/displayValueAtCount_reg[3]_i_3/O
                         net (fo=9, routed)           1.014     7.834    executie/display/displayValueAtCount_reg[0]_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.958 r  executie/display/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.472     8.430    executie/display/displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X4Y92          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.082ns  (logic 1.022ns (33.157%)  route 2.060ns (66.843%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  control/currentState_reg[2]/Q
                         net (fo=23, routed)          1.213     7.058    control/currentState[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.148     7.206 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.847     8.053    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X1Y94          LUT5 (Prop_lut5_I2_O)        0.356     8.409 r  executie/ram_Controller/data1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.409    executie/ram_Controller/data1[3]
    SLICE_X1Y94          FDRE                                         r  executie/ram_Controller/data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.054ns  (logic 0.994ns (32.544%)  route 2.060ns (67.456%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  control/currentState_reg[2]/Q
                         net (fo=23, routed)          1.213     7.058    control/currentState[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.148     7.206 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.847     8.053    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.328     8.381 r  executie/ram_Controller/data1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.381    executie/ram_Controller/data1[2]
    SLICE_X1Y94          FDRE                                         r  executie/ram_Controller/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.005ns  (logic 0.994ns (33.076%)  route 2.011ns (66.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  control/currentState_reg[2]/Q
                         net (fo=23, routed)          1.213     7.058    control/currentState[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.148     7.206 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.798     8.004    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X1Y95          LUT5 (Prop_lut5_I1_O)        0.328     8.332 r  executie/ram_Controller/data1[2]__0_i_1/O
                         net (fo=1, routed)           0.000     8.332    executie/ram_Controller/p_0_in__0[2]
    SLICE_X1Y95          FDRE                                         r  executie/ram_Controller/data1_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.002ns  (logic 0.994ns (33.109%)  route 2.008ns (66.891%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  control/currentState_reg[2]/Q
                         net (fo=23, routed)          1.213     7.058    control/currentState[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.148     7.206 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.795     8.001    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.329 r  executie/ram_Controller/data1[1]__0_i_1/O
                         net (fo=1, routed)           0.000     8.329    executie/ram_Controller/p_0_in__0[1]
    SLICE_X1Y95          FDRE                                         r  executie/ram_Controller/data1_reg[1]__0/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.186ns (41.653%)  route 0.261ns (58.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/currentState_reg[3]/Q
                         net (fo=24, routed)          0.261     1.924    control/currentState[3]
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.969 r  control/data2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.969    executie/ram_Controller/data2_reg[0]_0[0]
    SLICE_X1Y95          FDRE                                         r  executie/ram_Controller/data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.209ns (43.173%)  route 0.275ns (56.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  control/currentState_reg[0]/Q
                         net (fo=24, routed)          0.275     1.961    control/currentState[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.045     2.006 r  control/data2[1]__0_i_1/O
                         net (fo=1, routed)           0.000     2.006    executie/ram_Controller/data2_reg[1]__0_0[1]
    SLICE_X2Y95          FDRE                                         r  executie/ram_Controller/data2_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.209ns (43.162%)  route 0.275ns (56.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  control/currentState_reg[1]/Q
                         net (fo=24, routed)          0.275     1.962    control/currentState[1]
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.045     2.007 r  control/data1[0]__0_i_1/O
                         net (fo=1, routed)           0.000     2.007    executie/ram_Controller/data1_reg[0]__0_0[0]
    SLICE_X2Y94          FDRE                                         r  executie/ram_Controller/data1_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.209ns (41.633%)  route 0.293ns (58.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  control/currentState_reg[1]/Q
                         net (fo=24, routed)          0.293     1.979    control/currentState[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     2.024 r  control/data1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.024    executie/ram_Controller/D[1]
    SLICE_X2Y95          FDRE                                         r  executie/ram_Controller/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[0]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.457%)  route 0.324ns (63.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/currentState_reg[3]/Q
                         net (fo=24, routed)          0.156     1.820    control/currentState[3]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.865 f  control/nextState[0]_LDC_i_2/O
                         net (fo=2, routed)           0.168     2.033    control/nextState[0]_LDC_i_2_n_0
    SLICE_X6Y94          FDCE                                         f  control/nextState[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.457%)  route 0.324ns (63.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/currentState_reg[3]/Q
                         net (fo=24, routed)          0.156     1.820    control/currentState[3]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.865 f  control/nextState[0]_LDC_i_2/O
                         net (fo=2, routed)           0.168     2.033    control/nextState[0]_LDC_i_2_n_0
    SLICE_X7Y94          LDCE                                         f  control/nextState[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.227ns (43.694%)  route 0.293ns (56.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.177     1.826    executie/display/count[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.099     1.925 r  executie/display/displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.041    executie/display/displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X4Y92          LDCE                                         r  executie/display/displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.227ns (43.673%)  route 0.293ns (56.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.178     1.827    executie/display/count[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.099     1.926 r  executie/display/displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.115     2.041    executie/display/displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X4Y92          LDCE                                         r  executie/display/displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.930%)  route 0.346ns (65.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/currentState_reg[3]/Q
                         net (fo=24, routed)          0.227     1.891    control/currentState[3]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.936 f  control/nextState[3]_LDC_i_2/O
                         net (fo=1, routed)           0.119     2.055    control/nextState[3]_LDC_i_2_n_0
    SLICE_X5Y95          LDCE                                         f  control/nextState[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.227ns (40.745%)  route 0.330ns (59.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.186     1.835    executie/display/count[1]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.099     1.934 r  executie/display/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.144     2.078    executie/display/displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X4Y92          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.570ns  (logic 1.477ns (57.465%)  route 1.093ns (42.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           1.093     2.570    mpgAddCifra/addCifra_IBUF
    SLICE_X6Y87          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.599     5.022    mpgAddCifra/Q2_reg_0
    SLICE_X6Y87          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 1.486ns (58.654%)  route 1.047ns (41.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  up_IBUF_inst/O
                         net (fo=1, routed)           1.047     2.533    mpgUp/up_IBUF
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602     5.025    mpgUp/Q2_reg_0
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 1.480ns (60.777%)  route 0.955ns (39.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  down_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.435    mpgDown/down_IBUF
    SLICE_X0Y87          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.601     5.024    mpgDown/Q2_reg_1
    SLICE_X0Y87          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.914ns  (logic 0.953ns (49.779%)  route 0.961ns (50.221%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X2Y93          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  executie/comparator_a/match_reg/Q
                         net (fo=5, routed)           0.961     1.790    executie/display/match
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    executie/display/count[0]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602     5.025    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 control/nextState[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.704ns  (logic 0.891ns (52.283%)  route 0.813ns (47.717%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          LDCE                         0.000     0.000 r  control/nextState[1]_LDC/G
    SLICE_X5Y96          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  control/nextState[1]_LDC/Q
                         net (fo=1, routed)           0.813     1.580    control/nextState[1]_LDC_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.124     1.704 r  control/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.704    control/currentState[1]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/C

Slack:                    inf
  Source:                 control/nextState[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.616ns  (logic 0.885ns (54.763%)  route 0.731ns (45.237%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          LDCE                         0.000     0.000 r  control/nextState[0]_LDC/G
    SLICE_X7Y94          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/nextState[0]_LDC/Q
                         net (fo=1, routed)           0.731     1.492    control/nextState[0]_LDC_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.124     1.616 r  control/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.616    control/currentState[0]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 control/nextState[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.642ns (49.302%)  route 0.660ns (50.698%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE                         0.000     0.000 r  control/nextState[2]_P/C
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  control/nextState[2]_P/Q
                         net (fo=1, routed)           0.660     1.178    control/nextState[2]_P_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.302 r  control/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.302    control/currentState[2]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/C

Slack:                    inf
  Source:                 control/nextState[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.580ns (47.129%)  route 0.651ns (52.871%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDPE                         0.000     0.000 r  control/nextState[3]_P/C
    SLICE_X4Y96          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control/nextState[3]_P/Q
                         net (fo=1, routed)           0.651     1.107    control/nextState[3]_P_n_0
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.231 r  control/currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.231    control/currentState[3]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    control/CLK
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/nextState[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.270ns (74.771%)  route 0.091ns (25.229%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          LDCE                         0.000     0.000 r  control/nextState[2]_LDC/G
    SLICE_X7Y95          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  control/nextState[2]_LDC/Q
                         net (fo=1, routed)           0.091     0.316    control/nextState[2]_LDC_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.361 r  control/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    control/currentState[2]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[2]/C

Slack:                    inf
  Source:                 control/nextState[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.268ns (73.451%)  route 0.097ns (26.549%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          LDCE                         0.000     0.000 r  control/nextState[3]_LDC/G
    SLICE_X5Y95          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  control/nextState[3]_LDC/Q
                         net (fo=1, routed)           0.097     0.320    control/nextState[3]_LDC_n_0
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  control/currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    control/currentState[3]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    control/CLK
    SLICE_X4Y95          FDRE                                         r  control/currentState_reg[3]/C

Slack:                    inf
  Source:                 control/nextState[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.333%)  route 0.223ns (51.667%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDPE                         0.000     0.000 r  control/nextState[1]_P/C
    SLICE_X6Y93          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  control/nextState[1]_P/Q
                         net (fo=1, routed)           0.223     0.387    control/nextState[1]_P_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.045     0.432 r  control/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.432    control/currentState[1]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[1]/C

Slack:                    inf
  Source:                 control/nextState[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            control/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.638%)  route 0.281ns (57.362%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE                         0.000     0.000 r  control/nextState[0]_C/C
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  control/nextState[0]_C/Q
                         net (fo=1, routed)           0.281     0.445    control/nextState[0]_C_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.045     0.490 r  control/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.490    control/currentState[0]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    control/CLK
    SLICE_X6Y95          FDRE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.248ns (39.341%)  route 0.382ns (60.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  down_IBUF_inst/O
                         net (fo=1, routed)           0.382     0.630    mpgDown/down_IBUF
    SLICE_X0Y87          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    mpgDown/Q2_reg_1
    SLICE_X0Y87          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.289ns (45.767%)  route 0.342ns (54.233%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X2Y93          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  executie/comparator_a/match_reg/Q
                         net (fo=5, routed)           0.342     0.586    executie/display/match
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.045     0.631 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    executie/display/count[0]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    executie/display/cnt_reg[31]_0
    SLICE_X5Y91          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.254ns (38.955%)  route 0.397ns (61.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.397     0.651    mpgUp/up_IBUF
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    mpgUp/Q2_reg_0
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.244ns (36.905%)  route 0.418ns (63.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           0.418     0.662    mpgAddCifra/addCifra_IBUF
    SLICE_X6Y87          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.870     2.035    mpgAddCifra/Q2_reg_0
    SLICE_X6Y87          FDRE                                         r  mpgAddCifra/Q1_reg/C





