module d latch_tb;
reg en,rst,d;
wire q,qb;
d latch uut (en,rst,d,q,qb);
initial
begin
en=0;
rst=1;
d=0;
#10;
rst=0;
en=1;
d=0;
#10;
d=1;
#20;
d=0;
end 
endmodule