

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 20:11:11 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lab4_MatrixMult
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.470 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_loop         |       36|       36|        18|          -|          -|     2|    no    |
        | + Col_loop        |       16|       16|         8|          -|          -|     2|    no    |
        |  ++ Product_loop  |        6|        6|         3|          -|          -|     2|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_1_1), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_1_0), !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_0_1), !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_0_0), !map !24"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_1_1), !map !29"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_1_0), !map !33"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_0_1), !map !37"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_0_0), !map !41"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_1_1), !map !45"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_1_0), !map !49"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_0_1), !map !53"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_0_0), !map !57"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.66ns)   --->   "br label %1" [matrix_mult.cpp:26]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_loop_end ]"   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.93ns)   --->   "%icmp_ln26 = icmp eq i2 %r_0, -2" [matrix_mult.cpp:26]   --->   Operation 22 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%r = add i2 %r_0, 1" [matrix_mult.cpp:26]   --->   Operation 24 'add' 'r' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %5, label %Row_loop_begin" [matrix_mult.cpp:26]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [matrix_mult.cpp:26]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [matrix_mult.cpp:26]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %r_0 to i1" [matrix_mult.cpp:32]   --->   Operation 28 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "br label %2" [matrix_mult.cpp:28]   --->   Operation 29 'br' <Predicate = (!icmp_ln26)> <Delay = 1.66>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [matrix_mult.cpp:37]   --->   Operation 30 'ret' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_loop_begin ], [ %c, %Col_loop_end ]"   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.93ns)   --->   "%icmp_ln28 = icmp eq i2 %c_0, -2" [matrix_mult.cpp:28]   --->   Operation 32 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%c = add i2 %c_0, 1" [matrix_mult.cpp:28]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %Row_loop_end, label %Col_loop_begin" [matrix_mult.cpp:28]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [matrix_mult.cpp:28]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [matrix_mult.cpp:28]   --->   Operation 37 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%mat_a_1_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_1_1)" [matrix_mult.cpp:32]   --->   Operation 38 'read' 'mat_a_1_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%mat_a_1_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_1_0)" [matrix_mult.cpp:32]   --->   Operation 39 'read' 'mat_a_1_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i2 %c_0 to i1" [matrix_mult.cpp:32]   --->   Operation 40 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%mat_b_1_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_1_1)" [matrix_mult.cpp:32]   --->   Operation 41 'read' 'mat_b_1_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%mat_b_1_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_1_0)" [matrix_mult.cpp:32]   --->   Operation 42 'read' 'mat_b_1_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%mat_b_0_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_0_1)" [matrix_mult.cpp:32]   --->   Operation 43 'read' 'mat_b_0_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%mat_b_0_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_0_0)" [matrix_mult.cpp:32]   --->   Operation 44 'read' 'mat_b_0_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mat_a_0_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_0_1)" [matrix_mult.cpp:32]   --->   Operation 45 'read' 'mat_a_0_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%mat_a_0_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_0_0)" [matrix_mult.cpp:32]   --->   Operation 46 'read' 'mat_a_0_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.79ns)   --->   "%select_ln32_2 = select i1 %trunc_ln32_1, i32 %mat_b_1_1_read, i32 %mat_b_1_0_read" [matrix_mult.cpp:32]   --->   Operation 47 'select' 'select_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%select_ln32_3 = select i1 %trunc_ln32_1, i32 %mat_b_0_1_read, i32 %mat_b_0_0_read" [matrix_mult.cpp:32]   --->   Operation 48 'select' 'select_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "br label %3" [matrix_mult.cpp:31]   --->   Operation 49 'br' <Predicate = (!icmp_ln28)> <Delay = 1.66>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp) nounwind" [matrix_mult.cpp:36]   --->   Operation 50 'specregionend' 'empty_5' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [matrix_mult.cpp:26]   --->   Operation 51 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %Col_loop_begin ], [ %sum, %_ifconv ]"   --->   Operation 52 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_0 = phi i2 [ 0, %Col_loop_begin ], [ %p, %_ifconv ]"   --->   Operation 53 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.93ns)   --->   "%icmp_ln31 = icmp eq i2 %p_0, -2" [matrix_mult.cpp:31]   --->   Operation 54 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%p = add i2 %p_0, 1" [matrix_mult.cpp:31]   --->   Operation 56 'add' 'p' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %4, label %_ifconv" [matrix_mult.cpp:31]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i2 %p_0 to i1" [matrix_mult.cpp:32]   --->   Operation 58 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_4)   --->   "%select_ln32 = select i1 %trunc_ln32_2, i32 %mat_a_1_1_read, i32 %mat_a_1_0_read" [matrix_mult.cpp:32]   --->   Operation 59 'select' 'select_ln32' <Predicate = (!icmp_ln31 & trunc_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %trunc_ln32_2, i32 %mat_a_0_1_read, i32 %mat_a_0_0_read" [matrix_mult.cpp:32]   --->   Operation 60 'select' 'select_ln32_1' <Predicate = (!icmp_ln31 & !trunc_ln32)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln32_4 = select i1 %trunc_ln32, i32 %select_ln32, i32 %select_ln32_1" [matrix_mult.cpp:32]   --->   Operation 61 'select' 'select_ln32_4' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.79ns)   --->   "%select_ln32_5 = select i1 %trunc_ln32_2, i32 %select_ln32_2, i32 %select_ln32_3" [matrix_mult.cpp:32]   --->   Operation 62 'select' 'select_ln32_5' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %trunc_ln32, label %branch17, label %branch06" [matrix_mult.cpp:34]   --->   Operation 63 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %trunc_ln32_1, label %branch115, label %branch013" [matrix_mult.cpp:34]   --->   Operation 64 'br' <Predicate = (icmp_ln31 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_0_0, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 65 'write' <Predicate = (icmp_ln31 & !trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %branch0612" [matrix_mult.cpp:34]   --->   Operation 66 'br' <Predicate = (icmp_ln31 & !trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_0_1, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 67 'write' <Predicate = (icmp_ln31 & !trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %branch0612" [matrix_mult.cpp:34]   --->   Operation 68 'br' <Predicate = (icmp_ln31 & !trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %Col_loop_end" [matrix_mult.cpp:34]   --->   Operation 69 'br' <Predicate = (icmp_ln31 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %trunc_ln32_1, label %branch116, label %branch014" [matrix_mult.cpp:34]   --->   Operation 70 'br' <Predicate = (icmp_ln31 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_1_0, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 71 'write' <Predicate = (icmp_ln31 & trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %branch1713" [matrix_mult.cpp:34]   --->   Operation 72 'br' <Predicate = (icmp_ln31 & trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_1_1, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 73 'write' <Predicate = (icmp_ln31 & trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %branch1713" [matrix_mult.cpp:34]   --->   Operation 74 'br' <Predicate = (icmp_ln31 & trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %Col_loop_end" [matrix_mult.cpp:34]   --->   Operation 75 'br' <Predicate = (icmp_ln31 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [matrix_mult.cpp:35]   --->   Operation 76 'specregionend' 'empty_4' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %2" [matrix_mult.cpp:28]   --->   Operation 77 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 78 [1/1] (8.47ns)   --->   "%mul_ln32 = mul nsw i32 %select_ln32_4, %select_ln32_5" [matrix_mult.cpp:32]   --->   Operation 78 'mul' 'mul_ln32' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [matrix_mult.cpp:31]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.70ns)   --->   "%sum = add nsw i32 %mul_ln32, %sum_0" [matrix_mult.cpp:32]   --->   Operation 80 'add' 'sum' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %3" [matrix_mult.cpp:31]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', matrix_mult.cpp:26) [28]  (1.66 ns)

 <State 2>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', matrix_mult.cpp:28) [39]  (1.66 ns)

 <State 3>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', matrix_mult.cpp:32) [60]  (1.66 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	'phi' operation ('p') with incoming values : ('p', matrix_mult.cpp:31) [61]  (0 ns)
	'select' operation ('select_ln32_1', matrix_mult.cpp:32) [70]  (0.796 ns)
	'select' operation ('select_ln32_4', matrix_mult.cpp:32) [71]  (0.796 ns)

 <State 5>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln32', matrix_mult.cpp:32) [73]  (8.47 ns)

 <State 6>: 2.7ns
The critical path consists of the following:
	'add' operation ('sum', matrix_mult.cpp:32) [74]  (2.7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
