<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<svg
   viewBox="0 0 1200 900"
   version="1.1"
   id="svg70"
   sodipodi:docname="gpu_tpu_lpu_comparison.svg"
   inkscape:version="1.4 (86a8ad7, 2024-10-11)"
   inkscape:export-filename="..\images\gpu_tpu_lpu_comparison.webp"
   inkscape:export-xdpi="96"
   inkscape:export-ydpi="96"
   xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape"
   xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd"
   xmlns="http://www.w3.org/2000/svg"
   xmlns:svg="http://www.w3.org/2000/svg">
  <sodipodi:namedview
     id="namedview70"
     pagecolor="#ffffff"
     bordercolor="#666666"
     borderopacity="1.0"
     inkscape:showpageshadow="2"
     inkscape:pageopacity="0.0"
     inkscape:pagecheckerboard="0"
     inkscape:deskcolor="#d1d1d1"
     inkscape:zoom="0.95"
     inkscape:cx="600"
     inkscape:cy="450"
     inkscape:window-width="1920"
     inkscape:window-height="1057"
     inkscape:window-x="-8"
     inkscape:window-y="-8"
     inkscape:window-maximized="1"
     inkscape:current-layer="svg70" />
  <defs
     id="defs1">
    <style
       id="style1">
      .title-text { font-family: Arial, sans-serif; font-size: 24px; font-weight: bold; fill: #333; text-anchor: middle; }
      .header-text { font-family: Arial, sans-serif; font-size: 16px; font-weight: bold; fill: white; text-anchor: middle; }
      .layer-text { font-family: Arial, sans-serif; font-size: 12px; fill: white; text-anchor: middle; }
      .detail-text { font-family: Arial, sans-serif; font-size: 9px; fill: white; text-anchor: middle; }
      .spec-text { font-family: Arial, sans-serif; font-size: 10px; fill: #333; }
      .conv-highlight { stroke: #ff4444; stroke-width: 3; fill: none; stroke-dasharray: 5,5; }
    </style>
  </defs>
  <!-- Title -->
  <text
     x="600"
     y="30"
     class="title-text"
     id="text1">Comparação entre Arquiteturas: GPU vs TPU vs LPU</text>
  <!-- GPU Column -->
  <g
     transform="translate(50, 60)"
     id="g17">
    <!-- GPU Header -->
    <rect
       x="0"
       y="0"
       width="300"
       height="40"
       rx="8"
       fill="#4CAF50"
       id="rect1" />
    <text
       x="150"
       y="25"
       class="header-text"
       id="text2">GPU (NVIDIA Hopper H100)</text>
    <!-- Application Layer -->
    <rect
       x="0"
       y="50"
       width="300"
       height="35"
       fill="#f44336"
       id="rect2" />
    <text
       x="150"
       y="70"
       class="layer-text"
       id="text3">Camada de Aplicação</text>
    <text
       x="150"
       y="82"
       class="detail-text"
       id="text4">Deep Learning Frameworks • CUDA Applications</text>
    <!-- Arrow -->
    <polygon
       points="140,90 150,100 160,90"
       fill="#333"
       id="polygon4" />
    <!-- CUDA Runtime & Libraries -->
    <rect
       x="0"
       y="105"
       width="145"
       height="50"
       fill="#2196F3"
       id="rect4" />
    <text
       x="72"
       y="125"
       class="layer-text"
       id="text5">CUDA Runtime</text>
    <text
       x="72"
       y="138"
       class="detail-text"
       id="text6">Thread Blocks</text>
    <text
       x="72"
       y="148"
       class="detail-text"
       id="text7">Warp Scheduling</text>
    <rect
       x="155"
       y="105"
       width="145"
       height="50"
       fill="#FF9800"
       id="rect7" />
    <text
       x="227"
       y="125"
       class="layer-text"
       id="text8">cuDNN • cuBLAS</text>
    <text
       x="227"
       y="138"
       class="detail-text"
       id="text9">Tensor Operations</text>
    <text
       x="227"
       y="148"
       class="detail-text"
       id="text10">Matrix Libraries</text>
    <!-- Arrow -->
    <polygon
       points="140,160 150,170 160,160"
       fill="#333"
       id="polygon10" />
    <!-- Streaming Multiprocessors -->
    <rect
       x="0"
       y="175"
       width="300"
       height="60"
       fill="#9C27B0"
       id="rect10" />
    <text
       x="150"
       y="195"
       class="layer-text"
       id="text11">132 Streaming Multiprocessors (SMs)</text>
    <text
       x="150"
       y="208"
       class="detail-text"
       id="text12">4 Processing Blocks por SM • 128 CUDA Cores por SM</text>
    <text
       x="150"
       y="218"
       class="detail-text"
       id="text13">4 Tensor Cores Gen4 por SM • 256KB L1/Shared Memory</text>
    <!-- Convolution Operation Highlight -->
    <rect
       x="5"
       y="225"
       width="290"
       height="25"
       class="conv-highlight"
       rx="4"
       id="rect13" />
    <text
       x="150"
       y="240"
       class="detail-text"
       fill="#ff4444"
       id="text14">⚡ Operação de Convolução: Im2Col + GEMM</text>
    <!-- Arrow -->
    <polygon
       points="140,255 150,265 160,255"
       fill="#333"
       id="polygon14" />
    <!-- Memory Hierarchy -->
    <rect
       x="0"
       y="270"
       width="300"
       height="45"
       fill="#607D8B"
       id="rect14" />
    <text
       x="150"
       y="290"
       class="layer-text"
       id="text15">Hierarquia de Memória</text>
    <text
       x="150"
       y="303"
       class="detail-text"
       id="text16">L2 Cache: 50MB • HBM3: 80GB @ 3.35TB/s</text>
    <!-- Arrow -->
    <polygon
       points="140,320 150,330 160,320"
       fill="#333"
       id="polygon16" />
    <!-- Hardware Layer -->
    <rect
       x="0"
       y="335"
       width="300"
       height="35"
       fill="#37474F"
       id="rect16" />
    <text
       x="150"
       y="355"
       class="layer-text"
       id="text17">Hardware: TSMC 4N • 80B transistors</text>
  </g>
  <!-- TPU Column -->
  <g
     transform="translate(450, 60)"
     id="g33">
    <!-- TPU Header -->
    <rect
       x="0"
       y="0"
       width="300"
       height="40"
       rx="8"
       fill="#2196F3"
       id="rect17" />
    <text
       x="150"
       y="25"
       class="header-text"
       id="text18">TPU (Google v6e Trillium)</text>
    <!-- Application Layer -->
    <rect
       x="0"
       y="50"
       width="300"
       height="35"
       fill="#f44336"
       id="rect18" />
    <text
       x="150"
       y="70"
       class="layer-text"
       id="text19">Camada de Aplicação</text>
    <text
       x="150"
       y="82"
       class="detail-text"
       id="text20">JAX • TensorFlow • PyTorch/XLA</text>
    <!-- Arrow -->
    <polygon
       points="140,90 150,100 160,90"
       fill="#333"
       id="polygon20" />
    <!-- XLA Compiler & Libraries -->
    <rect
       x="0"
       y="105"
       width="145"
       height="50"
       fill="#FF9800"
       id="rect20" />
    <text
       x="72"
       y="125"
       class="layer-text"
       id="text21">XLA Compiler</text>
    <text
       x="72"
       y="138"
       class="detail-text"
       id="text22">Graph Optimization</text>
    <text
       x="72"
       y="148"
       class="detail-text"
       id="text23">Memory Tiling</text>
    <rect
       x="155"
       y="105"
       width="145"
       height="50"
       fill="#4CAF50"
       id="rect23" />
    <text
       x="227"
       y="125"
       class="layer-text"
       id="text24">Vector Processing</text>
    <text
       x="227"
       y="138"
       class="detail-text"
       id="text25">2048 ALUs</text>
    <text
       x="227"
       y="148"
       class="detail-text"
       id="text26">Element-wise Ops</text>
    <!-- Arrow -->
    <polygon
       points="140,160 150,170 160,160"
       fill="#333"
       id="polygon26" />
    <!-- Matrix Units -->
    <rect
       x="0"
       y="175"
       width="300"
       height="60"
       fill="#9C27B0"
       id="rect26" />
    <text
       x="150"
       y="195"
       class="layer-text"
       id="text27">2 Matrix Units (MXU) por TensorCore</text>
    <text
       x="150"
       y="208"
       class="detail-text"
       id="text28">256×256 Systolic Array • 65,536 MAC Units por MXU</text>
    <text
       x="150"
       y="218"
       class="detail-text"
       id="text29">Weight-Stationary Dataflow • bf16 × FP32 accumulation</text>
    <!-- Convolution Operation Highlight -->
    <rect
       x="5"
       y="225"
       width="290"
       height="25"
       class="conv-highlight"
       rx="4"
       id="rect29" />
    <text
       x="150"
       y="240"
       class="detail-text"
       fill="#ff4444"
       id="text30">⚡ Operação de Convolução: Im2Col → Systolic Array</text>
    <!-- Arrow -->
    <polygon
       points="140,255 150,265 160,255"
       fill="#333"
       id="polygon30" />
    <!-- Memory Hierarchy -->
    <rect
       x="0"
       y="270"
       width="300"
       height="45"
       fill="#607D8B"
       id="rect30" />
    <text
       x="150"
       y="290"
       class="layer-text"
       id="text31">Hierarquia de Memória</text>
    <text
       x="150"
       y="303"
       class="detail-text"
       id="text32">VMEM: 128MB • HBM: 32GB @ 1.64TB/s • ICI: 3.58Tbps</text>
    <!-- Arrow -->
    <polygon
       points="140,320 150,330 160,320"
       fill="#333"
       id="polygon32" />
    <!-- Hardware Layer -->
    <rect
       x="0"
       y="335"
       width="300"
       height="35"
       fill="#37474F"
       id="rect32" />
    <text
       x="150"
       y="355"
       class="layer-text"
       id="text33">Hardware: Custom Silicon • Pod Interconnect</text>
  </g>
  <!-- LPU Column -->
  <g
     transform="translate(850, 60)"
     id="g49">
    <!-- LPU Header -->
    <rect
       x="0"
       y="0"
       width="300"
       height="40"
       rx="8"
       fill="#FF5722"
       id="rect33" />
    <text
       x="150"
       y="25"
       class="header-text"
       id="text34">LPU (Groq TSP v1)</text>
    <!-- Application Layer -->
    <rect
       x="0"
       y="50"
       width="300"
       height="35"
       fill="#f44336"
       id="rect34" />
    <text
       x="150"
       y="70"
       class="layer-text"
       id="text35">Camada de Aplicação</text>
    <text
       x="150"
       y="82"
       class="detail-text"
       id="text36">Groq SDK • Language Models • Inference APIs</text>
    <!-- Arrow -->
    <polygon
       points="140,90 150,100 160,90"
       fill="#333"
       id="polygon36" />
    <!-- Compiler & Runtime -->
    <rect
       x="0"
       y="105"
       width="145"
       height="50"
       fill="#FF9800"
       id="rect36" />
    <text
       x="72"
       y="125"
       class="layer-text"
       id="text37">Groq Compiler</text>
    <text
       x="72"
       y="138"
       class="detail-text"
       id="text38">Static Scheduling</text>
    <text
       x="72"
       y="148"
       class="detail-text"
       id="text39">Graph Mapping</text>
    <rect
       x="155"
       y="105"
       width="145"
       height="50"
       fill="#9C27B0"
       id="rect39" />
    <text
       x="227"
       y="125"
       class="layer-text"
       id="text40">Instruction Control</text>
    <text
       x="227"
       y="138"
       class="detail-text"
       id="text41">ICU Units</text>
    <text
       x="227"
       y="148"
       class="detail-text"
       id="text42">Deterministic Exec</text>
    <!-- Arrow -->
    <polygon
       points="140,160 150,170 160,160"
       fill="#333"
       id="polygon42" />
    <!-- Functional Slices -->
    <rect
       x="0"
       y="175"
       width="300"
       height="60"
       fill="#2196F3"
       id="rect42" />
    <text
       x="150"
       y="195"
       class="layer-text"
       id="text43">5 Tipos de Functional Slices</text>
    <text
       x="150"
       y="208"
       class="detail-text"
       id="text44">MXM: 409,600 multipliers • VXM: 5,120 Vector ALUs</text>
    <text
       x="150"
       y="218"
       class="detail-text"
       id="text45">SXM: Switch • MEM: PGAS • Streaming Dataflow</text>
    <!-- Convolution Operation Highlight -->
    <rect
       x="5"
       y="225"
       width="290"
       height="25"
       class="conv-highlight"
       rx="4"
       id="rect45" />
    <text
       x="150"
       y="240"
       class="detail-text"
       fill="#ff4444"
       id="text46">⚡ Operação de Convolução: Streaming Execution</text>
    <!-- Arrow -->
    <polygon
       points="140,255 150,265 160,255"
       fill="#333"
       id="polygon46" />
    <!-- Memory Hierarchy -->
    <rect
       x="0"
       y="270"
       width="300"
       height="45"
       fill="#607D8B"
       id="rect46" />
    <text
       x="150"
       y="290"
       class="layer-text"
       id="text47">Memória Unificada</text>
    <text
       x="150"
       y="303"
       class="detail-text"
       id="text48">SRAM: 230MB @ 80TB/s • Flat Hierarchy • No Caches</text>
    <!-- Arrow -->
    <polygon
       points="140,320 150,330 160,320"
       fill="#333"
       id="polygon48" />
    <!-- Hardware Layer -->
    <rect
       x="0"
       y="335"
       width="300"
       height="35"
       fill="#37474F"
       id="rect48" />
    <text
       x="150"
       y="355"
       class="layer-text"
       id="text49">Hardware: TSMC 14nm • Deterministic Design</text>
  </g>
  <!-- Comparison Table -->
  <rect
     x="50"
     y="450"
     width="1100"
     height="30"
     fill="#e0e0e0"
     id="rect49" />
  <text
     x="600"
     y="470"
     class="title-text"
     fill="#333"
     id="text50">Principais Diferenças Arquiteturais</text>
  <g
     transform="translate(50,490)"
     id="g55">
    <rect
       x="0"
       y="0"
       width="120"
       height="25"
       fill="#4caf50"
       id="rect50" />
    <text
       x="60"
       y="17"
       class="layer-text"
       id="text51">Arquitetura GPU:</text>
    <rect
       x="0"
       y="30"
       width="1100"
       height="80"
       fill="#f9f9f9"
       stroke="#dddddd"
       id="rect51" />
    <text
       x="20"
       y="50"
       class="spec-text"
       id="text52">• Paralelismo massivo com 16,896 CUDA cores distribuídos em 132 SMs</text>
    <text
       x="20"
       y="65"
       class="spec-text"
       id="text53">• Hierarquia de memória com cache (L1/L2) e 80GB HBM3 @ 3.35TB/s</text>
    <text
       x="20"
       y="80"
       class="spec-text"
       id="text54">• Execução dinâmica com thread blocks e warp scheduling</text>
    <text
       x="20"
       y="95"
       class="spec-text"
       id="text55">• Convolução via Im2Col transformation seguida de GEMM optimizado</text>
  </g>
  <g
     transform="translate(50,590)"
     id="g60">
    <rect
       x="0"
       y="0"
       width="120"
       height="25"
       fill="#2196f3"
       id="rect55" />
    <text
       x="60"
       y="17"
       class="layer-text"
       id="text56">Arquitetura TPU:</text>
    <rect
       x="0"
       y="30"
       width="1100"
       height="80"
       fill="#f9f9f9"
       stroke="#dddddd"
       id="rect56" />
    <text
       x="20"
       y="50"
       class="spec-text"
       id="text57">• Systolic arrays 256×256 com dataflow weight-stationary especializado</text>
    <text
       x="20"
       y="65"
       class="spec-text"
       id="text58">• Memória gerenciada por software (128MB VMEM) sem cache tradicional</text>
    <text
       x="20"
       y="80"
       class="spec-text"
       id="text59">• Compilador XLA otimiza operações matriciais para arrays sistólicos</text>
    <text
       x="20"
       y="95"
       class="spec-text"
       id="text60">• Convolução mapeada via Im2Col para multiplicação matricial eficiente</text>
  </g>
  <g
     transform="translate(50,690)"
     id="g65">
    <rect
       x="0"
       y="0"
       width="120"
       height="25"
       fill="#ff5722"
       id="rect60" />
    <text
       x="60"
       y="17"
       class="layer-text"
       id="text61">Arquitetura LPU:</text>
    <rect
       x="0"
       y="30"
       width="1100"
       height="80"
       fill="#f9f9f9"
       stroke="#dddddd"
       id="rect61" />
    <text
       x="20"
       y="50"
       class="spec-text"
       id="text62">• Tensor Streaming Processor com 5 tipos de functional slices especializados</text>
    <text
       x="20"
       y="65"
       class="spec-text"
       id="text63">• 230MB SRAM unificado @ 80TB/s sem hierarquia de cache</text>
    <text
       x="20"
       y="80"
       class="spec-text"
       id="text64">• Execução determinística com scheduling estático e latência previsível</text>
    <text
       x="20"
       y="95"
       class="spec-text"
       id="text65">• Convolução via streaming dataflow através de functional slices</text>
  </g>
  <g
     transform="translate(48.947368,811.05263)"
     id="g69">
    <rect
       x="0"
       y="0"
       width="1100"
       height="80"
       fill="#e8f5e8"
       stroke="#4caf50"
       stroke-width="2"
       id="rect65" />
    <text
       x="20"
       y="25"
       class="spec-text"
       style="font-weight:bold"
       id="text66">Performance Comparativa:</text>
    <text
       x="20"
       y="45"
       class="spec-text"
       id="text67">GPU H100: 1,979 TFLOPS (FP8) • 80GB HBM3 • Execução dinâmica</text>
    <text
       x="20"
       y="60"
       class="spec-text"
       id="text68">TPU v6e: 918 TFLOPS (bf16) • 32GB HBM • Systolic arrays especializados</text>
    <text
       x="20"
       y="75"
       class="spec-text"
       id="text69">LPU v1: 750 TOPS (INT8) • 230MB SRAM • Latência determinística &lt;3μs</text>
  </g>
</svg>
