

================================================================
== Vivado HLS Report for 'Conv_16_26_32_3_s'
================================================================
* Date:           Thu May  9 12:57:53 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.337|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  159|  76283701|  159|  76283701|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+----------+----------+-----------+-----------+--------------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  |     Trip     |          |
        |  Loop Name  |   min  |    max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-------------+--------+----------+----------+-----------+-----------+--------------+----------+
        |- Loop 1     |    4611|      4611|         5|          1|          1|          4608|    yes   |
        |- Loop 2     |  600659|  76283693|    600659|          -|          -|    1 ~ 127   |    no    |
        | + Loop 2.1  |   10820|     10820|         6|          1|          1|         10816|    yes   |
        | + Loop 2.2  |  589834|    589834|        13|          2|          1|        294912|    yes   |
        |- Loop 3     |     144|    147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +-------------+--------+----------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 6
  * Pipeline-2: initiation interval (II) = 2, depth = 13
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 15 16 }
  Pipeline-1 : II = 1, D = 6, States = { 19 20 21 22 23 24 }
  Pipeline-2 : II = 2, D = 13, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 }
  Pipeline-3 : II = 1, D = 5, States = { 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_s & !tmp_43)
	18  / (!tmp_s & tmp_43)
	40  / (tmp_s)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	17  / (!tmp_49)
	16  / (tmp_49)
16 --> 
	15  / true
17 --> 
18 --> 
	19  / (tmp_48)
	17  / (!tmp_48)
19 --> 
	25  / (exitcond_flatten7)
	20  / (!exitcond_flatten7)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	19  / true
25 --> 
	26  / true
26 --> 
	39  / (exitcond_flatten6)
	27  / (!exitcond_flatten6)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	26  / true
39 --> 
	18  / true
40 --> 
	45  / (exitcond_flatten5)
	41  / (!exitcond_flatten5)
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	40  / true
45 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:23]   --->   Operation 46 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [CNN_HLS/convolution.h:25]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_57 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:27]   --->   Operation 48 'read' 'tmp_V_57' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 49 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_57)" [CNN_HLS/convolution.h:29]   --->   Operation 49 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 50 [1/1] (2.18ns)   --->   "%tmp_V_59 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:31]   --->   Operation 50 'read' 'tmp_V_59' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 51 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_59)" [CNN_HLS/convolution.h:33]   --->   Operation 51 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 52 [1/1] (2.18ns)   --->   "%tmp_V_61 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:35]   --->   Operation 52 'read' 'tmp_V_61' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_61)" [CNN_HLS/convolution.h:37]   --->   Operation 53 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_63 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:39]   --->   Operation 54 'read' 'tmp_V_63' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_63)" [CNN_HLS/convolution.h:41]   --->   Operation 55 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 56 [1/1] (2.18ns)   --->   "%tmp_V_65 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:43]   --->   Operation 56 'read' 'tmp_V_65' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 57 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_65)" [CNN_HLS/convolution.h:45]   --->   Operation 57 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str102, i32 0, i32 0, [1 x i8]* @p_str103, [1 x i8]* @p_str104, [1 x i8]* @p_str105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str106, [1 x i8]* @p_str107)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([416 x i8]* @A_V_1_0, [416 x i8]* @A_V_1_1, [416 x i8]* @A_V_1_2, [416 x i8]* @A_V_1_3, [416 x i8]* @A_V_1_4, [416 x i8]* @A_V_1_5, [416 x i8]* @A_V_1_6, [416 x i8]* @A_V_1_7, [416 x i8]* @A_V_1_8, [416 x i8]* @A_V_1_9, [416 x i8]* @A_V_1_10, [416 x i8]* @A_V_1_11, [416 x i8]* @A_V_1_12, [416 x i8]* @A_V_1_13, [416 x i8]* @A_V_1_14, [416 x i8]* @A_V_1_15, [416 x i8]* @A_V_1_16, [416 x i8]* @A_V_1_17, [416 x i8]* @A_V_1_18, [416 x i8]* @A_V_1_19, [416 x i8]* @A_V_1_20, [416 x i8]* @A_V_1_21, [416 x i8]* @A_V_1_22, [416 x i8]* @A_V_1_23, [416 x i8]* @A_V_1_24, [416 x i8]* @A_V_1_25, [1 x i8]* @p_str1, [14 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [CNN_HLS/convolution.h:15]   --->   Operation 60 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1536 x i8]* @B_V_1_0, [1536 x i8]* @B_V_1_1, [1536 x i8]* @B_V_1_2, [1 x i8]* @p_str1, [14 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [CNN_HLS/convolution.h:16]   --->   Operation 61 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (2.18ns)   --->   "%tmp_V_67 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:47]   --->   Operation 62 'read' 'tmp_V_67' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 63 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_67)" [CNN_HLS/convolution.h:49]   --->   Operation 63 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 64 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 2" [CNN_HLS/convolution.h:51]   --->   Operation 64 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader362.preheader, label %1" [CNN_HLS/convolution.h:51]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.42ns)   --->   "%tmp_43 = icmp eq i16 %tmp_V, 0" [CNN_HLS/convolution.h:64]   --->   Operation 66 'icmp' 'tmp_43' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp_43, label %.preheader360.preheader, label %5" [CNN_HLS/convolution.h:64]   --->   Operation 67 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_65 to i32" [CNN_HLS/convolution.h:100]   --->   Operation 68 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_61 to i32" [CNN_HLS/convolution.h:100]   --->   Operation 69 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_46 = sext i16 %tmp_V_59 to i32" [CNN_HLS/convolution.h:100]   --->   Operation 70 'sext' 'tmp_46' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_7 : Operation 71 [3/3] (3.89ns)   --->   "%tmp8 = mul i32 %tmp_46, %tmp_46" [CNN_HLS/convolution.h:100]   --->   Operation 71 'mul' 'tmp8' <Predicate = (!tmp_s & !tmp_43)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [3/3] (3.89ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/convolution.h:100]   --->   Operation 72 'mul' 'tmp9' <Predicate = (!tmp_s & !tmp_43)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader360" [CNN_HLS/convolution.h:66]   --->   Operation 73 'br' <Predicate = (!tmp_s & tmp_43)> <Delay = 1.76>
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader362" [CNN_HLS/convolution.h:55]   --->   Operation 74 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 75 [2/3] (3.89ns)   --->   "%tmp8 = mul i32 %tmp_46, %tmp_46" [CNN_HLS/convolution.h:100]   --->   Operation 75 'mul' 'tmp8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [2/3] (3.89ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/convolution.h:100]   --->   Operation 76 'mul' 'tmp9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 77 [1/3] (0.00ns)   --->   "%tmp8 = mul i32 %tmp_46, %tmp_46" [CNN_HLS/convolution.h:100]   --->   Operation 77 'mul' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 78 [1/3] (0.00ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/convolution.h:100]   --->   Operation 78 'mul' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 79 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp9, %tmp8" [CNN_HLS/convolution.h:100]   --->   Operation 79 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 80 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp9, %tmp8" [CNN_HLS/convolution.h:100]   --->   Operation 80 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 81 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp9, %tmp8" [CNN_HLS/convolution.h:100]   --->   Operation 81 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 82 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp9, %tmp8" [CNN_HLS/convolution.h:100]   --->   Operation 82 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 83 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp9, %tmp8" [CNN_HLS/convolution.h:100]   --->   Operation 83 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (1.76ns)   --->   "br label %6" [CNN_HLS/convolution.h:101]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%i7 = phi i31 [ 0, %5 ], [ %i_s, %7 ]" [CNN_HLS/convolution.h:101]   --->   Operation 85 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%i7_cast = zext i31 %i7 to i32" [CNN_HLS/convolution.h:101]   --->   Operation 86 'zext' 'i7_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (2.47ns)   --->   "%tmp_49 = icmp slt i32 %i7_cast, %KER_bound" [CNN_HLS/convolution.h:101]   --->   Operation 87 'icmp' 'tmp_49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (2.52ns)   --->   "%i_s = add i31 %i7, 1" [CNN_HLS/convolution.h:101]   --->   Operation 88 'add' 'i_s' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %tmp_49, label %7, label %.loopexit.loopexit" [CNN_HLS/convolution.h:101]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [CNN_HLS/convolution.h:102]   --->   Operation 90 'specregionbegin' 'tmp_54' <Predicate = (tmp_49)> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:103]   --->   Operation 91 'speclooptripcount' <Predicate = (tmp_49)> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:104]   --->   Operation 92 'specpipeline' <Predicate = (tmp_49)> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (2.18ns)   --->   "%tmp_V_70 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:105]   --->   Operation 93 'read' 'tmp_V_70' <Predicate = (tmp_49)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_70)" [CNN_HLS/convolution.h:106]   --->   Operation 94 'write' <Predicate = (tmp_49)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_54)" [CNN_HLS/convolution.h:107]   --->   Operation 95 'specregionend' 'empty_72' <Predicate = (tmp_49)> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "br label %6" [CNN_HLS/convolution.h:101]   --->   Operation 96 'br' <Predicate = (tmp_49)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 97 'br' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "br label %.loopexit366"   --->   Operation 98 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/convolution.h:109]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 3.40>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_4, %4 ], [ 0, %.preheader360.preheader ]" [CNN_HLS/convolution.h:66]   --->   Operation 100 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [CNN_HLS/convolution.h:66]   --->   Operation 101 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (2.42ns)   --->   "%tmp_48 = icmp slt i16 %num_img_cast, %tmp_V_57" [CNN_HLS/convolution.h:66]   --->   Operation 102 'icmp' 'tmp_48' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 103 [1/1] (1.94ns)   --->   "%num_img_4 = add i15 %num_img, 1" [CNN_HLS/convolution.h:66]   --->   Operation 103 'add' 'num_img_4' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %2, label %.loopexit.loopexit841" [CNN_HLS/convolution.h:66]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [CNN_HLS/convolution.h:67]   --->   Operation 105 'specregionbegin' 'tmp' <Predicate = (tmp_48)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:68]   --->   Operation 106 'speclooptripcount' <Predicate = (tmp_48)> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (1.76ns)   --->   "br label %.preheader358" [CNN_HLS/convolution.h:69]   --->   Operation 107 'br' <Predicate = (tmp_48)> <Delay = 1.76>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 108 'br' <Predicate = (!tmp_48)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 3.18>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i14 [ 0, %2 ], [ %indvar_flatten_next7, %3 ]"   --->   Operation 109 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%j1 = phi i5 [ 0, %2 ], [ %tmp_53_mid2_v, %3 ]" [CNN_HLS/convolution.h:75]   --->   Operation 110 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i10 [ 0, %2 ], [ %indvar_flatten_next6, %3 ]"   --->   Operation 111 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %2 ], [ %k_mid2, %3 ]" [CNN_HLS/convolution.h:71]   --->   Operation 112 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%i2 = phi i5 [ 0, %2 ], [ %i_2, %3 ]"   --->   Operation 113 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (2.20ns)   --->   "%exitcond_flatten7 = icmp eq i14 %indvar_flatten6, -5568"   --->   Operation 114 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (1.81ns)   --->   "%indvar_flatten_next7 = add i14 %indvar_flatten6, 1"   --->   Operation 115 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %.preheader354.preheader, label %.preheader359.preheader"   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (1.77ns)   --->   "%exitcond_flatten4 = icmp eq i10 %indvar_flatten7, 416"   --->   Operation 117 'icmp' 'exitcond_flatten4' <Predicate = (!exitcond_flatten7)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (1.73ns)   --->   "%indvar_flatten44_op = add i10 %indvar_flatten7, 1"   --->   Operation 118 'add' 'indvar_flatten44_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.68ns)   --->   "%indvar_flatten_next6 = select i1 %exitcond_flatten4, i10 1, i10 %indvar_flatten44_op"   --->   Operation 119 'select' 'indvar_flatten_next6' <Predicate = (!exitcond_flatten7)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 9> <Delay = 5.33>
ST_20 : Operation 120 [1/1] (1.78ns)   --->   "%j_7 = add i5 1, %j1" [CNN_HLS/convolution.h:69]   --->   Operation 120 'add' 'j_7' <Predicate = (!exitcond_flatten7 & exitcond_flatten4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (1.21ns)   --->   "%k_mid = select i1 %exitcond_flatten4, i5 0, i5 %k" [CNN_HLS/convolution.h:71]   --->   Operation 121 'select' 'k_mid' <Predicate = (!exitcond_flatten7)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 122 [1/1] (1.21ns)   --->   "%tmp_53_mid2_v = select i1 %exitcond_flatten4, i5 %j_7, i5 %j1" [CNN_HLS/convolution.h:75]   --->   Operation 122 'select' 'tmp_53_mid2_v' <Predicate = (!exitcond_flatten7)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid)   --->   "%not_exitcond_flatten_5 = xor i1 %exitcond_flatten4, true" [CNN_HLS/convolution.h:71]   --->   Operation 123 'xor' 'not_exitcond_flatten_5' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 124 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %i2, -16" [CNN_HLS/convolution.h:71]   --->   Operation 124 'icmp' 'exitcond' <Predicate = (!exitcond_flatten7)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid = and i1 %exitcond, %not_exitcond_flatten_5" [CNN_HLS/convolution.h:71]   --->   Operation 125 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (1.78ns)   --->   "%k_3 = add i5 1, %k_mid" [CNN_HLS/convolution.h:70]   --->   Operation 126 'add' 'k_3' <Predicate = (!exitcond_flatten7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node i2_mid2)   --->   "%tmp_76 = or i1 %exitcond1_mid, %exitcond_flatten4" [CNN_HLS/convolution.h:71]   --->   Operation 127 'or' 'tmp_76' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [1/1] (1.21ns) (out node of the LUT)   --->   "%i2_mid2 = select i1 %tmp_76, i5 0, i5 %i2" [CNN_HLS/convolution.h:71]   --->   Operation 128 'select' 'i2_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 129 [1/1] (1.21ns)   --->   "%k_mid2 = select i1 %exitcond1_mid, i5 %k_3, i5 %k_mid" [CNN_HLS/convolution.h:71]   --->   Operation 129 'select' 'k_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [CNN_HLS/convolution.h:72]   --->   Operation 130 'specregionbegin' 'tmp_56' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_56)" [CNN_HLS/convolution.h:76]   --->   Operation 131 'specregionend' 'empty_69' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i2_mid2, 1" [CNN_HLS/convolution.h:71]   --->   Operation 132 'add' 'i_2' <Predicate = (!exitcond_flatten7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader358" [CNN_HLS/convolution.h:71]   --->   Operation 133 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 1.42>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i5 %i2_mid2 to i10" [CNN_HLS/convolution.h:75]   --->   Operation 134 'zext' 'tmp_57_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_21 : Operation 135 [3/3] (1.05ns)   --->   "%tmp_78 = mul i10 26, %tmp_57_cast" [CNN_HLS/convolution.h:75]   --->   Operation 135 'mul' 'tmp_78' <Predicate = (!exitcond_flatten7)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 136 [1/1] (1.42ns)   --->   "switch i5 %k_mid2, label %branch259 [
    i5 0, label %branch234
    i5 1, label %branch235
    i5 2, label %branch236
    i5 3, label %branch237
    i5 4, label %branch238
    i5 5, label %branch239
    i5 6, label %branch240
    i5 7, label %branch241
    i5 8, label %branch242
    i5 9, label %branch243
    i5 10, label %branch244
    i5 11, label %branch245
    i5 12, label %branch246
    i5 13, label %branch247
    i5 14, label %branch248
    i5 15, label %branch249
    i5 -16, label %branch250
    i5 -15, label %branch251
    i5 -14, label %branch252
    i5 -13, label %branch253
    i5 -12, label %branch254
    i5 -11, label %branch255
    i5 -10, label %branch256
    i5 -9, label %branch257
    i5 -8, label %branch258
  ]" [CNN_HLS/convolution.h:75]   --->   Operation 136 'switch' <Predicate = (!exitcond_flatten7)> <Delay = 1.42>

State 22 <SV = 11> <Delay = 1.05>
ST_22 : Operation 137 [2/3] (1.05ns)   --->   "%tmp_78 = mul i10 26, %tmp_57_cast" [CNN_HLS/convolution.h:75]   --->   Operation 137 'mul' 'tmp_78' <Predicate = (!exitcond_flatten7)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 12> <Delay = 3.02>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_53_mid2_cast = zext i5 %tmp_53_mid2_v to i10" [CNN_HLS/convolution.h:71]   --->   Operation 138 'zext' 'tmp_53_mid2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (2.18ns)   --->   "%tmp_V_74 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:74]   --->   Operation 139 'read' 'tmp_V_74' <Predicate = (!exitcond_flatten7)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_23 : Operation 140 [1/3] (0.00ns)   --->   "%tmp_78 = mul i10 26, %tmp_57_cast" [CNN_HLS/convolution.h:75]   --->   Operation 140 'mul' 'tmp_78' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 141 [1/1] (3.02ns)   --->   "%tmp_81 = add i10 %tmp_78, %tmp_53_mid2_cast" [CNN_HLS/convolution.h:75]   --->   Operation 141 'add' 'tmp_81' <Predicate = (!exitcond_flatten7)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i16 %tmp_V_74 to i8" [CNN_HLS/convolution.h:75]   --->   Operation 142 'trunc' 'tmp_83' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 2.45>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:73]   --->   Operation 143 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_102_cast = sext i10 %tmp_81 to i64" [CNN_HLS/convolution.h:75]   --->   Operation 144 'sext' 'tmp_102_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%A_V_1_0_addr = getelementptr [416 x i8]* @A_V_1_0, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 145 'getelementptr' 'A_V_1_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%A_V_1_1_addr = getelementptr [416 x i8]* @A_V_1_1, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 146 'getelementptr' 'A_V_1_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%A_V_1_10_addr = getelementptr [416 x i8]* @A_V_1_10, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 147 'getelementptr' 'A_V_1_10_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%A_V_1_11_addr = getelementptr [416 x i8]* @A_V_1_11, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 148 'getelementptr' 'A_V_1_11_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%A_V_1_12_addr = getelementptr [416 x i8]* @A_V_1_12, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 149 'getelementptr' 'A_V_1_12_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%A_V_1_13_addr = getelementptr [416 x i8]* @A_V_1_13, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 150 'getelementptr' 'A_V_1_13_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%A_V_1_14_addr = getelementptr [416 x i8]* @A_V_1_14, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 151 'getelementptr' 'A_V_1_14_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%A_V_1_15_addr = getelementptr [416 x i8]* @A_V_1_15, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 152 'getelementptr' 'A_V_1_15_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%A_V_1_16_addr = getelementptr [416 x i8]* @A_V_1_16, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 153 'getelementptr' 'A_V_1_16_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%A_V_1_17_addr = getelementptr [416 x i8]* @A_V_1_17, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 154 'getelementptr' 'A_V_1_17_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%A_V_1_18_addr = getelementptr [416 x i8]* @A_V_1_18, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 155 'getelementptr' 'A_V_1_18_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%A_V_1_19_addr = getelementptr [416 x i8]* @A_V_1_19, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 156 'getelementptr' 'A_V_1_19_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%A_V_1_2_addr = getelementptr [416 x i8]* @A_V_1_2, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 157 'getelementptr' 'A_V_1_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%A_V_1_20_addr = getelementptr [416 x i8]* @A_V_1_20, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 158 'getelementptr' 'A_V_1_20_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%A_V_1_21_addr = getelementptr [416 x i8]* @A_V_1_21, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 159 'getelementptr' 'A_V_1_21_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%A_V_1_22_addr = getelementptr [416 x i8]* @A_V_1_22, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 160 'getelementptr' 'A_V_1_22_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%A_V_1_23_addr = getelementptr [416 x i8]* @A_V_1_23, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 161 'getelementptr' 'A_V_1_23_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%A_V_1_24_addr = getelementptr [416 x i8]* @A_V_1_24, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 162 'getelementptr' 'A_V_1_24_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%A_V_1_25_addr = getelementptr [416 x i8]* @A_V_1_25, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 163 'getelementptr' 'A_V_1_25_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%A_V_1_3_addr = getelementptr [416 x i8]* @A_V_1_3, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 164 'getelementptr' 'A_V_1_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%A_V_1_4_addr = getelementptr [416 x i8]* @A_V_1_4, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 165 'getelementptr' 'A_V_1_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%A_V_1_5_addr = getelementptr [416 x i8]* @A_V_1_5, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 166 'getelementptr' 'A_V_1_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%A_V_1_6_addr = getelementptr [416 x i8]* @A_V_1_6, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 167 'getelementptr' 'A_V_1_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%A_V_1_7_addr = getelementptr [416 x i8]* @A_V_1_7, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 168 'getelementptr' 'A_V_1_7_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%A_V_1_8_addr = getelementptr [416 x i8]* @A_V_1_8, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 169 'getelementptr' 'A_V_1_8_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%A_V_1_9_addr = getelementptr [416 x i8]* @A_V_1_9, i64 0, i64 %tmp_102_cast" [CNN_HLS/convolution.h:75]   --->   Operation 170 'getelementptr' 'A_V_1_9_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_24_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 171 'store' <Predicate = (k_mid2 == 24)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 172 'br' <Predicate = (k_mid2 == 24)> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_23_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 173 'store' <Predicate = (k_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 174 'br' <Predicate = (k_mid2 == 23)> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_22_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 175 'store' <Predicate = (k_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 176 'br' <Predicate = (k_mid2 == 22)> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_21_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 177 'store' <Predicate = (k_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 178 'br' <Predicate = (k_mid2 == 21)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_20_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 179 'store' <Predicate = (k_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 180 'br' <Predicate = (k_mid2 == 20)> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_19_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 181 'store' <Predicate = (k_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 182 'br' <Predicate = (k_mid2 == 19)> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_18_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 183 'store' <Predicate = (k_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 184 'br' <Predicate = (k_mid2 == 18)> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_17_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 185 'store' <Predicate = (k_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 186 'br' <Predicate = (k_mid2 == 17)> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_16_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 187 'store' <Predicate = (k_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 188 'br' <Predicate = (k_mid2 == 16)> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_15_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 189 'store' <Predicate = (k_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 190 'br' <Predicate = (k_mid2 == 15)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_14_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 191 'store' <Predicate = (k_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 192 'br' <Predicate = (k_mid2 == 14)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_13_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 193 'store' <Predicate = (k_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 194 'br' <Predicate = (k_mid2 == 13)> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_12_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 195 'store' <Predicate = (k_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 196 'br' <Predicate = (k_mid2 == 12)> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_11_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 197 'store' <Predicate = (k_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 198 'br' <Predicate = (k_mid2 == 11)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_10_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 199 'store' <Predicate = (k_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 200 'br' <Predicate = (k_mid2 == 10)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_9_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 201 'store' <Predicate = (k_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 202 'br' <Predicate = (k_mid2 == 9)> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_8_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 203 'store' <Predicate = (k_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 204 'br' <Predicate = (k_mid2 == 8)> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_7_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 205 'store' <Predicate = (k_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 206 'br' <Predicate = (k_mid2 == 7)> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_6_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 207 'store' <Predicate = (k_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 208 'br' <Predicate = (k_mid2 == 6)> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_5_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 209 'store' <Predicate = (k_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 210 'br' <Predicate = (k_mid2 == 5)> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_4_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 211 'store' <Predicate = (k_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 212 'br' <Predicate = (k_mid2 == 4)> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_3_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 213 'store' <Predicate = (k_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 214 'br' <Predicate = (k_mid2 == 3)> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_2_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 215 'store' <Predicate = (k_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 216 'br' <Predicate = (k_mid2 == 2)> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_1_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 217 'store' <Predicate = (k_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 218 'br' <Predicate = (k_mid2 == 1)> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_0_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 219 'store' <Predicate = (k_mid2 == 0)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 220 'br' <Predicate = (k_mid2 == 0)> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (2.45ns)   --->   "store i8 %tmp_83, i8* %A_V_1_25_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 221 'store' <Predicate = (k_mid2 == 25) | (k_mid2 == 26) | (k_mid2 == 27) | (k_mid2 == 28) | (k_mid2 == 29) | (k_mid2 == 30) | (k_mid2 == 31)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 222 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/convolution.h:75]   --->   Operation 222 'br' <Predicate = (k_mid2 == 25) | (k_mid2 == 26) | (k_mid2 == 27) | (k_mid2 == 28) | (k_mid2 == 29) | (k_mid2 == 30) | (k_mid2 == 31)> <Delay = 0.00>

State 25 <SV = 9> <Delay = 1.76>
ST_25 : Operation 223 [1/1] (1.76ns)   --->   "br label %.preheader354" [CNN_HLS/convolution.h:89]   --->   Operation 223 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 10> <Delay = 4.27>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i19 [ %indvar_flatten_next1, %ifFalse ], [ 0, %.preheader354.preheader ]"   --->   Operation 224 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%ia = phi i5 [ %tmp_84_1_mid2, %ifFalse ], [ 1, %.preheader354.preheader ]" [CNN_HLS/convolution.h:89]   --->   Operation 225 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i15 [ %indvar_flatten_next9, %ifFalse ], [ 0, %.preheader354.preheader ]"   --->   Operation 226 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%ib = phi i5 [ %ib_mid2, %ifFalse ], [ 1, %.preheader354.preheader ]" [CNN_HLS/convolution.h:84]   --->   Operation 227 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next8, %ifFalse ], [ 0, %.preheader354.preheader ]" [CNN_HLS/convolution.h:84]   --->   Operation 228 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%i3 = phi i6 [ %tmp_92, %ifFalse ], [ 0, %.preheader354.preheader ]" [CNN_HLS/convolution.h:89]   --->   Operation 229 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%p_0 = phi i8 [ %buf_V_2_2, %ifFalse ], [ 0, %.preheader354.preheader ]" [CNN_HLS/convolution.h:89]   --->   Operation 230 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%j4 = phi i5 [ %j_8, %ifFalse ], [ 0, %.preheader354.preheader ]"   --->   Operation 231 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (1.78ns)   --->   "%tmp_58 = add i5 %ia, -1" [CNN_HLS/convolution.h:89]   --->   Operation 232 'add' 'tmp_58' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 233 [1/1] (1.78ns)   --->   "%ia_2 = add i5 %ia, 1" [CNN_HLS/convolution.h:89]   --->   Operation 233 'add' 'ia_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (2.43ns)   --->   "%exitcond_flatten6 = icmp eq i19 %indvar_flatten8, -229376"   --->   Operation 234 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (2.16ns)   --->   "%indvar_flatten_next1 = add i19 %indvar_flatten8, 1"   --->   Operation 235 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %4, label %.preheader357.loopexit"   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (2.31ns)   --->   "%exitcond_flatten8 = icmp eq i15 %indvar_flatten9, 12288"   --->   Operation 237 'icmp' 'exitcond_flatten8' <Predicate = (!exitcond_flatten6)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (1.21ns)   --->   "%ib_mid = select i1 %exitcond_flatten8, i5 1, i5 %ib" [CNN_HLS/convolution.h:84]   --->   Operation 238 'select' 'ib_mid' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 239 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_6 = xor i1 %exitcond_flatten8, true" [CNN_HLS/convolution.h:84]   --->   Operation 239 'xor' 'not_exitcond_flatten_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %j4, -16" [CNN_HLS/convolution.h:84]   --->   Operation 240 'icmp' 'exitcond5' <Predicate = (!exitcond_flatten6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_mid1)   --->   "%exitcond2_mid = and i1 %exitcond5, %not_exitcond_flatten_6" [CNN_HLS/convolution.h:84]   --->   Operation 241 'and' 'exitcond2_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [1/1] (1.88ns)   --->   "%exitcond_flatten9 = icmp eq i11 %indvar_flatten1, 512" [CNN_HLS/convolution.h:84]   --->   Operation 242 'icmp' 'exitcond_flatten9' <Predicate = (!exitcond_flatten6)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [1/1] (0.97ns)   --->   "%exitcond_flatten65_m = and i1 %exitcond_flatten9, %not_exitcond_flatten_6" [CNN_HLS/convolution.h:84]   --->   Operation 243 'and' 'exitcond_flatten65_m' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_mid1)   --->   "%exitcond_flatten65_n = xor i1 %exitcond_flatten9, true" [CNN_HLS/convolution.h:84]   --->   Operation 244 'xor' 'exitcond_flatten65_n' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_mid1)   --->   "%not_exitcond_flatten_7 = or i1 %exitcond_flatten8, %exitcond_flatten65_n" [CNN_HLS/convolution.h:84]   --->   Operation 245 'or' 'not_exitcond_flatten_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond2_mid1 = and i1 %exitcond2_mid, %not_exitcond_flatten_7" [CNN_HLS/convolution.h:84]   --->   Operation 246 'and' 'exitcond2_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [1/1] (1.63ns)   --->   "%indvar_flatten63_op = add i11 %indvar_flatten1, 1" [CNN_HLS/convolution.h:84]   --->   Operation 247 'add' 'indvar_flatten63_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (1.94ns)   --->   "%indvar_flatten78_op = add i15 %indvar_flatten9, 1"   --->   Operation 248 'add' 'indvar_flatten78_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 3.99>
ST_27 : Operation 249 [1/1] (1.21ns)   --->   "%tmp_84_1_mid2 = select i1 %exitcond_flatten8, i5 %ia_2, i5 %ia" [CNN_HLS/convolution.h:89]   --->   Operation 249 'select' 'tmp_84_1_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 250 [1/1] (1.78ns)   --->   "%ib_2 = add i5 1, %ib_mid" [CNN_HLS/convolution.h:79]   --->   Operation 250 'add' 'ib_2' <Predicate = (!exitcond_flatten6 & exitcond_flatten65_m)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [1/1] (0.97ns)   --->   "%tmp_85 = or i1 %exitcond_flatten65_m, %exitcond_flatten8" [CNN_HLS/convolution.h:84]   --->   Operation 251 'or' 'tmp_85' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [1/1] (1.18ns)   --->   "%i3_mid = select i1 %tmp_85, i6 0, i6 %i3" [CNN_HLS/convolution.h:84]   --->   Operation 252 'select' 'i3_mid' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 253 [1/1] (1.21ns)   --->   "%ib_mid2 = select i1 %exitcond_flatten65_m, i5 %ib_2, i5 %ib_mid" [CNN_HLS/convolution.h:84]   --->   Operation 253 'select' 'ib_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 254 [1/1] (1.82ns)   --->   "%i_1 = add i6 1, %i3_mid" [CNN_HLS/convolution.h:81]   --->   Operation 254 'add' 'i_1' <Predicate = (!exitcond_flatten6 & exitcond2_mid1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_90)   --->   "%tmp_88 = or i1 %exitcond2_mid1, %exitcond_flatten65_m" [CNN_HLS/convolution.h:84]   --->   Operation 255 'or' 'tmp_88' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_90 = or i1 %tmp_88, %exitcond_flatten8" [CNN_HLS/convolution.h:84]   --->   Operation 256 'or' 'tmp_90' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 257 [1/1] (1.21ns)   --->   "%j4_mid2 = select i1 %tmp_90, i5 0, i5 %j4" [CNN_HLS/convolution.h:84]   --->   Operation 257 'select' 'j4_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 258 [1/1] (1.78ns)   --->   "%j_8 = add i5 %j4_mid2, 1" [CNN_HLS/convolution.h:84]   --->   Operation 258 'add' 'j_8' <Predicate = (!exitcond_flatten6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (0.69ns)   --->   "%indvar_flatten_next8 = select i1 %tmp_85, i11 1, i11 %indvar_flatten63_op" [CNN_HLS/convolution.h:84]   --->   Operation 259 'select' 'indvar_flatten_next8' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.75ns)   --->   "%indvar_flatten_next9 = select i1 %exitcond_flatten8, i15 1, i15 %indvar_flatten78_op"   --->   Operation 260 'select' 'indvar_flatten_next9' <Predicate = (!exitcond_flatten6)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader354"   --->   Operation 261 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 28 <SV = 12> <Delay = 3.78>
ST_28 : Operation 262 [1/1] (1.78ns)   --->   "%ia_2_mid1 = add i5 2, %ia" [CNN_HLS/convolution.h:89]   --->   Operation 262 'add' 'ia_2_mid1' <Predicate = (!exitcond_flatten6 & exitcond_flatten8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 263 [1/1] (1.18ns)   --->   "%tmp_92 = select i1 %exitcond2_mid1, i6 %i_1, i6 %i3_mid" [CNN_HLS/convolution.h:89]   --->   Operation 263 'select' 'tmp_92' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_95 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_92, i4 0)" [CNN_HLS/convolution.h:89]   --->   Operation 264 'bitconcatenate' 'tmp_95' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_28 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_97 = zext i10 %tmp_95 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 265 'zext' 'tmp_97' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_61 = zext i5 %j4_mid2 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 266 'zext' 'tmp_61' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_28 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i5 %j4_mid2 to i10" [CNN_HLS/convolution.h:89]   --->   Operation 267 'zext' 'tmp_61_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_28 : Operation 268 [1/1] (3.78ns)   --->   "%tmp_99 = mul i10 26, %tmp_61_cast" [CNN_HLS/convolution.h:89]   --->   Operation 268 'mul' 'tmp_99' <Predicate = (!exitcond_flatten6)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 269 [1/1] (1.73ns)   --->   "%tmp_109 = add i64 %tmp_61, %tmp_97" [CNN_HLS/convolution.h:89]   --->   Operation 269 'add' 'tmp_109' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i64 %tmp_109 to i12" [CNN_HLS/convolution.h:89]   --->   Operation 270 'trunc' 'tmp_111' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_28 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i64 %tmp_109 to i10" [CNN_HLS/convolution.h:89]   --->   Operation 271 'trunc' 'tmp_113' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_28 : Operation 272 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch231 [
    i5 1, label %branch208
    i5 2, label %branch209
    i5 3, label %branch210
    i5 4, label %branch211
    i5 5, label %branch212
    i5 6, label %branch213
    i5 7, label %branch214
    i5 8, label %branch215
    i5 9, label %branch216
    i5 10, label %branch217
    i5 11, label %branch218
    i5 12, label %branch219
    i5 13, label %branch220
    i5 14, label %branch221
    i5 15, label %branch222
    i5 -16, label %branch223
    i5 -15, label %branch224
    i5 -14, label %branch225
    i5 -13, label %branch226
    i5 -12, label %branch227
    i5 -11, label %branch228
    i5 -10, label %branch229
    i5 -9, label %branch230
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 272 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 273 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch206 [
    i5 1, label %branch183
    i5 2, label %branch184
    i5 3, label %branch185
    i5 4, label %branch186
    i5 5, label %branch187
    i5 6, label %branch188
    i5 7, label %branch189
    i5 8, label %branch190
    i5 9, label %branch191
    i5 10, label %branch192
    i5 11, label %branch193
    i5 12, label %branch194
    i5 13, label %branch195
    i5 14, label %branch196
    i5 15, label %branch197
    i5 -16, label %branch198
    i5 -15, label %branch199
    i5 -14, label %branch200
    i5 -13, label %branch201
    i5 -12, label %branch202
    i5 -11, label %branch203
    i5 -10, label %branch204
    i5 -9, label %branch205
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 273 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 274 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch181 [
    i5 1, label %branch158
    i5 2, label %branch159
    i5 3, label %branch160
    i5 4, label %branch161
    i5 5, label %branch162
    i5 6, label %branch163
    i5 7, label %branch164
    i5 8, label %branch165
    i5 9, label %branch166
    i5 10, label %branch167
    i5 11, label %branch168
    i5 12, label %branch169
    i5 13, label %branch170
    i5 14, label %branch171
    i5 15, label %branch172
    i5 -16, label %branch173
    i5 -15, label %branch174
    i5 -14, label %branch175
    i5 -13, label %branch176
    i5 -12, label %branch177
    i5 -11, label %branch178
    i5 -10, label %branch179
    i5 -9, label %branch180
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 274 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 275 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch153 [
    i5 1, label %branch130
    i5 2, label %branch131
    i5 3, label %branch132
    i5 4, label %branch133
    i5 5, label %branch134
    i5 6, label %branch135
    i5 7, label %branch136
    i5 8, label %branch137
    i5 9, label %branch138
    i5 10, label %branch139
    i5 11, label %branch140
    i5 12, label %branch141
    i5 13, label %branch142
    i5 14, label %branch143
    i5 15, label %branch144
    i5 -16, label %branch145
    i5 -15, label %branch146
    i5 -14, label %branch147
    i5 -13, label %branch148
    i5 -12, label %branch149
    i5 -11, label %branch150
    i5 -10, label %branch151
    i5 -9, label %branch152
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 275 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 276 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch128 [
    i5 1, label %branch105
    i5 2, label %branch106
    i5 3, label %branch107
    i5 4, label %branch108
    i5 5, label %branch109
    i5 6, label %branch110
    i5 7, label %branch111
    i5 8, label %branch112
    i5 9, label %branch113
    i5 10, label %branch114
    i5 11, label %branch115
    i5 12, label %branch116
    i5 13, label %branch117
    i5 14, label %branch118
    i5 15, label %branch119
    i5 -16, label %branch120
    i5 -15, label %branch121
    i5 -14, label %branch122
    i5 -13, label %branch123
    i5 -12, label %branch124
    i5 -11, label %branch125
    i5 -10, label %branch126
    i5 -9, label %branch127
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 276 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 277 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch103 [
    i5 1, label %branch80
    i5 2, label %branch81
    i5 3, label %branch82
    i5 4, label %branch83
    i5 5, label %branch84
    i5 6, label %branch85
    i5 7, label %branch86
    i5 8, label %branch87
    i5 9, label %branch88
    i5 10, label %branch89
    i5 11, label %branch90
    i5 12, label %branch91
    i5 13, label %branch92
    i5 14, label %branch93
    i5 15, label %branch94
    i5 -16, label %branch95
    i5 -15, label %branch96
    i5 -14, label %branch97
    i5 -13, label %branch98
    i5 -12, label %branch99
    i5 -11, label %branch100
    i5 -10, label %branch101
    i5 -9, label %branch102
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 277 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 278 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch75 [
    i5 1, label %branch52
    i5 2, label %branch53
    i5 3, label %branch54
    i5 4, label %branch55
    i5 5, label %branch56
    i5 6, label %branch57
    i5 7, label %branch58
    i5 8, label %branch59
    i5 9, label %branch60
    i5 10, label %branch61
    i5 11, label %branch62
    i5 12, label %branch63
    i5 13, label %branch64
    i5 14, label %branch65
    i5 15, label %branch66
    i5 -16, label %branch67
    i5 -15, label %branch68
    i5 -14, label %branch69
    i5 -13, label %branch70
    i5 -12, label %branch71
    i5 -11, label %branch72
    i5 -10, label %branch73
    i5 -9, label %branch74
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 278 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 279 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch50 [
    i5 1, label %branch27
    i5 2, label %branch28
    i5 3, label %branch29
    i5 4, label %branch30
    i5 5, label %branch31
    i5 6, label %branch32
    i5 7, label %branch33
    i5 8, label %branch34
    i5 9, label %branch35
    i5 10, label %branch36
    i5 11, label %branch37
    i5 12, label %branch38
    i5 13, label %branch39
    i5 14, label %branch40
    i5 15, label %branch41
    i5 -16, label %branch42
    i5 -15, label %branch43
    i5 -14, label %branch44
    i5 -13, label %branch45
    i5 -12, label %branch46
    i5 -11, label %branch47
    i5 -10, label %branch48
    i5 -9, label %branch49
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 279 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>
ST_28 : Operation 280 [1/1] (1.42ns)   --->   "switch i5 %ib_mid2, label %branch25 [
    i5 1, label %branch2
    i5 2, label %branch3
    i5 3, label %branch4
    i5 4, label %branch5
    i5 5, label %branch6
    i5 6, label %branch7
    i5 7, label %branch8
    i5 8, label %branch9
    i5 9, label %branch10
    i5 10, label %branch11
    i5 11, label %branch12
    i5 12, label %branch13
    i5 13, label %branch14
    i5 14, label %branch15
    i5 15, label %branch16
    i5 -16, label %branch17
    i5 -15, label %branch18
    i5 -14, label %branch19
    i5 -13, label %branch20
    i5 -12, label %branch21
    i5 -11, label %branch22
    i5 -10, label %branch23
    i5 -9, label %branch24
  ]" [CNN_HLS/convolution.h:89]   --->   Operation 280 'switch' <Predicate = (!exitcond_flatten6)> <Delay = 1.42>

State 29 <SV = 13> <Delay = 4.18>
ST_29 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp_102)   --->   "%tmp_77_mid2 = select i1 %exitcond_flatten8, i5 %ia, i5 %tmp_58" [CNN_HLS/convolution.h:89]   --->   Operation 281 'select' 'tmp_77_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp_102)   --->   "%tmp_77_mid2_cast = zext i5 %tmp_77_mid2 to i10" [CNN_HLS/convolution.h:89]   --->   Operation 282 'zext' 'tmp_77_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_84_2_mid2 = select i1 %exitcond_flatten8, i5 %ia_2_mid1, i5 %ia_2" [CNN_HLS/convolution.h:89]   --->   Operation 283 'select' 'tmp_84_2_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_84_2_mid2_cast = zext i5 %tmp_84_2_mid2 to i10" [CNN_HLS/convolution.h:89]   --->   Operation 284 'zext' 'tmp_84_2_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_102 = add i10 %tmp_77_mid2_cast, %tmp_99" [CNN_HLS/convolution.h:89]   --->   Operation 285 'add' 'tmp_102' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_131_cast = sext i10 %tmp_102 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 286 'sext' 'tmp_131_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (0.00ns)   --->   "%A_V_1_0_addr_1 = getelementptr [416 x i8]* @A_V_1_0, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 287 'getelementptr' 'A_V_1_0_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 288 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_106 = add i10 %tmp_84_2_mid2_cast, %tmp_99" [CNN_HLS/convolution.h:89]   --->   Operation 288 'add' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_133_cast = sext i10 %tmp_106 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 289 'sext' 'tmp_133_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "%A_V_1_0_addr_3 = getelementptr [416 x i8]* @A_V_1_0, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 290 'getelementptr' 'A_V_1_0_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 291 [1/1] (0.00ns)   --->   "%A_V_1_1_addr_1 = getelementptr [416 x i8]* @A_V_1_1, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 291 'getelementptr' 'A_V_1_1_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 292 [1/1] (0.00ns)   --->   "%A_V_1_1_addr_3 = getelementptr [416 x i8]* @A_V_1_1, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 292 'getelementptr' 'A_V_1_1_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 293 [1/1] (0.00ns)   --->   "%A_V_1_10_addr_1 = getelementptr [416 x i8]* @A_V_1_10, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 293 'getelementptr' 'A_V_1_10_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%A_V_1_10_addr_3 = getelementptr [416 x i8]* @A_V_1_10, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 294 'getelementptr' 'A_V_1_10_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%A_V_1_11_addr_1 = getelementptr [416 x i8]* @A_V_1_11, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 295 'getelementptr' 'A_V_1_11_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%A_V_1_11_addr_3 = getelementptr [416 x i8]* @A_V_1_11, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 296 'getelementptr' 'A_V_1_11_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%A_V_1_12_addr_1 = getelementptr [416 x i8]* @A_V_1_12, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 297 'getelementptr' 'A_V_1_12_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%A_V_1_12_addr_3 = getelementptr [416 x i8]* @A_V_1_12, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 298 'getelementptr' 'A_V_1_12_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%A_V_1_13_addr_1 = getelementptr [416 x i8]* @A_V_1_13, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 299 'getelementptr' 'A_V_1_13_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "%A_V_1_13_addr_3 = getelementptr [416 x i8]* @A_V_1_13, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 300 'getelementptr' 'A_V_1_13_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%A_V_1_14_addr_1 = getelementptr [416 x i8]* @A_V_1_14, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 301 'getelementptr' 'A_V_1_14_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "%A_V_1_14_addr_3 = getelementptr [416 x i8]* @A_V_1_14, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 302 'getelementptr' 'A_V_1_14_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%A_V_1_15_addr_1 = getelementptr [416 x i8]* @A_V_1_15, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 303 'getelementptr' 'A_V_1_15_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%A_V_1_15_addr_3 = getelementptr [416 x i8]* @A_V_1_15, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 304 'getelementptr' 'A_V_1_15_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%A_V_1_16_addr_1 = getelementptr [416 x i8]* @A_V_1_16, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 305 'getelementptr' 'A_V_1_16_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%A_V_1_16_addr_3 = getelementptr [416 x i8]* @A_V_1_16, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 306 'getelementptr' 'A_V_1_16_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%A_V_1_17_addr_1 = getelementptr [416 x i8]* @A_V_1_17, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 307 'getelementptr' 'A_V_1_17_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (0.00ns)   --->   "%A_V_1_17_addr_3 = getelementptr [416 x i8]* @A_V_1_17, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 308 'getelementptr' 'A_V_1_17_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%A_V_1_18_addr_1 = getelementptr [416 x i8]* @A_V_1_18, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 309 'getelementptr' 'A_V_1_18_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "%A_V_1_18_addr_3 = getelementptr [416 x i8]* @A_V_1_18, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 310 'getelementptr' 'A_V_1_18_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%A_V_1_19_addr_1 = getelementptr [416 x i8]* @A_V_1_19, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 311 'getelementptr' 'A_V_1_19_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%A_V_1_19_addr_3 = getelementptr [416 x i8]* @A_V_1_19, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 312 'getelementptr' 'A_V_1_19_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%A_V_1_2_addr_1 = getelementptr [416 x i8]* @A_V_1_2, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 313 'getelementptr' 'A_V_1_2_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%A_V_1_2_addr_3 = getelementptr [416 x i8]* @A_V_1_2, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 314 'getelementptr' 'A_V_1_2_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%A_V_1_20_addr_1 = getelementptr [416 x i8]* @A_V_1_20, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 315 'getelementptr' 'A_V_1_20_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%A_V_1_20_addr_3 = getelementptr [416 x i8]* @A_V_1_20, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 316 'getelementptr' 'A_V_1_20_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%A_V_1_21_addr_1 = getelementptr [416 x i8]* @A_V_1_21, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 317 'getelementptr' 'A_V_1_21_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%A_V_1_21_addr_3 = getelementptr [416 x i8]* @A_V_1_21, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 318 'getelementptr' 'A_V_1_21_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%A_V_1_22_addr_1 = getelementptr [416 x i8]* @A_V_1_22, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 319 'getelementptr' 'A_V_1_22_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%A_V_1_22_addr_3 = getelementptr [416 x i8]* @A_V_1_22, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 320 'getelementptr' 'A_V_1_22_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%A_V_1_23_addr_1 = getelementptr [416 x i8]* @A_V_1_23, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 321 'getelementptr' 'A_V_1_23_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%A_V_1_23_addr_3 = getelementptr [416 x i8]* @A_V_1_23, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 322 'getelementptr' 'A_V_1_23_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 323 [1/1] (0.00ns)   --->   "%A_V_1_24_addr_1 = getelementptr [416 x i8]* @A_V_1_24, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 323 'getelementptr' 'A_V_1_24_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 324 [1/1] (0.00ns)   --->   "%A_V_1_24_addr_3 = getelementptr [416 x i8]* @A_V_1_24, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 324 'getelementptr' 'A_V_1_24_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%A_V_1_25_addr_1 = getelementptr [416 x i8]* @A_V_1_25, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 325 'getelementptr' 'A_V_1_25_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%A_V_1_25_addr_3 = getelementptr [416 x i8]* @A_V_1_25, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 326 'getelementptr' 'A_V_1_25_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.00ns)   --->   "%A_V_1_3_addr_1 = getelementptr [416 x i8]* @A_V_1_3, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 327 'getelementptr' 'A_V_1_3_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%A_V_1_3_addr_3 = getelementptr [416 x i8]* @A_V_1_3, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 328 'getelementptr' 'A_V_1_3_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%A_V_1_4_addr_1 = getelementptr [416 x i8]* @A_V_1_4, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 329 'getelementptr' 'A_V_1_4_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%A_V_1_4_addr_3 = getelementptr [416 x i8]* @A_V_1_4, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 330 'getelementptr' 'A_V_1_4_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 331 [1/1] (0.00ns)   --->   "%A_V_1_5_addr_1 = getelementptr [416 x i8]* @A_V_1_5, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 331 'getelementptr' 'A_V_1_5_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%A_V_1_5_addr_3 = getelementptr [416 x i8]* @A_V_1_5, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 332 'getelementptr' 'A_V_1_5_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 333 [1/1] (0.00ns)   --->   "%A_V_1_6_addr_1 = getelementptr [416 x i8]* @A_V_1_6, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 333 'getelementptr' 'A_V_1_6_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 334 [1/1] (0.00ns)   --->   "%A_V_1_6_addr_3 = getelementptr [416 x i8]* @A_V_1_6, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 334 'getelementptr' 'A_V_1_6_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "%A_V_1_7_addr_1 = getelementptr [416 x i8]* @A_V_1_7, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 335 'getelementptr' 'A_V_1_7_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%A_V_1_7_addr_3 = getelementptr [416 x i8]* @A_V_1_7, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 336 'getelementptr' 'A_V_1_7_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%A_V_1_8_addr_1 = getelementptr [416 x i8]* @A_V_1_8, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 337 'getelementptr' 'A_V_1_8_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (0.00ns)   --->   "%A_V_1_8_addr_3 = getelementptr [416 x i8]* @A_V_1_8, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 338 'getelementptr' 'A_V_1_8_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%A_V_1_9_addr_1 = getelementptr [416 x i8]* @A_V_1_9, i64 0, i64 %tmp_131_cast" [CNN_HLS/convolution.h:89]   --->   Operation 339 'getelementptr' 'A_V_1_9_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "%A_V_1_9_addr_3 = getelementptr [416 x i8]* @A_V_1_9, i64 0, i64 %tmp_133_cast" [CNN_HLS/convolution.h:89]   --->   Operation 340 'getelementptr' 'A_V_1_9_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 341 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_113, i2 0)" [CNN_HLS/convolution.h:89]   --->   Operation 341 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 342 [1/1] (1.54ns)   --->   "%tmp_116 = sub i12 %p_shl4_cast, %tmp_111" [CNN_HLS/convolution.h:89]   --->   Operation 342 'sub' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i12 %tmp_116 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 343 'zext' 'tmp_136_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "%B_V_1_0_addr_1 = getelementptr [1536 x i8]* @B_V_1_0, i64 0, i64 %tmp_136_cast" [CNN_HLS/convolution.h:89]   --->   Operation 344 'getelementptr' 'B_V_1_0_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%B_V_1_1_addr_1 = getelementptr [1536 x i8]* @B_V_1_1, i64 0, i64 %tmp_136_cast" [CNN_HLS/convolution.h:89]   --->   Operation 345 'getelementptr' 'B_V_1_1_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%B_V_1_2_addr_1 = getelementptr [1536 x i8]* @B_V_1_2, i64 0, i64 %tmp_136_cast" [CNN_HLS/convolution.h:89]   --->   Operation 346 'getelementptr' 'B_V_1_2_addr_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_29 : Operation 347 [2/2] (2.45ns)   --->   "%A_V_1_22_load = load i8* %A_V_1_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 347 'load' 'A_V_1_22_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 348 [2/2] (2.45ns)   --->   "%A_V_1_21_load = load i8* %A_V_1_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 348 'load' 'A_V_1_21_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 349 [2/2] (2.45ns)   --->   "%A_V_1_20_load = load i8* %A_V_1_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 349 'load' 'A_V_1_20_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 350 [2/2] (2.45ns)   --->   "%A_V_1_19_load = load i8* %A_V_1_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 350 'load' 'A_V_1_19_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 351 [2/2] (2.45ns)   --->   "%A_V_1_18_load = load i8* %A_V_1_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 351 'load' 'A_V_1_18_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 352 [2/2] (2.45ns)   --->   "%A_V_1_17_load = load i8* %A_V_1_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 352 'load' 'A_V_1_17_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 353 [2/2] (2.45ns)   --->   "%A_V_1_16_load = load i8* %A_V_1_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 353 'load' 'A_V_1_16_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 354 [2/2] (2.45ns)   --->   "%A_V_1_15_load = load i8* %A_V_1_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 354 'load' 'A_V_1_15_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 355 [2/2] (2.45ns)   --->   "%A_V_1_14_load = load i8* %A_V_1_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 355 'load' 'A_V_1_14_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 356 [2/2] (2.45ns)   --->   "%A_V_1_13_load = load i8* %A_V_1_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 356 'load' 'A_V_1_13_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 357 [2/2] (2.45ns)   --->   "%A_V_1_12_load = load i8* %A_V_1_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 357 'load' 'A_V_1_12_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 358 [2/2] (2.45ns)   --->   "%A_V_1_11_load = load i8* %A_V_1_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 358 'load' 'A_V_1_11_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 359 [2/2] (2.45ns)   --->   "%A_V_1_10_load = load i8* %A_V_1_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 359 'load' 'A_V_1_10_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 360 [2/2] (2.45ns)   --->   "%A_V_1_9_load = load i8* %A_V_1_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 360 'load' 'A_V_1_9_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 361 [2/2] (2.45ns)   --->   "%A_V_1_8_load = load i8* %A_V_1_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 361 'load' 'A_V_1_8_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 362 [2/2] (2.45ns)   --->   "%A_V_1_7_load = load i8* %A_V_1_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 362 'load' 'A_V_1_7_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 363 [2/2] (2.45ns)   --->   "%A_V_1_6_load = load i8* %A_V_1_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 363 'load' 'A_V_1_6_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 364 [2/2] (2.45ns)   --->   "%A_V_1_5_load = load i8* %A_V_1_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 364 'load' 'A_V_1_5_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 365 [2/2] (2.45ns)   --->   "%A_V_1_4_load = load i8* %A_V_1_4_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 365 'load' 'A_V_1_4_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 366 [2/2] (2.45ns)   --->   "%A_V_1_3_load = load i8* %A_V_1_3_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 366 'load' 'A_V_1_3_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 367 [2/2] (2.45ns)   --->   "%A_V_1_2_load = load i8* %A_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 367 'load' 'A_V_1_2_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 368 [2/2] (2.45ns)   --->   "%A_V_1_1_load = load i8* %A_V_1_1_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 368 'load' 'A_V_1_1_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 369 [2/2] (2.45ns)   --->   "%A_V_1_0_load = load i8* %A_V_1_0_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 369 'load' 'A_V_1_0_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 370 [2/2] (2.45ns)   --->   "%A_V_1_23_load = load i8* %A_V_1_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 370 'load' 'A_V_1_23_load' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 371 [2/2] (2.56ns)   --->   "%B_V_1_0_load = load i8* %B_V_1_0_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 371 'load' 'B_V_1_0_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 372 [2/2] (2.45ns)   --->   "%A_V_1_23_load_1 = load i8* %A_V_1_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 372 'load' 'A_V_1_23_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 373 [2/2] (2.45ns)   --->   "%A_V_1_22_load_1 = load i8* %A_V_1_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 373 'load' 'A_V_1_22_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 374 [2/2] (2.45ns)   --->   "%A_V_1_21_load_1 = load i8* %A_V_1_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 374 'load' 'A_V_1_21_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 375 [2/2] (2.45ns)   --->   "%A_V_1_20_load_1 = load i8* %A_V_1_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 375 'load' 'A_V_1_20_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 376 [2/2] (2.45ns)   --->   "%A_V_1_19_load_1 = load i8* %A_V_1_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 376 'load' 'A_V_1_19_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 377 [2/2] (2.45ns)   --->   "%A_V_1_18_load_1 = load i8* %A_V_1_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 377 'load' 'A_V_1_18_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 378 [2/2] (2.45ns)   --->   "%A_V_1_17_load_1 = load i8* %A_V_1_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 378 'load' 'A_V_1_17_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 379 [2/2] (2.45ns)   --->   "%A_V_1_16_load_1 = load i8* %A_V_1_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 379 'load' 'A_V_1_16_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 380 [2/2] (2.45ns)   --->   "%A_V_1_15_load_1 = load i8* %A_V_1_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 380 'load' 'A_V_1_15_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 381 [2/2] (2.45ns)   --->   "%A_V_1_14_load_1 = load i8* %A_V_1_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 381 'load' 'A_V_1_14_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 382 [2/2] (2.45ns)   --->   "%A_V_1_13_load_1 = load i8* %A_V_1_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 382 'load' 'A_V_1_13_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 383 [2/2] (2.45ns)   --->   "%A_V_1_12_load_1 = load i8* %A_V_1_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 383 'load' 'A_V_1_12_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 384 [2/2] (2.45ns)   --->   "%A_V_1_11_load_1 = load i8* %A_V_1_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 384 'load' 'A_V_1_11_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 385 [2/2] (2.45ns)   --->   "%A_V_1_10_load_1 = load i8* %A_V_1_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 385 'load' 'A_V_1_10_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 386 [2/2] (2.45ns)   --->   "%A_V_1_9_load_1 = load i8* %A_V_1_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 386 'load' 'A_V_1_9_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 387 [2/2] (2.45ns)   --->   "%A_V_1_8_load_1 = load i8* %A_V_1_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 387 'load' 'A_V_1_8_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 388 [2/2] (2.45ns)   --->   "%A_V_1_7_load_1 = load i8* %A_V_1_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 388 'load' 'A_V_1_7_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 389 [2/2] (2.45ns)   --->   "%A_V_1_6_load_1 = load i8* %A_V_1_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 389 'load' 'A_V_1_6_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 390 [2/2] (2.45ns)   --->   "%A_V_1_5_load_1 = load i8* %A_V_1_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 390 'load' 'A_V_1_5_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 391 [2/2] (2.45ns)   --->   "%A_V_1_4_load_1 = load i8* %A_V_1_4_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 391 'load' 'A_V_1_4_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 392 [2/2] (2.45ns)   --->   "%A_V_1_3_load_1 = load i8* %A_V_1_3_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 392 'load' 'A_V_1_3_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 393 [2/2] (2.45ns)   --->   "%A_V_1_2_load_1 = load i8* %A_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 393 'load' 'A_V_1_2_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 394 [2/2] (2.45ns)   --->   "%A_V_1_1_load_1 = load i8* %A_V_1_1_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 394 'load' 'A_V_1_1_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 395 [2/2] (2.45ns)   --->   "%A_V_1_24_load = load i8* %A_V_1_24_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 395 'load' 'A_V_1_24_load' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 396 [2/2] (2.45ns)   --->   "%A_V_1_24_load_1 = load i8* %A_V_1_24_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 396 'load' 'A_V_1_24_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 397 [2/2] (2.45ns)   --->   "%A_V_1_23_load_2 = load i8* %A_V_1_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 397 'load' 'A_V_1_23_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 398 [2/2] (2.45ns)   --->   "%A_V_1_22_load_2 = load i8* %A_V_1_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 398 'load' 'A_V_1_22_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 399 [2/2] (2.45ns)   --->   "%A_V_1_21_load_2 = load i8* %A_V_1_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 399 'load' 'A_V_1_21_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 400 [2/2] (2.45ns)   --->   "%A_V_1_20_load_2 = load i8* %A_V_1_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 400 'load' 'A_V_1_20_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 401 [2/2] (2.45ns)   --->   "%A_V_1_19_load_2 = load i8* %A_V_1_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 401 'load' 'A_V_1_19_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 402 [2/2] (2.45ns)   --->   "%A_V_1_18_load_2 = load i8* %A_V_1_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 402 'load' 'A_V_1_18_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 403 [2/2] (2.45ns)   --->   "%A_V_1_17_load_2 = load i8* %A_V_1_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 403 'load' 'A_V_1_17_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 404 [2/2] (2.45ns)   --->   "%A_V_1_16_load_2 = load i8* %A_V_1_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 404 'load' 'A_V_1_16_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 405 [2/2] (2.45ns)   --->   "%A_V_1_15_load_2 = load i8* %A_V_1_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 405 'load' 'A_V_1_15_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 406 [2/2] (2.45ns)   --->   "%A_V_1_14_load_2 = load i8* %A_V_1_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 406 'load' 'A_V_1_14_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 407 [2/2] (2.45ns)   --->   "%A_V_1_13_load_2 = load i8* %A_V_1_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 407 'load' 'A_V_1_13_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 408 [2/2] (2.45ns)   --->   "%A_V_1_12_load_2 = load i8* %A_V_1_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 408 'load' 'A_V_1_12_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 409 [2/2] (2.45ns)   --->   "%A_V_1_11_load_2 = load i8* %A_V_1_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 409 'load' 'A_V_1_11_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 410 [2/2] (2.45ns)   --->   "%A_V_1_10_load_2 = load i8* %A_V_1_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 410 'load' 'A_V_1_10_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 411 [2/2] (2.45ns)   --->   "%A_V_1_9_load_2 = load i8* %A_V_1_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 411 'load' 'A_V_1_9_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 412 [2/2] (2.45ns)   --->   "%A_V_1_8_load_2 = load i8* %A_V_1_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 412 'load' 'A_V_1_8_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 413 [2/2] (2.45ns)   --->   "%A_V_1_7_load_2 = load i8* %A_V_1_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 413 'load' 'A_V_1_7_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 414 [2/2] (2.45ns)   --->   "%A_V_1_6_load_2 = load i8* %A_V_1_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 414 'load' 'A_V_1_6_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 415 [2/2] (2.45ns)   --->   "%A_V_1_5_load_2 = load i8* %A_V_1_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 415 'load' 'A_V_1_5_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 416 [2/2] (2.45ns)   --->   "%A_V_1_4_load_2 = load i8* %A_V_1_4_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 416 'load' 'A_V_1_4_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 417 [2/2] (2.45ns)   --->   "%A_V_1_3_load_2 = load i8* %A_V_1_3_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 417 'load' 'A_V_1_3_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 418 [2/2] (2.45ns)   --->   "%A_V_1_2_load_2 = load i8* %A_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 418 'load' 'A_V_1_2_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 419 [2/2] (2.45ns)   --->   "%A_V_1_25_load = load i8* %A_V_1_25_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 419 'load' 'A_V_1_25_load' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 420 [2/2] (2.45ns)   --->   "%A_V_1_22_load_6 = load i8* %A_V_1_22_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 420 'load' 'A_V_1_22_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 421 [2/2] (2.45ns)   --->   "%A_V_1_21_load_6 = load i8* %A_V_1_21_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 421 'load' 'A_V_1_21_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 422 [2/2] (2.45ns)   --->   "%A_V_1_20_load_6 = load i8* %A_V_1_20_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 422 'load' 'A_V_1_20_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 423 [2/2] (2.45ns)   --->   "%A_V_1_19_load_6 = load i8* %A_V_1_19_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 423 'load' 'A_V_1_19_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 424 [2/2] (2.45ns)   --->   "%A_V_1_18_load_6 = load i8* %A_V_1_18_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 424 'load' 'A_V_1_18_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 425 [2/2] (2.45ns)   --->   "%A_V_1_17_load_6 = load i8* %A_V_1_17_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 425 'load' 'A_V_1_17_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 426 [2/2] (2.45ns)   --->   "%A_V_1_16_load_6 = load i8* %A_V_1_16_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 426 'load' 'A_V_1_16_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 427 [2/2] (2.45ns)   --->   "%A_V_1_15_load_6 = load i8* %A_V_1_15_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 427 'load' 'A_V_1_15_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 428 [2/2] (2.45ns)   --->   "%A_V_1_14_load_6 = load i8* %A_V_1_14_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 428 'load' 'A_V_1_14_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 429 [2/2] (2.45ns)   --->   "%A_V_1_13_load_6 = load i8* %A_V_1_13_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 429 'load' 'A_V_1_13_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 430 [2/2] (2.45ns)   --->   "%A_V_1_12_load_6 = load i8* %A_V_1_12_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 430 'load' 'A_V_1_12_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 431 [2/2] (2.45ns)   --->   "%A_V_1_11_load_6 = load i8* %A_V_1_11_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 431 'load' 'A_V_1_11_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 432 [2/2] (2.45ns)   --->   "%A_V_1_10_load_6 = load i8* %A_V_1_10_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 432 'load' 'A_V_1_10_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 433 [2/2] (2.45ns)   --->   "%A_V_1_9_load_6 = load i8* %A_V_1_9_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 433 'load' 'A_V_1_9_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 434 [2/2] (2.45ns)   --->   "%A_V_1_8_load_6 = load i8* %A_V_1_8_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 434 'load' 'A_V_1_8_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 435 [2/2] (2.45ns)   --->   "%A_V_1_7_load_6 = load i8* %A_V_1_7_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 435 'load' 'A_V_1_7_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 436 [2/2] (2.45ns)   --->   "%A_V_1_6_load_6 = load i8* %A_V_1_6_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 436 'load' 'A_V_1_6_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 437 [2/2] (2.45ns)   --->   "%A_V_1_5_load_6 = load i8* %A_V_1_5_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 437 'load' 'A_V_1_5_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 438 [2/2] (2.45ns)   --->   "%A_V_1_4_load_6 = load i8* %A_V_1_4_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 438 'load' 'A_V_1_4_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 439 [2/2] (2.45ns)   --->   "%A_V_1_3_load_6 = load i8* %A_V_1_3_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 439 'load' 'A_V_1_3_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 440 [2/2] (2.45ns)   --->   "%A_V_1_2_load_6 = load i8* %A_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 440 'load' 'A_V_1_2_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 441 [2/2] (2.45ns)   --->   "%A_V_1_1_load_4 = load i8* %A_V_1_1_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 441 'load' 'A_V_1_1_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 442 [2/2] (2.45ns)   --->   "%A_V_1_0_load_2 = load i8* %A_V_1_0_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 442 'load' 'A_V_1_0_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 443 [2/2] (2.45ns)   --->   "%A_V_1_23_load_6 = load i8* %A_V_1_23_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 443 'load' 'A_V_1_23_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 444 [2/2] (2.45ns)   --->   "%A_V_1_23_load_7 = load i8* %A_V_1_23_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 444 'load' 'A_V_1_23_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 445 [2/2] (2.45ns)   --->   "%A_V_1_22_load_7 = load i8* %A_V_1_22_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 445 'load' 'A_V_1_22_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 446 [2/2] (2.45ns)   --->   "%A_V_1_21_load_7 = load i8* %A_V_1_21_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 446 'load' 'A_V_1_21_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 447 [2/2] (2.45ns)   --->   "%A_V_1_20_load_7 = load i8* %A_V_1_20_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 447 'load' 'A_V_1_20_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 448 [2/2] (2.45ns)   --->   "%A_V_1_19_load_7 = load i8* %A_V_1_19_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 448 'load' 'A_V_1_19_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 449 [2/2] (2.45ns)   --->   "%A_V_1_18_load_7 = load i8* %A_V_1_18_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 449 'load' 'A_V_1_18_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 450 [2/2] (2.45ns)   --->   "%A_V_1_17_load_7 = load i8* %A_V_1_17_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 450 'load' 'A_V_1_17_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 451 [2/2] (2.45ns)   --->   "%A_V_1_16_load_7 = load i8* %A_V_1_16_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 451 'load' 'A_V_1_16_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 452 [2/2] (2.45ns)   --->   "%A_V_1_15_load_7 = load i8* %A_V_1_15_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 452 'load' 'A_V_1_15_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 453 [2/2] (2.45ns)   --->   "%A_V_1_14_load_7 = load i8* %A_V_1_14_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 453 'load' 'A_V_1_14_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 454 [2/2] (2.45ns)   --->   "%A_V_1_13_load_7 = load i8* %A_V_1_13_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 454 'load' 'A_V_1_13_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 455 [2/2] (2.45ns)   --->   "%A_V_1_12_load_7 = load i8* %A_V_1_12_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 455 'load' 'A_V_1_12_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 456 [2/2] (2.45ns)   --->   "%A_V_1_11_load_7 = load i8* %A_V_1_11_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 456 'load' 'A_V_1_11_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 457 [2/2] (2.45ns)   --->   "%A_V_1_10_load_7 = load i8* %A_V_1_10_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 457 'load' 'A_V_1_10_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 458 [2/2] (2.45ns)   --->   "%A_V_1_9_load_7 = load i8* %A_V_1_9_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 458 'load' 'A_V_1_9_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 459 [2/2] (2.45ns)   --->   "%A_V_1_8_load_7 = load i8* %A_V_1_8_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 459 'load' 'A_V_1_8_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 460 [2/2] (2.45ns)   --->   "%A_V_1_7_load_7 = load i8* %A_V_1_7_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 460 'load' 'A_V_1_7_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 461 [2/2] (2.45ns)   --->   "%A_V_1_6_load_7 = load i8* %A_V_1_6_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 461 'load' 'A_V_1_6_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 462 [2/2] (2.45ns)   --->   "%A_V_1_5_load_7 = load i8* %A_V_1_5_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 462 'load' 'A_V_1_5_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 463 [2/2] (2.45ns)   --->   "%A_V_1_4_load_7 = load i8* %A_V_1_4_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 463 'load' 'A_V_1_4_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 464 [2/2] (2.45ns)   --->   "%A_V_1_3_load_7 = load i8* %A_V_1_3_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 464 'load' 'A_V_1_3_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 465 [2/2] (2.45ns)   --->   "%A_V_1_2_load_7 = load i8* %A_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 465 'load' 'A_V_1_2_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 466 [2/2] (2.45ns)   --->   "%A_V_1_1_load_5 = load i8* %A_V_1_1_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 466 'load' 'A_V_1_1_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 467 [2/2] (2.45ns)   --->   "%A_V_1_24_load_4 = load i8* %A_V_1_24_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 467 'load' 'A_V_1_24_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 468 [2/2] (2.45ns)   --->   "%A_V_1_24_load_5 = load i8* %A_V_1_24_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 468 'load' 'A_V_1_24_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 469 [2/2] (2.45ns)   --->   "%A_V_1_23_load_8 = load i8* %A_V_1_23_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 469 'load' 'A_V_1_23_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 470 [2/2] (2.45ns)   --->   "%A_V_1_22_load_8 = load i8* %A_V_1_22_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 470 'load' 'A_V_1_22_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 471 [2/2] (2.45ns)   --->   "%A_V_1_21_load_8 = load i8* %A_V_1_21_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 471 'load' 'A_V_1_21_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 472 [2/2] (2.45ns)   --->   "%A_V_1_20_load_8 = load i8* %A_V_1_20_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 472 'load' 'A_V_1_20_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 473 [2/2] (2.45ns)   --->   "%A_V_1_19_load_8 = load i8* %A_V_1_19_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 473 'load' 'A_V_1_19_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 474 [2/2] (2.45ns)   --->   "%A_V_1_18_load_8 = load i8* %A_V_1_18_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 474 'load' 'A_V_1_18_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 475 [2/2] (2.45ns)   --->   "%A_V_1_17_load_8 = load i8* %A_V_1_17_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 475 'load' 'A_V_1_17_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 476 [2/2] (2.45ns)   --->   "%A_V_1_16_load_8 = load i8* %A_V_1_16_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 476 'load' 'A_V_1_16_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 477 [2/2] (2.45ns)   --->   "%A_V_1_15_load_8 = load i8* %A_V_1_15_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 477 'load' 'A_V_1_15_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 478 [2/2] (2.45ns)   --->   "%A_V_1_14_load_8 = load i8* %A_V_1_14_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 478 'load' 'A_V_1_14_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 479 [2/2] (2.45ns)   --->   "%A_V_1_13_load_8 = load i8* %A_V_1_13_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 479 'load' 'A_V_1_13_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 480 [2/2] (2.45ns)   --->   "%A_V_1_12_load_8 = load i8* %A_V_1_12_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 480 'load' 'A_V_1_12_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 481 [2/2] (2.45ns)   --->   "%A_V_1_11_load_8 = load i8* %A_V_1_11_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 481 'load' 'A_V_1_11_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 482 [2/2] (2.45ns)   --->   "%A_V_1_10_load_8 = load i8* %A_V_1_10_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 482 'load' 'A_V_1_10_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 483 [2/2] (2.45ns)   --->   "%A_V_1_9_load_8 = load i8* %A_V_1_9_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 483 'load' 'A_V_1_9_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 484 [2/2] (2.45ns)   --->   "%A_V_1_8_load_8 = load i8* %A_V_1_8_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 484 'load' 'A_V_1_8_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 485 [2/2] (2.45ns)   --->   "%A_V_1_7_load_8 = load i8* %A_V_1_7_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 485 'load' 'A_V_1_7_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 486 [2/2] (2.45ns)   --->   "%A_V_1_6_load_8 = load i8* %A_V_1_6_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 486 'load' 'A_V_1_6_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 487 [2/2] (2.45ns)   --->   "%A_V_1_5_load_8 = load i8* %A_V_1_5_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 487 'load' 'A_V_1_5_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 488 [2/2] (2.45ns)   --->   "%A_V_1_4_load_8 = load i8* %A_V_1_4_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 488 'load' 'A_V_1_4_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 489 [2/2] (2.45ns)   --->   "%A_V_1_3_load_8 = load i8* %A_V_1_3_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 489 'load' 'A_V_1_3_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 490 [2/2] (2.45ns)   --->   "%A_V_1_2_load_8 = load i8* %A_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 490 'load' 'A_V_1_2_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 491 [2/2] (2.45ns)   --->   "%A_V_1_25_load_2 = load i8* %A_V_1_25_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 491 'load' 'A_V_1_25_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_29 : Operation 492 [1/1] (1.36ns)   --->   "%ifzero = icmp eq i5 %j_8, -16" [CNN_HLS/convolution.h:84]   --->   Operation 492 'icmp' 'ifzero' <Predicate = (!exitcond_flatten6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 493 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [CNN_HLS/convolution.h:84]   --->   Operation 493 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 30 <SV = 14> <Delay = 4.18>
ST_30 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_84_1_mid2_cast = zext i5 %tmp_84_1_mid2 to i10" [CNN_HLS/convolution.h:89]   --->   Operation 494 'zext' 'tmp_84_1_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (1.73ns)   --->   "%tmp_104 = add i10 %tmp_84_1_mid2_cast, %tmp_99" [CNN_HLS/convolution.h:89]   --->   Operation 495 'add' 'tmp_104' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_132_cast = sext i10 %tmp_104 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 496 'sext' 'tmp_132_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%A_V_1_0_addr_2 = getelementptr [416 x i8]* @A_V_1_0, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 497 'getelementptr' 'A_V_1_0_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (0.00ns)   --->   "%A_V_1_1_addr_2 = getelementptr [416 x i8]* @A_V_1_1, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 498 'getelementptr' 'A_V_1_1_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%A_V_1_10_addr_2 = getelementptr [416 x i8]* @A_V_1_10, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 499 'getelementptr' 'A_V_1_10_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%A_V_1_11_addr_2 = getelementptr [416 x i8]* @A_V_1_11, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 500 'getelementptr' 'A_V_1_11_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%A_V_1_12_addr_2 = getelementptr [416 x i8]* @A_V_1_12, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 501 'getelementptr' 'A_V_1_12_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 502 [1/1] (0.00ns)   --->   "%A_V_1_13_addr_2 = getelementptr [416 x i8]* @A_V_1_13, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 502 'getelementptr' 'A_V_1_13_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 503 [1/1] (0.00ns)   --->   "%A_V_1_14_addr_2 = getelementptr [416 x i8]* @A_V_1_14, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 503 'getelementptr' 'A_V_1_14_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 504 [1/1] (0.00ns)   --->   "%A_V_1_15_addr_2 = getelementptr [416 x i8]* @A_V_1_15, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 504 'getelementptr' 'A_V_1_15_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%A_V_1_16_addr_2 = getelementptr [416 x i8]* @A_V_1_16, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 505 'getelementptr' 'A_V_1_16_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%A_V_1_17_addr_2 = getelementptr [416 x i8]* @A_V_1_17, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 506 'getelementptr' 'A_V_1_17_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 507 [1/1] (0.00ns)   --->   "%A_V_1_18_addr_2 = getelementptr [416 x i8]* @A_V_1_18, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 507 'getelementptr' 'A_V_1_18_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%A_V_1_19_addr_2 = getelementptr [416 x i8]* @A_V_1_19, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 508 'getelementptr' 'A_V_1_19_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%A_V_1_2_addr_2 = getelementptr [416 x i8]* @A_V_1_2, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 509 'getelementptr' 'A_V_1_2_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%A_V_1_20_addr_2 = getelementptr [416 x i8]* @A_V_1_20, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 510 'getelementptr' 'A_V_1_20_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%A_V_1_21_addr_2 = getelementptr [416 x i8]* @A_V_1_21, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 511 'getelementptr' 'A_V_1_21_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%A_V_1_22_addr_2 = getelementptr [416 x i8]* @A_V_1_22, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 512 'getelementptr' 'A_V_1_22_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%A_V_1_23_addr_2 = getelementptr [416 x i8]* @A_V_1_23, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 513 'getelementptr' 'A_V_1_23_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 514 [1/1] (0.00ns)   --->   "%A_V_1_24_addr_2 = getelementptr [416 x i8]* @A_V_1_24, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 514 'getelementptr' 'A_V_1_24_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 515 [1/1] (0.00ns)   --->   "%A_V_1_25_addr_2 = getelementptr [416 x i8]* @A_V_1_25, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 515 'getelementptr' 'A_V_1_25_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%A_V_1_3_addr_2 = getelementptr [416 x i8]* @A_V_1_3, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 516 'getelementptr' 'A_V_1_3_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%A_V_1_4_addr_2 = getelementptr [416 x i8]* @A_V_1_4, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 517 'getelementptr' 'A_V_1_4_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (0.00ns)   --->   "%A_V_1_5_addr_2 = getelementptr [416 x i8]* @A_V_1_5, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 518 'getelementptr' 'A_V_1_5_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%A_V_1_6_addr_2 = getelementptr [416 x i8]* @A_V_1_6, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 519 'getelementptr' 'A_V_1_6_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (0.00ns)   --->   "%A_V_1_7_addr_2 = getelementptr [416 x i8]* @A_V_1_7, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 520 'getelementptr' 'A_V_1_7_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%A_V_1_8_addr_2 = getelementptr [416 x i8]* @A_V_1_8, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 521 'getelementptr' 'A_V_1_8_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%A_V_1_9_addr_2 = getelementptr [416 x i8]* @A_V_1_9, i64 0, i64 %tmp_132_cast" [CNN_HLS/convolution.h:89]   --->   Operation 522 'getelementptr' 'A_V_1_9_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (1.54ns)   --->   "%tmp_118 = add i12 1, %tmp_116" [CNN_HLS/convolution.h:89]   --->   Operation 523 'add' 'tmp_118' <Predicate = (!exitcond_flatten6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_137_cast = zext i12 %tmp_118 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 524 'zext' 'tmp_137_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%B_V_1_0_addr_2 = getelementptr [1536 x i8]* @B_V_1_0, i64 0, i64 %tmp_137_cast" [CNN_HLS/convolution.h:89]   --->   Operation 525 'getelementptr' 'B_V_1_0_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (1.54ns)   --->   "%tmp_120 = add i12 2, %tmp_116" [CNN_HLS/convolution.h:89]   --->   Operation 526 'add' 'tmp_120' <Predicate = (!exitcond_flatten6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_138_cast = zext i12 %tmp_120 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 527 'zext' 'tmp_138_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%B_V_1_0_addr_3 = getelementptr [1536 x i8]* @B_V_1_0, i64 0, i64 %tmp_138_cast" [CNN_HLS/convolution.h:89]   --->   Operation 528 'getelementptr' 'B_V_1_0_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%B_V_1_1_addr_2 = getelementptr [1536 x i8]* @B_V_1_1, i64 0, i64 %tmp_137_cast" [CNN_HLS/convolution.h:89]   --->   Operation 529 'getelementptr' 'B_V_1_1_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%B_V_1_1_addr_3 = getelementptr [1536 x i8]* @B_V_1_1, i64 0, i64 %tmp_138_cast" [CNN_HLS/convolution.h:89]   --->   Operation 530 'getelementptr' 'B_V_1_1_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%B_V_1_2_addr_2 = getelementptr [1536 x i8]* @B_V_1_2, i64 0, i64 %tmp_137_cast" [CNN_HLS/convolution.h:89]   --->   Operation 531 'getelementptr' 'B_V_1_2_addr_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%B_V_1_2_addr_3 = getelementptr [1536 x i8]* @B_V_1_2, i64 0, i64 %tmp_138_cast" [CNN_HLS/convolution.h:89]   --->   Operation 532 'getelementptr' 'B_V_1_2_addr_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_30 : Operation 533 [1/2] (2.45ns)   --->   "%A_V_1_22_load = load i8* %A_V_1_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 533 'load' 'A_V_1_22_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 534 [1/2] (2.45ns)   --->   "%A_V_1_21_load = load i8* %A_V_1_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 534 'load' 'A_V_1_21_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 535 [1/2] (2.45ns)   --->   "%A_V_1_20_load = load i8* %A_V_1_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 535 'load' 'A_V_1_20_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 536 [1/2] (2.45ns)   --->   "%A_V_1_19_load = load i8* %A_V_1_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 536 'load' 'A_V_1_19_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 537 [1/2] (2.45ns)   --->   "%A_V_1_18_load = load i8* %A_V_1_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 537 'load' 'A_V_1_18_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 538 [1/2] (2.45ns)   --->   "%A_V_1_17_load = load i8* %A_V_1_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 538 'load' 'A_V_1_17_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 539 [1/2] (2.45ns)   --->   "%A_V_1_16_load = load i8* %A_V_1_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 539 'load' 'A_V_1_16_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 540 [1/2] (2.45ns)   --->   "%A_V_1_15_load = load i8* %A_V_1_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 540 'load' 'A_V_1_15_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 541 [1/2] (2.45ns)   --->   "%A_V_1_14_load = load i8* %A_V_1_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 541 'load' 'A_V_1_14_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 542 [1/2] (2.45ns)   --->   "%A_V_1_13_load = load i8* %A_V_1_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 542 'load' 'A_V_1_13_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 543 [1/2] (2.45ns)   --->   "%A_V_1_12_load = load i8* %A_V_1_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 543 'load' 'A_V_1_12_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 544 [1/2] (2.45ns)   --->   "%A_V_1_11_load = load i8* %A_V_1_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 544 'load' 'A_V_1_11_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 545 [1/2] (2.45ns)   --->   "%A_V_1_10_load = load i8* %A_V_1_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 545 'load' 'A_V_1_10_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 546 [1/2] (2.45ns)   --->   "%A_V_1_9_load = load i8* %A_V_1_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 546 'load' 'A_V_1_9_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 547 [1/2] (2.45ns)   --->   "%A_V_1_8_load = load i8* %A_V_1_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 547 'load' 'A_V_1_8_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 548 [1/2] (2.45ns)   --->   "%A_V_1_7_load = load i8* %A_V_1_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 548 'load' 'A_V_1_7_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 549 [1/2] (2.45ns)   --->   "%A_V_1_6_load = load i8* %A_V_1_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 549 'load' 'A_V_1_6_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 550 [1/2] (2.45ns)   --->   "%A_V_1_5_load = load i8* %A_V_1_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 550 'load' 'A_V_1_5_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 551 [1/2] (2.45ns)   --->   "%A_V_1_4_load = load i8* %A_V_1_4_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 551 'load' 'A_V_1_4_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 552 [1/2] (2.45ns)   --->   "%A_V_1_3_load = load i8* %A_V_1_3_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 552 'load' 'A_V_1_3_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 553 [1/2] (2.45ns)   --->   "%A_V_1_2_load = load i8* %A_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 553 'load' 'A_V_1_2_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 554 [1/2] (2.45ns)   --->   "%A_V_1_1_load = load i8* %A_V_1_1_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 554 'load' 'A_V_1_1_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 555 [1/2] (2.45ns)   --->   "%A_V_1_0_load = load i8* %A_V_1_0_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 555 'load' 'A_V_1_0_load' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 556 [1/2] (2.45ns)   --->   "%A_V_1_23_load = load i8* %A_V_1_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 556 'load' 'A_V_1_23_load' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 557 [1/2] (2.56ns)   --->   "%B_V_1_0_load = load i8* %B_V_1_0_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 557 'load' 'B_V_1_0_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 558 [1/2] (2.45ns)   --->   "%A_V_1_23_load_1 = load i8* %A_V_1_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 558 'load' 'A_V_1_23_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 559 [1/2] (2.45ns)   --->   "%A_V_1_22_load_1 = load i8* %A_V_1_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 559 'load' 'A_V_1_22_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 560 [1/2] (2.45ns)   --->   "%A_V_1_21_load_1 = load i8* %A_V_1_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 560 'load' 'A_V_1_21_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 561 [1/2] (2.45ns)   --->   "%A_V_1_20_load_1 = load i8* %A_V_1_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 561 'load' 'A_V_1_20_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 562 [1/2] (2.45ns)   --->   "%A_V_1_19_load_1 = load i8* %A_V_1_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 562 'load' 'A_V_1_19_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 563 [1/2] (2.45ns)   --->   "%A_V_1_18_load_1 = load i8* %A_V_1_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 563 'load' 'A_V_1_18_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 564 [1/2] (2.45ns)   --->   "%A_V_1_17_load_1 = load i8* %A_V_1_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 564 'load' 'A_V_1_17_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 565 [1/2] (2.45ns)   --->   "%A_V_1_16_load_1 = load i8* %A_V_1_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 565 'load' 'A_V_1_16_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 566 [1/2] (2.45ns)   --->   "%A_V_1_15_load_1 = load i8* %A_V_1_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 566 'load' 'A_V_1_15_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 567 [1/2] (2.45ns)   --->   "%A_V_1_14_load_1 = load i8* %A_V_1_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 567 'load' 'A_V_1_14_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 568 [1/2] (2.45ns)   --->   "%A_V_1_13_load_1 = load i8* %A_V_1_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 568 'load' 'A_V_1_13_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 569 [1/2] (2.45ns)   --->   "%A_V_1_12_load_1 = load i8* %A_V_1_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 569 'load' 'A_V_1_12_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 570 [1/2] (2.45ns)   --->   "%A_V_1_11_load_1 = load i8* %A_V_1_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 570 'load' 'A_V_1_11_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 571 [1/2] (2.45ns)   --->   "%A_V_1_10_load_1 = load i8* %A_V_1_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 571 'load' 'A_V_1_10_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 572 [1/2] (2.45ns)   --->   "%A_V_1_9_load_1 = load i8* %A_V_1_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 572 'load' 'A_V_1_9_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 573 [1/2] (2.45ns)   --->   "%A_V_1_8_load_1 = load i8* %A_V_1_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 573 'load' 'A_V_1_8_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 574 [1/2] (2.45ns)   --->   "%A_V_1_7_load_1 = load i8* %A_V_1_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 574 'load' 'A_V_1_7_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 575 [1/2] (2.45ns)   --->   "%A_V_1_6_load_1 = load i8* %A_V_1_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 575 'load' 'A_V_1_6_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 576 [1/2] (2.45ns)   --->   "%A_V_1_5_load_1 = load i8* %A_V_1_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 576 'load' 'A_V_1_5_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 577 [1/2] (2.45ns)   --->   "%A_V_1_4_load_1 = load i8* %A_V_1_4_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 577 'load' 'A_V_1_4_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 578 [1/2] (2.45ns)   --->   "%A_V_1_3_load_1 = load i8* %A_V_1_3_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 578 'load' 'A_V_1_3_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 579 [1/2] (2.45ns)   --->   "%A_V_1_2_load_1 = load i8* %A_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 579 'load' 'A_V_1_2_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 580 [1/2] (2.45ns)   --->   "%A_V_1_1_load_1 = load i8* %A_V_1_1_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 580 'load' 'A_V_1_1_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 581 [1/2] (2.45ns)   --->   "%A_V_1_24_load = load i8* %A_V_1_24_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 581 'load' 'A_V_1_24_load' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 582 [1/2] (2.45ns)   --->   "%A_V_1_24_load_1 = load i8* %A_V_1_24_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 582 'load' 'A_V_1_24_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 583 [1/2] (2.45ns)   --->   "%A_V_1_23_load_2 = load i8* %A_V_1_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 583 'load' 'A_V_1_23_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 584 [1/2] (2.45ns)   --->   "%A_V_1_22_load_2 = load i8* %A_V_1_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 584 'load' 'A_V_1_22_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 585 [1/2] (2.45ns)   --->   "%A_V_1_21_load_2 = load i8* %A_V_1_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 585 'load' 'A_V_1_21_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 586 [1/2] (2.45ns)   --->   "%A_V_1_20_load_2 = load i8* %A_V_1_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 586 'load' 'A_V_1_20_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 587 [1/2] (2.45ns)   --->   "%A_V_1_19_load_2 = load i8* %A_V_1_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 587 'load' 'A_V_1_19_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 588 [1/2] (2.45ns)   --->   "%A_V_1_18_load_2 = load i8* %A_V_1_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 588 'load' 'A_V_1_18_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 589 [1/2] (2.45ns)   --->   "%A_V_1_17_load_2 = load i8* %A_V_1_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 589 'load' 'A_V_1_17_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 590 [1/2] (2.45ns)   --->   "%A_V_1_16_load_2 = load i8* %A_V_1_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 590 'load' 'A_V_1_16_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 591 [1/2] (2.45ns)   --->   "%A_V_1_15_load_2 = load i8* %A_V_1_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 591 'load' 'A_V_1_15_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 592 [1/2] (2.45ns)   --->   "%A_V_1_14_load_2 = load i8* %A_V_1_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 592 'load' 'A_V_1_14_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 593 [1/2] (2.45ns)   --->   "%A_V_1_13_load_2 = load i8* %A_V_1_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 593 'load' 'A_V_1_13_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 594 [1/2] (2.45ns)   --->   "%A_V_1_12_load_2 = load i8* %A_V_1_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 594 'load' 'A_V_1_12_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 595 [1/2] (2.45ns)   --->   "%A_V_1_11_load_2 = load i8* %A_V_1_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 595 'load' 'A_V_1_11_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 596 [1/2] (2.45ns)   --->   "%A_V_1_10_load_2 = load i8* %A_V_1_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 596 'load' 'A_V_1_10_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 597 [1/2] (2.45ns)   --->   "%A_V_1_9_load_2 = load i8* %A_V_1_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 597 'load' 'A_V_1_9_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 598 [1/2] (2.45ns)   --->   "%A_V_1_8_load_2 = load i8* %A_V_1_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 598 'load' 'A_V_1_8_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 599 [1/2] (2.45ns)   --->   "%A_V_1_7_load_2 = load i8* %A_V_1_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 599 'load' 'A_V_1_7_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 600 [1/2] (2.45ns)   --->   "%A_V_1_6_load_2 = load i8* %A_V_1_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 600 'load' 'A_V_1_6_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 601 [1/2] (2.45ns)   --->   "%A_V_1_5_load_2 = load i8* %A_V_1_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 601 'load' 'A_V_1_5_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 602 [1/2] (2.45ns)   --->   "%A_V_1_4_load_2 = load i8* %A_V_1_4_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 602 'load' 'A_V_1_4_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 603 [1/2] (2.45ns)   --->   "%A_V_1_3_load_2 = load i8* %A_V_1_3_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 603 'load' 'A_V_1_3_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 604 [1/2] (2.45ns)   --->   "%A_V_1_2_load_2 = load i8* %A_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 604 'load' 'A_V_1_2_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 605 [1/2] (2.45ns)   --->   "%A_V_1_25_load = load i8* %A_V_1_25_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 605 'load' 'A_V_1_25_load' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 606 [2/2] (2.45ns)   --->   "%A_V_1_22_load_3 = load i8* %A_V_1_22_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 606 'load' 'A_V_1_22_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 607 [2/2] (2.45ns)   --->   "%A_V_1_21_load_3 = load i8* %A_V_1_21_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 607 'load' 'A_V_1_21_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 608 [2/2] (2.45ns)   --->   "%A_V_1_20_load_3 = load i8* %A_V_1_20_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 608 'load' 'A_V_1_20_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 609 [2/2] (2.45ns)   --->   "%A_V_1_19_load_3 = load i8* %A_V_1_19_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 609 'load' 'A_V_1_19_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 610 [2/2] (2.45ns)   --->   "%A_V_1_18_load_3 = load i8* %A_V_1_18_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 610 'load' 'A_V_1_18_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 611 [2/2] (2.45ns)   --->   "%A_V_1_17_load_3 = load i8* %A_V_1_17_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 611 'load' 'A_V_1_17_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 612 [2/2] (2.45ns)   --->   "%A_V_1_16_load_3 = load i8* %A_V_1_16_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 612 'load' 'A_V_1_16_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 613 [2/2] (2.45ns)   --->   "%A_V_1_15_load_3 = load i8* %A_V_1_15_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 613 'load' 'A_V_1_15_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 614 [2/2] (2.45ns)   --->   "%A_V_1_14_load_3 = load i8* %A_V_1_14_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 614 'load' 'A_V_1_14_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 615 [2/2] (2.45ns)   --->   "%A_V_1_13_load_3 = load i8* %A_V_1_13_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 615 'load' 'A_V_1_13_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 616 [2/2] (2.45ns)   --->   "%A_V_1_12_load_3 = load i8* %A_V_1_12_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 616 'load' 'A_V_1_12_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 617 [2/2] (2.45ns)   --->   "%A_V_1_11_load_3 = load i8* %A_V_1_11_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 617 'load' 'A_V_1_11_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 618 [2/2] (2.45ns)   --->   "%A_V_1_10_load_3 = load i8* %A_V_1_10_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 618 'load' 'A_V_1_10_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 619 [2/2] (2.45ns)   --->   "%A_V_1_9_load_3 = load i8* %A_V_1_9_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 619 'load' 'A_V_1_9_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 620 [2/2] (2.45ns)   --->   "%A_V_1_8_load_3 = load i8* %A_V_1_8_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 620 'load' 'A_V_1_8_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 621 [2/2] (2.45ns)   --->   "%A_V_1_7_load_3 = load i8* %A_V_1_7_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 621 'load' 'A_V_1_7_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 622 [2/2] (2.45ns)   --->   "%A_V_1_6_load_3 = load i8* %A_V_1_6_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 622 'load' 'A_V_1_6_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 623 [2/2] (2.45ns)   --->   "%A_V_1_5_load_3 = load i8* %A_V_1_5_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 623 'load' 'A_V_1_5_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 624 [2/2] (2.45ns)   --->   "%A_V_1_4_load_3 = load i8* %A_V_1_4_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 624 'load' 'A_V_1_4_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 625 [2/2] (2.45ns)   --->   "%A_V_1_3_load_3 = load i8* %A_V_1_3_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 625 'load' 'A_V_1_3_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 626 [2/2] (2.45ns)   --->   "%A_V_1_2_load_3 = load i8* %A_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 626 'load' 'A_V_1_2_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 627 [2/2] (2.45ns)   --->   "%A_V_1_1_load_2 = load i8* %A_V_1_1_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 627 'load' 'A_V_1_1_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 628 [2/2] (2.45ns)   --->   "%A_V_1_0_load_1 = load i8* %A_V_1_0_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 628 'load' 'A_V_1_0_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 629 [2/2] (2.45ns)   --->   "%A_V_1_23_load_3 = load i8* %A_V_1_23_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 629 'load' 'A_V_1_23_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 630 [2/2] (2.56ns)   --->   "%B_V_1_0_load_1 = load i8* %B_V_1_0_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 630 'load' 'B_V_1_0_load_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 631 [2/2] (2.45ns)   --->   "%A_V_1_23_load_4 = load i8* %A_V_1_23_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 631 'load' 'A_V_1_23_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 632 [2/2] (2.45ns)   --->   "%A_V_1_22_load_4 = load i8* %A_V_1_22_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 632 'load' 'A_V_1_22_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 633 [2/2] (2.45ns)   --->   "%A_V_1_21_load_4 = load i8* %A_V_1_21_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 633 'load' 'A_V_1_21_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 634 [2/2] (2.45ns)   --->   "%A_V_1_20_load_4 = load i8* %A_V_1_20_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 634 'load' 'A_V_1_20_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 635 [2/2] (2.45ns)   --->   "%A_V_1_19_load_4 = load i8* %A_V_1_19_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 635 'load' 'A_V_1_19_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 636 [2/2] (2.45ns)   --->   "%A_V_1_18_load_4 = load i8* %A_V_1_18_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 636 'load' 'A_V_1_18_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 637 [2/2] (2.45ns)   --->   "%A_V_1_17_load_4 = load i8* %A_V_1_17_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 637 'load' 'A_V_1_17_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 638 [2/2] (2.45ns)   --->   "%A_V_1_16_load_4 = load i8* %A_V_1_16_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 638 'load' 'A_V_1_16_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 639 [2/2] (2.45ns)   --->   "%A_V_1_15_load_4 = load i8* %A_V_1_15_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 639 'load' 'A_V_1_15_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 640 [2/2] (2.45ns)   --->   "%A_V_1_14_load_4 = load i8* %A_V_1_14_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 640 'load' 'A_V_1_14_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 641 [2/2] (2.45ns)   --->   "%A_V_1_13_load_4 = load i8* %A_V_1_13_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 641 'load' 'A_V_1_13_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 642 [2/2] (2.45ns)   --->   "%A_V_1_12_load_4 = load i8* %A_V_1_12_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 642 'load' 'A_V_1_12_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 643 [2/2] (2.45ns)   --->   "%A_V_1_11_load_4 = load i8* %A_V_1_11_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 643 'load' 'A_V_1_11_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 644 [2/2] (2.45ns)   --->   "%A_V_1_10_load_4 = load i8* %A_V_1_10_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 644 'load' 'A_V_1_10_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 645 [2/2] (2.45ns)   --->   "%A_V_1_9_load_4 = load i8* %A_V_1_9_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 645 'load' 'A_V_1_9_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 646 [2/2] (2.45ns)   --->   "%A_V_1_8_load_4 = load i8* %A_V_1_8_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 646 'load' 'A_V_1_8_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 647 [2/2] (2.45ns)   --->   "%A_V_1_7_load_4 = load i8* %A_V_1_7_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 647 'load' 'A_V_1_7_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 648 [2/2] (2.45ns)   --->   "%A_V_1_6_load_4 = load i8* %A_V_1_6_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 648 'load' 'A_V_1_6_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 649 [2/2] (2.45ns)   --->   "%A_V_1_5_load_4 = load i8* %A_V_1_5_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 649 'load' 'A_V_1_5_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 650 [2/2] (2.45ns)   --->   "%A_V_1_4_load_4 = load i8* %A_V_1_4_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 650 'load' 'A_V_1_4_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 651 [2/2] (2.45ns)   --->   "%A_V_1_3_load_4 = load i8* %A_V_1_3_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 651 'load' 'A_V_1_3_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 652 [2/2] (2.45ns)   --->   "%A_V_1_2_load_4 = load i8* %A_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 652 'load' 'A_V_1_2_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 653 [2/2] (2.45ns)   --->   "%A_V_1_1_load_3 = load i8* %A_V_1_1_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 653 'load' 'A_V_1_1_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 654 [2/2] (2.45ns)   --->   "%A_V_1_24_load_2 = load i8* %A_V_1_24_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 654 'load' 'A_V_1_24_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 655 [2/2] (2.56ns)   --->   "%B_V_1_1_load_1 = load i8* %B_V_1_1_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 655 'load' 'B_V_1_1_load_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 656 [2/2] (2.45ns)   --->   "%A_V_1_24_load_3 = load i8* %A_V_1_24_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 656 'load' 'A_V_1_24_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 657 [2/2] (2.45ns)   --->   "%A_V_1_23_load_5 = load i8* %A_V_1_23_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 657 'load' 'A_V_1_23_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 658 [2/2] (2.45ns)   --->   "%A_V_1_22_load_5 = load i8* %A_V_1_22_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 658 'load' 'A_V_1_22_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 659 [2/2] (2.45ns)   --->   "%A_V_1_21_load_5 = load i8* %A_V_1_21_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 659 'load' 'A_V_1_21_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 660 [2/2] (2.45ns)   --->   "%A_V_1_20_load_5 = load i8* %A_V_1_20_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 660 'load' 'A_V_1_20_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 661 [2/2] (2.45ns)   --->   "%A_V_1_19_load_5 = load i8* %A_V_1_19_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 661 'load' 'A_V_1_19_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 662 [2/2] (2.45ns)   --->   "%A_V_1_18_load_5 = load i8* %A_V_1_18_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 662 'load' 'A_V_1_18_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 663 [2/2] (2.45ns)   --->   "%A_V_1_17_load_5 = load i8* %A_V_1_17_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 663 'load' 'A_V_1_17_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 664 [2/2] (2.45ns)   --->   "%A_V_1_16_load_5 = load i8* %A_V_1_16_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 664 'load' 'A_V_1_16_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 665 [2/2] (2.45ns)   --->   "%A_V_1_15_load_5 = load i8* %A_V_1_15_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 665 'load' 'A_V_1_15_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 666 [2/2] (2.45ns)   --->   "%A_V_1_14_load_5 = load i8* %A_V_1_14_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 666 'load' 'A_V_1_14_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 667 [2/2] (2.45ns)   --->   "%A_V_1_13_load_5 = load i8* %A_V_1_13_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 667 'load' 'A_V_1_13_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 668 [2/2] (2.45ns)   --->   "%A_V_1_12_load_5 = load i8* %A_V_1_12_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 668 'load' 'A_V_1_12_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 669 [2/2] (2.45ns)   --->   "%A_V_1_11_load_5 = load i8* %A_V_1_11_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 669 'load' 'A_V_1_11_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 670 [2/2] (2.45ns)   --->   "%A_V_1_10_load_5 = load i8* %A_V_1_10_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 670 'load' 'A_V_1_10_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 671 [2/2] (2.45ns)   --->   "%A_V_1_9_load_5 = load i8* %A_V_1_9_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 671 'load' 'A_V_1_9_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 672 [2/2] (2.45ns)   --->   "%A_V_1_8_load_5 = load i8* %A_V_1_8_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 672 'load' 'A_V_1_8_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 673 [2/2] (2.45ns)   --->   "%A_V_1_7_load_5 = load i8* %A_V_1_7_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 673 'load' 'A_V_1_7_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 674 [2/2] (2.45ns)   --->   "%A_V_1_6_load_5 = load i8* %A_V_1_6_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 674 'load' 'A_V_1_6_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 675 [2/2] (2.45ns)   --->   "%A_V_1_5_load_5 = load i8* %A_V_1_5_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 675 'load' 'A_V_1_5_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 676 [2/2] (2.45ns)   --->   "%A_V_1_4_load_5 = load i8* %A_V_1_4_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 676 'load' 'A_V_1_4_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 677 [2/2] (2.45ns)   --->   "%A_V_1_3_load_5 = load i8* %A_V_1_3_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 677 'load' 'A_V_1_3_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 678 [2/2] (2.45ns)   --->   "%A_V_1_2_load_5 = load i8* %A_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 678 'load' 'A_V_1_2_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 679 [2/2] (2.45ns)   --->   "%A_V_1_25_load_1 = load i8* %A_V_1_25_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 679 'load' 'A_V_1_25_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 680 [2/2] (2.56ns)   --->   "%B_V_1_2_load_1 = load i8* %B_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 680 'load' 'B_V_1_2_load_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 681 [1/2] (2.45ns)   --->   "%A_V_1_22_load_6 = load i8* %A_V_1_22_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 681 'load' 'A_V_1_22_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 682 [1/2] (2.45ns)   --->   "%A_V_1_21_load_6 = load i8* %A_V_1_21_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 682 'load' 'A_V_1_21_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 683 [1/2] (2.45ns)   --->   "%A_V_1_20_load_6 = load i8* %A_V_1_20_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 683 'load' 'A_V_1_20_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 684 [1/2] (2.45ns)   --->   "%A_V_1_19_load_6 = load i8* %A_V_1_19_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 684 'load' 'A_V_1_19_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 685 [1/2] (2.45ns)   --->   "%A_V_1_18_load_6 = load i8* %A_V_1_18_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 685 'load' 'A_V_1_18_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 686 [1/2] (2.45ns)   --->   "%A_V_1_17_load_6 = load i8* %A_V_1_17_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 686 'load' 'A_V_1_17_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 687 [1/2] (2.45ns)   --->   "%A_V_1_16_load_6 = load i8* %A_V_1_16_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 687 'load' 'A_V_1_16_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 688 [1/2] (2.45ns)   --->   "%A_V_1_15_load_6 = load i8* %A_V_1_15_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 688 'load' 'A_V_1_15_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 689 [1/2] (2.45ns)   --->   "%A_V_1_14_load_6 = load i8* %A_V_1_14_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 689 'load' 'A_V_1_14_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 690 [1/2] (2.45ns)   --->   "%A_V_1_13_load_6 = load i8* %A_V_1_13_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 690 'load' 'A_V_1_13_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 691 [1/2] (2.45ns)   --->   "%A_V_1_12_load_6 = load i8* %A_V_1_12_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 691 'load' 'A_V_1_12_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 692 [1/2] (2.45ns)   --->   "%A_V_1_11_load_6 = load i8* %A_V_1_11_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 692 'load' 'A_V_1_11_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 693 [1/2] (2.45ns)   --->   "%A_V_1_10_load_6 = load i8* %A_V_1_10_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 693 'load' 'A_V_1_10_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 694 [1/2] (2.45ns)   --->   "%A_V_1_9_load_6 = load i8* %A_V_1_9_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 694 'load' 'A_V_1_9_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 695 [1/2] (2.45ns)   --->   "%A_V_1_8_load_6 = load i8* %A_V_1_8_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 695 'load' 'A_V_1_8_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 696 [1/2] (2.45ns)   --->   "%A_V_1_7_load_6 = load i8* %A_V_1_7_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 696 'load' 'A_V_1_7_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 697 [1/2] (2.45ns)   --->   "%A_V_1_6_load_6 = load i8* %A_V_1_6_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 697 'load' 'A_V_1_6_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 698 [1/2] (2.45ns)   --->   "%A_V_1_5_load_6 = load i8* %A_V_1_5_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 698 'load' 'A_V_1_5_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 699 [1/2] (2.45ns)   --->   "%A_V_1_4_load_6 = load i8* %A_V_1_4_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 699 'load' 'A_V_1_4_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 700 [1/2] (2.45ns)   --->   "%A_V_1_3_load_6 = load i8* %A_V_1_3_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 700 'load' 'A_V_1_3_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 701 [1/2] (2.45ns)   --->   "%A_V_1_2_load_6 = load i8* %A_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 701 'load' 'A_V_1_2_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 702 [1/2] (2.45ns)   --->   "%A_V_1_1_load_4 = load i8* %A_V_1_1_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 702 'load' 'A_V_1_1_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 703 [1/2] (2.45ns)   --->   "%A_V_1_0_load_2 = load i8* %A_V_1_0_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 703 'load' 'A_V_1_0_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 704 [1/2] (2.45ns)   --->   "%A_V_1_23_load_6 = load i8* %A_V_1_23_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 704 'load' 'A_V_1_23_load_6' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 705 [2/2] (2.56ns)   --->   "%B_V_1_0_load_2 = load i8* %B_V_1_0_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 705 'load' 'B_V_1_0_load_2' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 706 [1/2] (2.45ns)   --->   "%A_V_1_23_load_7 = load i8* %A_V_1_23_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 706 'load' 'A_V_1_23_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 707 [1/2] (2.45ns)   --->   "%A_V_1_22_load_7 = load i8* %A_V_1_22_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 707 'load' 'A_V_1_22_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 708 [1/2] (2.45ns)   --->   "%A_V_1_21_load_7 = load i8* %A_V_1_21_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 708 'load' 'A_V_1_21_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 709 [1/2] (2.45ns)   --->   "%A_V_1_20_load_7 = load i8* %A_V_1_20_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 709 'load' 'A_V_1_20_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 710 [1/2] (2.45ns)   --->   "%A_V_1_19_load_7 = load i8* %A_V_1_19_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 710 'load' 'A_V_1_19_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 711 [1/2] (2.45ns)   --->   "%A_V_1_18_load_7 = load i8* %A_V_1_18_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 711 'load' 'A_V_1_18_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 712 [1/2] (2.45ns)   --->   "%A_V_1_17_load_7 = load i8* %A_V_1_17_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 712 'load' 'A_V_1_17_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 713 [1/2] (2.45ns)   --->   "%A_V_1_16_load_7 = load i8* %A_V_1_16_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 713 'load' 'A_V_1_16_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 714 [1/2] (2.45ns)   --->   "%A_V_1_15_load_7 = load i8* %A_V_1_15_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 714 'load' 'A_V_1_15_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 715 [1/2] (2.45ns)   --->   "%A_V_1_14_load_7 = load i8* %A_V_1_14_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 715 'load' 'A_V_1_14_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 716 [1/2] (2.45ns)   --->   "%A_V_1_13_load_7 = load i8* %A_V_1_13_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 716 'load' 'A_V_1_13_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 717 [1/2] (2.45ns)   --->   "%A_V_1_12_load_7 = load i8* %A_V_1_12_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 717 'load' 'A_V_1_12_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 718 [1/2] (2.45ns)   --->   "%A_V_1_11_load_7 = load i8* %A_V_1_11_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 718 'load' 'A_V_1_11_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 719 [1/2] (2.45ns)   --->   "%A_V_1_10_load_7 = load i8* %A_V_1_10_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 719 'load' 'A_V_1_10_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 720 [1/2] (2.45ns)   --->   "%A_V_1_9_load_7 = load i8* %A_V_1_9_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 720 'load' 'A_V_1_9_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 721 [1/2] (2.45ns)   --->   "%A_V_1_8_load_7 = load i8* %A_V_1_8_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 721 'load' 'A_V_1_8_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 722 [1/2] (2.45ns)   --->   "%A_V_1_7_load_7 = load i8* %A_V_1_7_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 722 'load' 'A_V_1_7_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 723 [1/2] (2.45ns)   --->   "%A_V_1_6_load_7 = load i8* %A_V_1_6_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 723 'load' 'A_V_1_6_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 724 [1/2] (2.45ns)   --->   "%A_V_1_5_load_7 = load i8* %A_V_1_5_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 724 'load' 'A_V_1_5_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 725 [1/2] (2.45ns)   --->   "%A_V_1_4_load_7 = load i8* %A_V_1_4_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 725 'load' 'A_V_1_4_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 726 [1/2] (2.45ns)   --->   "%A_V_1_3_load_7 = load i8* %A_V_1_3_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 726 'load' 'A_V_1_3_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 727 [1/2] (2.45ns)   --->   "%A_V_1_2_load_7 = load i8* %A_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 727 'load' 'A_V_1_2_load_7' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 728 [1/2] (2.45ns)   --->   "%A_V_1_1_load_5 = load i8* %A_V_1_1_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 728 'load' 'A_V_1_1_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 729 [1/2] (2.45ns)   --->   "%A_V_1_24_load_4 = load i8* %A_V_1_24_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 729 'load' 'A_V_1_24_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 730 [2/2] (2.56ns)   --->   "%B_V_1_1_load_2 = load i8* %B_V_1_1_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 730 'load' 'B_V_1_1_load_2' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 731 [1/2] (2.45ns)   --->   "%A_V_1_24_load_5 = load i8* %A_V_1_24_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 731 'load' 'A_V_1_24_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 732 [1/2] (2.45ns)   --->   "%A_V_1_23_load_8 = load i8* %A_V_1_23_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 732 'load' 'A_V_1_23_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 733 [1/2] (2.45ns)   --->   "%A_V_1_22_load_8 = load i8* %A_V_1_22_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 733 'load' 'A_V_1_22_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 734 [1/2] (2.45ns)   --->   "%A_V_1_21_load_8 = load i8* %A_V_1_21_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 734 'load' 'A_V_1_21_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 735 [1/2] (2.45ns)   --->   "%A_V_1_20_load_8 = load i8* %A_V_1_20_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 735 'load' 'A_V_1_20_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 736 [1/2] (2.45ns)   --->   "%A_V_1_19_load_8 = load i8* %A_V_1_19_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 736 'load' 'A_V_1_19_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 737 [1/2] (2.45ns)   --->   "%A_V_1_18_load_8 = load i8* %A_V_1_18_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 737 'load' 'A_V_1_18_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 738 [1/2] (2.45ns)   --->   "%A_V_1_17_load_8 = load i8* %A_V_1_17_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 738 'load' 'A_V_1_17_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 739 [1/2] (2.45ns)   --->   "%A_V_1_16_load_8 = load i8* %A_V_1_16_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 739 'load' 'A_V_1_16_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 740 [1/2] (2.45ns)   --->   "%A_V_1_15_load_8 = load i8* %A_V_1_15_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 740 'load' 'A_V_1_15_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 741 [1/2] (2.45ns)   --->   "%A_V_1_14_load_8 = load i8* %A_V_1_14_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 741 'load' 'A_V_1_14_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 742 [1/2] (2.45ns)   --->   "%A_V_1_13_load_8 = load i8* %A_V_1_13_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 742 'load' 'A_V_1_13_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 743 [1/2] (2.45ns)   --->   "%A_V_1_12_load_8 = load i8* %A_V_1_12_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 743 'load' 'A_V_1_12_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 744 [1/2] (2.45ns)   --->   "%A_V_1_11_load_8 = load i8* %A_V_1_11_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 744 'load' 'A_V_1_11_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 745 [1/2] (2.45ns)   --->   "%A_V_1_10_load_8 = load i8* %A_V_1_10_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 745 'load' 'A_V_1_10_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 746 [1/2] (2.45ns)   --->   "%A_V_1_9_load_8 = load i8* %A_V_1_9_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 746 'load' 'A_V_1_9_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 747 [1/2] (2.45ns)   --->   "%A_V_1_8_load_8 = load i8* %A_V_1_8_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 747 'load' 'A_V_1_8_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 748 [1/2] (2.45ns)   --->   "%A_V_1_7_load_8 = load i8* %A_V_1_7_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 748 'load' 'A_V_1_7_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 749 [1/2] (2.45ns)   --->   "%A_V_1_6_load_8 = load i8* %A_V_1_6_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 749 'load' 'A_V_1_6_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 750 [1/2] (2.45ns)   --->   "%A_V_1_5_load_8 = load i8* %A_V_1_5_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 750 'load' 'A_V_1_5_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 751 [1/2] (2.45ns)   --->   "%A_V_1_4_load_8 = load i8* %A_V_1_4_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 751 'load' 'A_V_1_4_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 752 [1/2] (2.45ns)   --->   "%A_V_1_3_load_8 = load i8* %A_V_1_3_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 752 'load' 'A_V_1_3_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 753 [1/2] (2.45ns)   --->   "%A_V_1_2_load_8 = load i8* %A_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 753 'load' 'A_V_1_2_load_8' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 754 [1/2] (2.45ns)   --->   "%A_V_1_25_load_2 = load i8* %A_V_1_25_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 754 'load' 'A_V_1_25_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_30 : Operation 755 [2/2] (2.56ns)   --->   "%B_V_1_2_load_2 = load i8* %B_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 755 'load' 'B_V_1_2_load_2' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>

State 31 <SV = 15> <Delay = 2.56>
ST_31 : Operation 756 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 756 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_31 : Operation 757 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 757 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_31 : Operation 758 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 758 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_31 : Operation 759 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 759 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_31 : Operation 760 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 760 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_31 : Operation 761 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 761 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_31 : Operation 762 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 762 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_31 : Operation 763 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 763 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_31 : Operation 764 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 764 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_31 : Operation 765 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 765 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_31 : Operation 766 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 766 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_31 : Operation 767 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 767 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_31 : Operation 768 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 768 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_31 : Operation 769 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 769 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_31 : Operation 770 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 770 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_31 : Operation 771 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 771 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_31 : Operation 772 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 772 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_31 : Operation 773 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 773 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_31 : Operation 774 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 774 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_31 : Operation 775 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 775 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_31 : Operation 776 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 776 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_31 : Operation 777 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 777 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_31 : Operation 778 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 778 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_31 : Operation 779 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0472" [CNN_HLS/convolution.h:89]   --->   Operation 779 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_31 : Operation 780 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 780 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_31 : Operation 781 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 781 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_31 : Operation 782 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 782 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_31 : Operation 783 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 783 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_31 : Operation 784 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 784 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_31 : Operation 785 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 785 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_31 : Operation 786 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 786 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_31 : Operation 787 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 787 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_31 : Operation 788 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 788 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_31 : Operation 789 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 789 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_31 : Operation 790 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 790 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_31 : Operation 791 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 791 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_31 : Operation 792 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 792 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_31 : Operation 793 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 793 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_31 : Operation 794 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 794 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_31 : Operation 795 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 795 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_31 : Operation 796 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 796 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_31 : Operation 797 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 797 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_31 : Operation 798 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 798 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_31 : Operation 799 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 799 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_31 : Operation 800 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 800 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_31 : Operation 801 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 801 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_31 : Operation 802 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 802 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_31 : Operation 803 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0418" [CNN_HLS/convolution.h:89]   --->   Operation 803 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_31 : Operation 804 [2/2] (2.56ns)   --->   "%B_V_1_1_load = load i8* %B_V_1_1_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 804 'load' 'B_V_1_1_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 805 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 805 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_31 : Operation 806 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 806 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_31 : Operation 807 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 807 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_31 : Operation 808 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 808 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_31 : Operation 809 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 809 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_31 : Operation 810 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 810 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_31 : Operation 811 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 811 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_31 : Operation 812 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 812 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_31 : Operation 813 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 813 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_31 : Operation 814 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 814 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_31 : Operation 815 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 815 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_31 : Operation 816 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 816 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_31 : Operation 817 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 817 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_31 : Operation 818 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 818 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_31 : Operation 819 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 819 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_31 : Operation 820 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 820 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_31 : Operation 821 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 821 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_31 : Operation 822 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 822 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_31 : Operation 823 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 823 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_31 : Operation 824 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 824 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_31 : Operation 825 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 825 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_31 : Operation 826 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 826 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_31 : Operation 827 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 827 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_31 : Operation 828 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0364" [CNN_HLS/convolution.h:89]   --->   Operation 828 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_31 : Operation 829 [2/2] (2.56ns)   --->   "%B_V_1_2_load = load i8* %B_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 829 'load' 'B_V_1_2_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 830 [1/2] (2.45ns)   --->   "%A_V_1_22_load_3 = load i8* %A_V_1_22_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 830 'load' 'A_V_1_22_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 831 [1/2] (2.45ns)   --->   "%A_V_1_21_load_3 = load i8* %A_V_1_21_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 831 'load' 'A_V_1_21_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 832 [1/2] (2.45ns)   --->   "%A_V_1_20_load_3 = load i8* %A_V_1_20_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 832 'load' 'A_V_1_20_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 833 [1/2] (2.45ns)   --->   "%A_V_1_19_load_3 = load i8* %A_V_1_19_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 833 'load' 'A_V_1_19_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 834 [1/2] (2.45ns)   --->   "%A_V_1_18_load_3 = load i8* %A_V_1_18_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 834 'load' 'A_V_1_18_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 835 [1/2] (2.45ns)   --->   "%A_V_1_17_load_3 = load i8* %A_V_1_17_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 835 'load' 'A_V_1_17_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 836 [1/2] (2.45ns)   --->   "%A_V_1_16_load_3 = load i8* %A_V_1_16_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 836 'load' 'A_V_1_16_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 837 [1/2] (2.45ns)   --->   "%A_V_1_15_load_3 = load i8* %A_V_1_15_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 837 'load' 'A_V_1_15_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 838 [1/2] (2.45ns)   --->   "%A_V_1_14_load_3 = load i8* %A_V_1_14_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 838 'load' 'A_V_1_14_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 839 [1/2] (2.45ns)   --->   "%A_V_1_13_load_3 = load i8* %A_V_1_13_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 839 'load' 'A_V_1_13_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 840 [1/2] (2.45ns)   --->   "%A_V_1_12_load_3 = load i8* %A_V_1_12_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 840 'load' 'A_V_1_12_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 841 [1/2] (2.45ns)   --->   "%A_V_1_11_load_3 = load i8* %A_V_1_11_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 841 'load' 'A_V_1_11_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 842 [1/2] (2.45ns)   --->   "%A_V_1_10_load_3 = load i8* %A_V_1_10_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 842 'load' 'A_V_1_10_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 843 [1/2] (2.45ns)   --->   "%A_V_1_9_load_3 = load i8* %A_V_1_9_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 843 'load' 'A_V_1_9_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 844 [1/2] (2.45ns)   --->   "%A_V_1_8_load_3 = load i8* %A_V_1_8_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 844 'load' 'A_V_1_8_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 845 [1/2] (2.45ns)   --->   "%A_V_1_7_load_3 = load i8* %A_V_1_7_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 845 'load' 'A_V_1_7_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 846 [1/2] (2.45ns)   --->   "%A_V_1_6_load_3 = load i8* %A_V_1_6_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 846 'load' 'A_V_1_6_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 847 [1/2] (2.45ns)   --->   "%A_V_1_5_load_3 = load i8* %A_V_1_5_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 847 'load' 'A_V_1_5_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 848 [1/2] (2.45ns)   --->   "%A_V_1_4_load_3 = load i8* %A_V_1_4_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 848 'load' 'A_V_1_4_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 849 [1/2] (2.45ns)   --->   "%A_V_1_3_load_3 = load i8* %A_V_1_3_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 849 'load' 'A_V_1_3_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 850 [1/2] (2.45ns)   --->   "%A_V_1_2_load_3 = load i8* %A_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 850 'load' 'A_V_1_2_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 851 [1/2] (2.45ns)   --->   "%A_V_1_1_load_2 = load i8* %A_V_1_1_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 851 'load' 'A_V_1_1_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 852 [1/2] (2.45ns)   --->   "%A_V_1_0_load_1 = load i8* %A_V_1_0_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 852 'load' 'A_V_1_0_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 853 [1/2] (2.45ns)   --->   "%A_V_1_23_load_3 = load i8* %A_V_1_23_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 853 'load' 'A_V_1_23_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 854 [1/2] (2.56ns)   --->   "%B_V_1_0_load_1 = load i8* %B_V_1_0_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 854 'load' 'B_V_1_0_load_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 855 [1/2] (2.45ns)   --->   "%A_V_1_23_load_4 = load i8* %A_V_1_23_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 855 'load' 'A_V_1_23_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 856 [1/2] (2.45ns)   --->   "%A_V_1_22_load_4 = load i8* %A_V_1_22_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 856 'load' 'A_V_1_22_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 857 [1/2] (2.45ns)   --->   "%A_V_1_21_load_4 = load i8* %A_V_1_21_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 857 'load' 'A_V_1_21_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 858 [1/2] (2.45ns)   --->   "%A_V_1_20_load_4 = load i8* %A_V_1_20_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 858 'load' 'A_V_1_20_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 859 [1/2] (2.45ns)   --->   "%A_V_1_19_load_4 = load i8* %A_V_1_19_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 859 'load' 'A_V_1_19_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 860 [1/2] (2.45ns)   --->   "%A_V_1_18_load_4 = load i8* %A_V_1_18_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 860 'load' 'A_V_1_18_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 861 [1/2] (2.45ns)   --->   "%A_V_1_17_load_4 = load i8* %A_V_1_17_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 861 'load' 'A_V_1_17_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 862 [1/2] (2.45ns)   --->   "%A_V_1_16_load_4 = load i8* %A_V_1_16_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 862 'load' 'A_V_1_16_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 863 [1/2] (2.45ns)   --->   "%A_V_1_15_load_4 = load i8* %A_V_1_15_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 863 'load' 'A_V_1_15_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 864 [1/2] (2.45ns)   --->   "%A_V_1_14_load_4 = load i8* %A_V_1_14_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 864 'load' 'A_V_1_14_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 865 [1/2] (2.45ns)   --->   "%A_V_1_13_load_4 = load i8* %A_V_1_13_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 865 'load' 'A_V_1_13_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 866 [1/2] (2.45ns)   --->   "%A_V_1_12_load_4 = load i8* %A_V_1_12_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 866 'load' 'A_V_1_12_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 867 [1/2] (2.45ns)   --->   "%A_V_1_11_load_4 = load i8* %A_V_1_11_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 867 'load' 'A_V_1_11_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 868 [1/2] (2.45ns)   --->   "%A_V_1_10_load_4 = load i8* %A_V_1_10_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 868 'load' 'A_V_1_10_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 869 [1/2] (2.45ns)   --->   "%A_V_1_9_load_4 = load i8* %A_V_1_9_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 869 'load' 'A_V_1_9_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 870 [1/2] (2.45ns)   --->   "%A_V_1_8_load_4 = load i8* %A_V_1_8_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 870 'load' 'A_V_1_8_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 871 [1/2] (2.45ns)   --->   "%A_V_1_7_load_4 = load i8* %A_V_1_7_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 871 'load' 'A_V_1_7_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 872 [1/2] (2.45ns)   --->   "%A_V_1_6_load_4 = load i8* %A_V_1_6_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 872 'load' 'A_V_1_6_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 873 [1/2] (2.45ns)   --->   "%A_V_1_5_load_4 = load i8* %A_V_1_5_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 873 'load' 'A_V_1_5_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 874 [1/2] (2.45ns)   --->   "%A_V_1_4_load_4 = load i8* %A_V_1_4_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 874 'load' 'A_V_1_4_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 875 [1/2] (2.45ns)   --->   "%A_V_1_3_load_4 = load i8* %A_V_1_3_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 875 'load' 'A_V_1_3_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 876 [1/2] (2.45ns)   --->   "%A_V_1_2_load_4 = load i8* %A_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 876 'load' 'A_V_1_2_load_4' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 877 [1/2] (2.45ns)   --->   "%A_V_1_1_load_3 = load i8* %A_V_1_1_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 877 'load' 'A_V_1_1_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 878 [1/2] (2.45ns)   --->   "%A_V_1_24_load_2 = load i8* %A_V_1_24_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 878 'load' 'A_V_1_24_load_2' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 879 [1/2] (2.56ns)   --->   "%B_V_1_1_load_1 = load i8* %B_V_1_1_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 879 'load' 'B_V_1_1_load_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 880 [1/2] (2.45ns)   --->   "%A_V_1_24_load_3 = load i8* %A_V_1_24_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 880 'load' 'A_V_1_24_load_3' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 881 [1/2] (2.45ns)   --->   "%A_V_1_23_load_5 = load i8* %A_V_1_23_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 881 'load' 'A_V_1_23_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 882 [1/2] (2.45ns)   --->   "%A_V_1_22_load_5 = load i8* %A_V_1_22_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 882 'load' 'A_V_1_22_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 883 [1/2] (2.45ns)   --->   "%A_V_1_21_load_5 = load i8* %A_V_1_21_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 883 'load' 'A_V_1_21_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 884 [1/2] (2.45ns)   --->   "%A_V_1_20_load_5 = load i8* %A_V_1_20_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 884 'load' 'A_V_1_20_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 885 [1/2] (2.45ns)   --->   "%A_V_1_19_load_5 = load i8* %A_V_1_19_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 885 'load' 'A_V_1_19_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 886 [1/2] (2.45ns)   --->   "%A_V_1_18_load_5 = load i8* %A_V_1_18_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 886 'load' 'A_V_1_18_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 887 [1/2] (2.45ns)   --->   "%A_V_1_17_load_5 = load i8* %A_V_1_17_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 887 'load' 'A_V_1_17_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 888 [1/2] (2.45ns)   --->   "%A_V_1_16_load_5 = load i8* %A_V_1_16_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 888 'load' 'A_V_1_16_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 889 [1/2] (2.45ns)   --->   "%A_V_1_15_load_5 = load i8* %A_V_1_15_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 889 'load' 'A_V_1_15_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 890 [1/2] (2.45ns)   --->   "%A_V_1_14_load_5 = load i8* %A_V_1_14_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 890 'load' 'A_V_1_14_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 891 [1/2] (2.45ns)   --->   "%A_V_1_13_load_5 = load i8* %A_V_1_13_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 891 'load' 'A_V_1_13_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 892 [1/2] (2.45ns)   --->   "%A_V_1_12_load_5 = load i8* %A_V_1_12_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 892 'load' 'A_V_1_12_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 893 [1/2] (2.45ns)   --->   "%A_V_1_11_load_5 = load i8* %A_V_1_11_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 893 'load' 'A_V_1_11_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 894 [1/2] (2.45ns)   --->   "%A_V_1_10_load_5 = load i8* %A_V_1_10_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 894 'load' 'A_V_1_10_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 895 [1/2] (2.45ns)   --->   "%A_V_1_9_load_5 = load i8* %A_V_1_9_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 895 'load' 'A_V_1_9_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 896 [1/2] (2.45ns)   --->   "%A_V_1_8_load_5 = load i8* %A_V_1_8_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 896 'load' 'A_V_1_8_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 897 [1/2] (2.45ns)   --->   "%A_V_1_7_load_5 = load i8* %A_V_1_7_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 897 'load' 'A_V_1_7_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 898 [1/2] (2.45ns)   --->   "%A_V_1_6_load_5 = load i8* %A_V_1_6_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 898 'load' 'A_V_1_6_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 899 [1/2] (2.45ns)   --->   "%A_V_1_5_load_5 = load i8* %A_V_1_5_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 899 'load' 'A_V_1_5_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 900 [1/2] (2.45ns)   --->   "%A_V_1_4_load_5 = load i8* %A_V_1_4_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 900 'load' 'A_V_1_4_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 901 [1/2] (2.45ns)   --->   "%A_V_1_3_load_5 = load i8* %A_V_1_3_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 901 'load' 'A_V_1_3_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 902 [1/2] (2.45ns)   --->   "%A_V_1_2_load_5 = load i8* %A_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 902 'load' 'A_V_1_2_load_5' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 903 [1/2] (2.45ns)   --->   "%A_V_1_25_load_1 = load i8* %A_V_1_25_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 903 'load' 'A_V_1_25_load_1' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.45> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 904 [1/2] (2.56ns)   --->   "%B_V_1_2_load_1 = load i8* %B_V_1_2_addr_2, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 904 'load' 'B_V_1_2_load_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 905 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 905 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_31 : Operation 906 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 906 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_31 : Operation 907 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 907 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_31 : Operation 908 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 908 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_31 : Operation 909 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 909 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_31 : Operation 910 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 910 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_31 : Operation 911 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 911 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_31 : Operation 912 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 912 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_31 : Operation 913 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 913 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_31 : Operation 914 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 914 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_31 : Operation 915 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 915 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_31 : Operation 916 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 916 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_31 : Operation 917 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 917 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_31 : Operation 918 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 918 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_31 : Operation 919 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 919 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_31 : Operation 920 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 920 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_31 : Operation 921 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 921 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_31 : Operation 922 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 922 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_31 : Operation 923 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 923 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_31 : Operation 924 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 924 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_31 : Operation 925 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 925 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_31 : Operation 926 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 926 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_31 : Operation 927 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 927 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_31 : Operation 928 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0148" [CNN_HLS/convolution.h:89]   --->   Operation 928 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_31 : Operation 929 [1/2] (2.56ns)   --->   "%B_V_1_0_load_2 = load i8* %B_V_1_0_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 929 'load' 'B_V_1_0_load_2' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 930 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 930 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_31 : Operation 931 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 931 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_31 : Operation 932 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 932 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_31 : Operation 933 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 933 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_31 : Operation 934 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 934 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_31 : Operation 935 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 935 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_31 : Operation 936 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 936 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_31 : Operation 937 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 937 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_31 : Operation 938 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 938 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_31 : Operation 939 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 939 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_31 : Operation 940 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 940 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_31 : Operation 941 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 941 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_31 : Operation 942 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 942 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_31 : Operation 943 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 943 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_31 : Operation 944 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 944 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_31 : Operation 945 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 945 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_31 : Operation 946 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 946 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_31 : Operation 947 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 947 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_31 : Operation 948 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 948 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_31 : Operation 949 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 949 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_31 : Operation 950 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 950 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_31 : Operation 951 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 951 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_31 : Operation 952 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 952 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_31 : Operation 953 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.095" [CNN_HLS/convolution.h:89]   --->   Operation 953 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_31 : Operation 954 [1/2] (2.56ns)   --->   "%B_V_1_1_load_2 = load i8* %B_V_1_1_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 954 'load' 'B_V_1_1_load_2' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 955 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 955 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_31 : Operation 956 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 956 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_31 : Operation 957 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 957 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_31 : Operation 958 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 958 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_31 : Operation 959 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 959 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_31 : Operation 960 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 960 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_31 : Operation 961 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 961 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_31 : Operation 962 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 962 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_31 : Operation 963 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 963 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_31 : Operation 964 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 964 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_31 : Operation 965 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 965 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_31 : Operation 966 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 966 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_31 : Operation 967 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 967 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_31 : Operation 968 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 968 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_31 : Operation 969 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 969 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_31 : Operation 970 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 970 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_31 : Operation 971 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 971 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_31 : Operation 972 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 972 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_31 : Operation 973 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 973 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_31 : Operation 974 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 974 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_31 : Operation 975 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 975 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_31 : Operation 976 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 976 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_31 : Operation 977 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 977 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_31 : Operation 978 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.042" [CNN_HLS/convolution.h:89]   --->   Operation 978 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_31 : Operation 979 [1/2] (2.56ns)   --->   "%B_V_1_2_load_2 = load i8* %B_V_1_2_addr_3, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 979 'load' 'B_V_1_2_load_2' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>

State 32 <SV = 16> <Delay = 4.17>
ST_32 : Operation 980 [1/1] (0.00ns)   --->   "%A_V_1_load_0_0_phi = phi i8 [ %A_V_1_0_load, %branch208 ], [ %A_V_1_1_load, %branch209 ], [ %A_V_1_2_load, %branch210 ], [ %A_V_1_3_load, %branch211 ], [ %A_V_1_4_load, %branch212 ], [ %A_V_1_5_load, %branch213 ], [ %A_V_1_6_load, %branch214 ], [ %A_V_1_7_load, %branch215 ], [ %A_V_1_8_load, %branch216 ], [ %A_V_1_9_load, %branch217 ], [ %A_V_1_10_load, %branch218 ], [ %A_V_1_11_load, %branch219 ], [ %A_V_1_12_load, %branch220 ], [ %A_V_1_13_load, %branch221 ], [ %A_V_1_14_load, %branch222 ], [ %A_V_1_15_load, %branch223 ], [ %A_V_1_16_load, %branch224 ], [ %A_V_1_17_load, %branch225 ], [ %A_V_1_18_load, %branch226 ], [ %A_V_1_19_load, %branch227 ], [ %A_V_1_20_load, %branch228 ], [ %A_V_1_21_load, %branch229 ], [ %A_V_1_22_load, %branch230 ], [ %A_V_1_23_load, %branch231 ]" [CNN_HLS/convolution.h:89]   --->   Operation 980 'phi' 'A_V_1_load_0_0_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 981 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i8 %A_V_1_load_0_0_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 981 'sext' 'lhs_V_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 982 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i8 %B_V_1_0_load to i16" [CNN_HLS/convolution.h:89]   --->   Operation 982 'sext' 'rhs_V_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 983 [1/1] (4.17ns)   --->   "%r_V_3 = mul i16 %rhs_V_3, %lhs_V_3" [CNN_HLS/convolution.h:89]   --->   Operation 983 'mul' 'r_V_3' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 984 'bitselect' 'tmp_123' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 985 'partselect' 'tmp_67' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 986 [1/1] (0.00ns)   --->   "%A_V_1_load_0_1_phi = phi i8 [ %A_V_1_1_load_1, %branch183 ], [ %A_V_1_2_load_1, %branch184 ], [ %A_V_1_3_load_1, %branch185 ], [ %A_V_1_4_load_1, %branch186 ], [ %A_V_1_5_load_1, %branch187 ], [ %A_V_1_6_load_1, %branch188 ], [ %A_V_1_7_load_1, %branch189 ], [ %A_V_1_8_load_1, %branch190 ], [ %A_V_1_9_load_1, %branch191 ], [ %A_V_1_10_load_1, %branch192 ], [ %A_V_1_11_load_1, %branch193 ], [ %A_V_1_12_load_1, %branch194 ], [ %A_V_1_13_load_1, %branch195 ], [ %A_V_1_14_load_1, %branch196 ], [ %A_V_1_15_load_1, %branch197 ], [ %A_V_1_16_load_1, %branch198 ], [ %A_V_1_17_load_1, %branch199 ], [ %A_V_1_18_load_1, %branch200 ], [ %A_V_1_19_load_1, %branch201 ], [ %A_V_1_20_load_1, %branch202 ], [ %A_V_1_21_load_1, %branch203 ], [ %A_V_1_22_load_1, %branch204 ], [ %A_V_1_23_load_1, %branch205 ], [ %A_V_1_24_load, %branch206 ]" [CNN_HLS/convolution.h:89]   --->   Operation 986 'phi' 'A_V_1_load_0_1_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 987 [1/2] (2.56ns)   --->   "%B_V_1_1_load = load i8* %B_V_1_1_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 987 'load' 'B_V_1_1_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_32 : Operation 988 [1/1] (0.00ns)   --->   "%A_V_1_load_0_2_phi = phi i8 [ %A_V_1_2_load_2, %branch158 ], [ %A_V_1_3_load_2, %branch159 ], [ %A_V_1_4_load_2, %branch160 ], [ %A_V_1_5_load_2, %branch161 ], [ %A_V_1_6_load_2, %branch162 ], [ %A_V_1_7_load_2, %branch163 ], [ %A_V_1_8_load_2, %branch164 ], [ %A_V_1_9_load_2, %branch165 ], [ %A_V_1_10_load_2, %branch166 ], [ %A_V_1_11_load_2, %branch167 ], [ %A_V_1_12_load_2, %branch168 ], [ %A_V_1_13_load_2, %branch169 ], [ %A_V_1_14_load_2, %branch170 ], [ %A_V_1_15_load_2, %branch171 ], [ %A_V_1_16_load_2, %branch172 ], [ %A_V_1_17_load_2, %branch173 ], [ %A_V_1_18_load_2, %branch174 ], [ %A_V_1_19_load_2, %branch175 ], [ %A_V_1_20_load_2, %branch176 ], [ %A_V_1_21_load_2, %branch177 ], [ %A_V_1_22_load_2, %branch178 ], [ %A_V_1_23_load_2, %branch179 ], [ %A_V_1_24_load_1, %branch180 ], [ %A_V_1_25_load, %branch181 ]" [CNN_HLS/convolution.h:89]   --->   Operation 988 'phi' 'A_V_1_load_0_2_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 989 [1/2] (2.56ns)   --->   "%B_V_1_2_load = load i8* %B_V_1_2_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 989 'load' 'B_V_1_2_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_32 : Operation 990 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 990 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_32 : Operation 991 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 991 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_32 : Operation 992 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 992 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_32 : Operation 993 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 993 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_32 : Operation 994 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 994 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_32 : Operation 995 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 995 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_32 : Operation 996 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 996 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_32 : Operation 997 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 997 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_32 : Operation 998 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 998 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_32 : Operation 999 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 999 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_32 : Operation 1000 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1000 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_32 : Operation 1001 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1001 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_32 : Operation 1002 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1002 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_32 : Operation 1003 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1003 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_32 : Operation 1004 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1004 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_32 : Operation 1005 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1005 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_32 : Operation 1006 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1006 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_32 : Operation 1007 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1007 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_32 : Operation 1008 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1008 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_32 : Operation 1009 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1009 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_32 : Operation 1010 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1010 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_32 : Operation 1011 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1011 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_32 : Operation 1012 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1012 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_32 : Operation 1013 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0310" [CNN_HLS/convolution.h:89]   --->   Operation 1013 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_32 : Operation 1014 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1014 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_32 : Operation 1015 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1015 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_32 : Operation 1016 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1016 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_32 : Operation 1017 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1017 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_32 : Operation 1018 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1018 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_32 : Operation 1019 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1019 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_32 : Operation 1020 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1020 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_32 : Operation 1021 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1021 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_32 : Operation 1022 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1022 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_32 : Operation 1023 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1023 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_32 : Operation 1024 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1024 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_32 : Operation 1025 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1025 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_32 : Operation 1026 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1026 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_32 : Operation 1027 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1027 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_32 : Operation 1028 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1028 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_32 : Operation 1029 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1029 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_32 : Operation 1030 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1030 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_32 : Operation 1031 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1031 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_32 : Operation 1032 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1032 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_32 : Operation 1033 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1033 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_32 : Operation 1034 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1034 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_32 : Operation 1035 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1035 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_32 : Operation 1036 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1036 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_32 : Operation 1037 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0256" [CNN_HLS/convolution.h:89]   --->   Operation 1037 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_32 : Operation 1038 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1038 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 23)> <Delay = 2.46>
ST_32 : Operation 1039 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1039 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 22)> <Delay = 2.46>
ST_32 : Operation 1040 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1040 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 21)> <Delay = 2.46>
ST_32 : Operation 1041 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1041 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 20)> <Delay = 2.46>
ST_32 : Operation 1042 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1042 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 19)> <Delay = 2.46>
ST_32 : Operation 1043 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1043 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 18)> <Delay = 2.46>
ST_32 : Operation 1044 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1044 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 17)> <Delay = 2.46>
ST_32 : Operation 1045 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1045 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 16)> <Delay = 2.46>
ST_32 : Operation 1046 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1046 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 15)> <Delay = 2.46>
ST_32 : Operation 1047 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1047 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 14)> <Delay = 2.46>
ST_32 : Operation 1048 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1048 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 13)> <Delay = 2.46>
ST_32 : Operation 1049 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1049 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 12)> <Delay = 2.46>
ST_32 : Operation 1050 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1050 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 11)> <Delay = 2.46>
ST_32 : Operation 1051 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1051 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 10)> <Delay = 2.46>
ST_32 : Operation 1052 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1052 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 9)> <Delay = 2.46>
ST_32 : Operation 1053 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1053 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 8)> <Delay = 2.46>
ST_32 : Operation 1054 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1054 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 7)> <Delay = 2.46>
ST_32 : Operation 1055 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1055 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 6)> <Delay = 2.46>
ST_32 : Operation 1056 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1056 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 5)> <Delay = 2.46>
ST_32 : Operation 1057 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1057 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 4)> <Delay = 2.46>
ST_32 : Operation 1058 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1058 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 3)> <Delay = 2.46>
ST_32 : Operation 1059 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1059 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 2)> <Delay = 2.46>
ST_32 : Operation 1060 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1060 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 == 1)> <Delay = 2.46>
ST_32 : Operation 1061 [1/1] (2.46ns)   --->   "br label %.preheader.preheader.0202" [CNN_HLS/convolution.h:89]   --->   Operation 1061 'br' <Predicate = (!exitcond_flatten6 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6 & ib_mid2 != 7 & ib_mid2 != 8 & ib_mid2 != 9 & ib_mid2 != 10 & ib_mid2 != 11 & ib_mid2 != 12 & ib_mid2 != 13 & ib_mid2 != 14 & ib_mid2 != 15 & ib_mid2 != 16 & ib_mid2 != 17 & ib_mid2 != 18 & ib_mid2 != 19 & ib_mid2 != 20 & ib_mid2 != 21 & ib_mid2 != 22 & ib_mid2 != 23)> <Delay = 2.46>
ST_32 : Operation 1062 [1/1] (0.00ns)   --->   "%A_V_1_load_2_0_phi = phi i8 [ %A_V_1_0_load_2, %branch52 ], [ %A_V_1_1_load_4, %branch53 ], [ %A_V_1_2_load_6, %branch54 ], [ %A_V_1_3_load_6, %branch55 ], [ %A_V_1_4_load_6, %branch56 ], [ %A_V_1_5_load_6, %branch57 ], [ %A_V_1_6_load_6, %branch58 ], [ %A_V_1_7_load_6, %branch59 ], [ %A_V_1_8_load_6, %branch60 ], [ %A_V_1_9_load_6, %branch61 ], [ %A_V_1_10_load_6, %branch62 ], [ %A_V_1_11_load_6, %branch63 ], [ %A_V_1_12_load_6, %branch64 ], [ %A_V_1_13_load_6, %branch65 ], [ %A_V_1_14_load_6, %branch66 ], [ %A_V_1_15_load_6, %branch67 ], [ %A_V_1_16_load_6, %branch68 ], [ %A_V_1_17_load_6, %branch69 ], [ %A_V_1_18_load_6, %branch70 ], [ %A_V_1_19_load_6, %branch71 ], [ %A_V_1_20_load_6, %branch72 ], [ %A_V_1_21_load_6, %branch73 ], [ %A_V_1_22_load_6, %branch74 ], [ %A_V_1_23_load_6, %branch75 ]" [CNN_HLS/convolution.h:89]   --->   Operation 1062 'phi' 'A_V_1_load_2_0_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1063 [1/1] (0.00ns)   --->   "%lhs_V_3_2 = sext i8 %A_V_1_load_2_0_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1063 'sext' 'lhs_V_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1064 [1/1] (0.00ns)   --->   "%rhs_V_3_2 = sext i8 %B_V_1_0_load_2 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1064 'sext' 'rhs_V_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1065 [1/1] (4.17ns)   --->   "%r_V_3_2 = mul i16 %rhs_V_3_2, %lhs_V_3_2" [CNN_HLS/convolution.h:89]   --->   Operation 1065 'mul' 'r_V_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_2, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1066 'bitselect' 'tmp_130' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1067 'partselect' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1068 [1/1] (0.00ns)   --->   "%A_V_1_load_2_1_phi = phi i8 [ %A_V_1_1_load_5, %branch27 ], [ %A_V_1_2_load_7, %branch28 ], [ %A_V_1_3_load_7, %branch29 ], [ %A_V_1_4_load_7, %branch30 ], [ %A_V_1_5_load_7, %branch31 ], [ %A_V_1_6_load_7, %branch32 ], [ %A_V_1_7_load_7, %branch33 ], [ %A_V_1_8_load_7, %branch34 ], [ %A_V_1_9_load_7, %branch35 ], [ %A_V_1_10_load_7, %branch36 ], [ %A_V_1_11_load_7, %branch37 ], [ %A_V_1_12_load_7, %branch38 ], [ %A_V_1_13_load_7, %branch39 ], [ %A_V_1_14_load_7, %branch40 ], [ %A_V_1_15_load_7, %branch41 ], [ %A_V_1_16_load_7, %branch42 ], [ %A_V_1_17_load_7, %branch43 ], [ %A_V_1_18_load_7, %branch44 ], [ %A_V_1_19_load_7, %branch45 ], [ %A_V_1_20_load_7, %branch46 ], [ %A_V_1_21_load_7, %branch47 ], [ %A_V_1_22_load_7, %branch48 ], [ %A_V_1_23_load_7, %branch49 ], [ %A_V_1_24_load_4, %branch50 ]" [CNN_HLS/convolution.h:89]   --->   Operation 1068 'phi' 'A_V_1_load_2_1_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1069 [1/1] (0.00ns)   --->   "%lhs_V_3_2_1 = sext i8 %A_V_1_load_2_1_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1069 'sext' 'lhs_V_3_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1070 [1/1] (0.00ns)   --->   "%rhs_V_3_2_1 = sext i8 %B_V_1_1_load_2 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1070 'sext' 'rhs_V_3_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1071 [1/1] (4.17ns)   --->   "%r_V_3_2_1 = mul i16 %rhs_V_3_2_1, %lhs_V_3_2_1" [CNN_HLS/convolution.h:89]   --->   Operation 1071 'mul' 'r_V_3_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_2_1, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1072 'bitselect' 'tmp_131' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_2_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1073 'partselect' 'tmp_115' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1074 [1/1] (0.00ns)   --->   "%A_V_1_load_2_2_phi = phi i8 [ %A_V_1_2_load_8, %branch2 ], [ %A_V_1_3_load_8, %branch3 ], [ %A_V_1_4_load_8, %branch4 ], [ %A_V_1_5_load_8, %branch5 ], [ %A_V_1_6_load_8, %branch6 ], [ %A_V_1_7_load_8, %branch7 ], [ %A_V_1_8_load_8, %branch8 ], [ %A_V_1_9_load_8, %branch9 ], [ %A_V_1_10_load_8, %branch10 ], [ %A_V_1_11_load_8, %branch11 ], [ %A_V_1_12_load_8, %branch12 ], [ %A_V_1_13_load_8, %branch13 ], [ %A_V_1_14_load_8, %branch14 ], [ %A_V_1_15_load_8, %branch15 ], [ %A_V_1_16_load_8, %branch16 ], [ %A_V_1_17_load_8, %branch17 ], [ %A_V_1_18_load_8, %branch18 ], [ %A_V_1_19_load_8, %branch19 ], [ %A_V_1_20_load_8, %branch20 ], [ %A_V_1_21_load_8, %branch21 ], [ %A_V_1_22_load_8, %branch22 ], [ %A_V_1_23_load_8, %branch23 ], [ %A_V_1_24_load_5, %branch24 ], [ %A_V_1_25_load_2, %branch25 ]" [CNN_HLS/convolution.h:89]   --->   Operation 1074 'phi' 'A_V_1_load_2_2_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1075 [1/1] (0.00ns)   --->   "%lhs_V_3_2_2 = sext i8 %A_V_1_load_2_2_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1075 'sext' 'lhs_V_3_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1076 [1/1] (0.00ns)   --->   "%rhs_V_3_2_2 = sext i8 %B_V_1_2_load_2 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1076 'sext' 'rhs_V_3_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1077 [1/1] (4.17ns)   --->   "%r_V_3_2_2 = mul i16 %rhs_V_3_2_2, %lhs_V_3_2_2" [CNN_HLS/convolution.h:89]   --->   Operation 1077 'mul' 'r_V_3_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_2_2, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1078 'bitselect' 'tmp_132' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_32 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_2_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1079 'partselect' 'tmp_122' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 33 <SV = 17> <Delay = 4.17>
ST_33 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_90_tr_0_s = zext i16 %r_V_3 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1080 'zext' 'tmp_90_tr_0_s' <Predicate = (!exitcond_flatten6 & tmp_123)> <Delay = 0.00>
ST_33 : Operation 1081 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_90_tr_0_s" [CNN_HLS/convolution.h:89]   --->   Operation 1081 'sub' 'p_neg' <Predicate = (!exitcond_flatten6 & tmp_123)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1082 'partselect' 'tmp_64' <Predicate = (!exitcond_flatten6 & tmp_123)> <Delay = 0.00>
ST_33 : Operation 1083 [1/1] (0.00ns)   --->   "%lhs_V_3_0_1 = sext i8 %A_V_1_load_0_1_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1083 'sext' 'lhs_V_3_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1084 [1/1] (0.00ns)   --->   "%rhs_V_3_0_1 = sext i8 %B_V_1_1_load to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1084 'sext' 'rhs_V_3_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1085 [1/1] (4.17ns)   --->   "%r_V_3_0_1 = mul i16 %lhs_V_3_0_1, %rhs_V_3_0_1" [CNN_HLS/convolution.h:89]   --->   Operation 1085 'mul' 'r_V_3_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_0_1, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1086 'bitselect' 'tmp_125' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_0_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1087 'partselect' 'tmp_74' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1088 [1/1] (0.00ns)   --->   "%lhs_V_3_0_2 = sext i8 %A_V_1_load_0_2_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1088 'sext' 'lhs_V_3_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1089 [1/1] (0.00ns)   --->   "%rhs_V_3_0_2 = sext i8 %B_V_1_2_load to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1089 'sext' 'rhs_V_3_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1090 [1/1] (4.17ns)   --->   "%r_V_3_0_2 = mul i16 %rhs_V_3_0_2, %lhs_V_3_0_2" [CNN_HLS/convolution.h:89]   --->   Operation 1090 'mul' 'r_V_3_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_0_2, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1091 'bitselect' 'tmp_126' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_0_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1092 'partselect' 'tmp_80' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1093 [1/1] (0.00ns)   --->   "%A_V_1_load_1_0_phi = phi i8 [ %A_V_1_0_load_1, %branch130 ], [ %A_V_1_1_load_2, %branch131 ], [ %A_V_1_2_load_3, %branch132 ], [ %A_V_1_3_load_3, %branch133 ], [ %A_V_1_4_load_3, %branch134 ], [ %A_V_1_5_load_3, %branch135 ], [ %A_V_1_6_load_3, %branch136 ], [ %A_V_1_7_load_3, %branch137 ], [ %A_V_1_8_load_3, %branch138 ], [ %A_V_1_9_load_3, %branch139 ], [ %A_V_1_10_load_3, %branch140 ], [ %A_V_1_11_load_3, %branch141 ], [ %A_V_1_12_load_3, %branch142 ], [ %A_V_1_13_load_3, %branch143 ], [ %A_V_1_14_load_3, %branch144 ], [ %A_V_1_15_load_3, %branch145 ], [ %A_V_1_16_load_3, %branch146 ], [ %A_V_1_17_load_3, %branch147 ], [ %A_V_1_18_load_3, %branch148 ], [ %A_V_1_19_load_3, %branch149 ], [ %A_V_1_20_load_3, %branch150 ], [ %A_V_1_21_load_3, %branch151 ], [ %A_V_1_22_load_3, %branch152 ], [ %A_V_1_23_load_3, %branch153 ]" [CNN_HLS/convolution.h:89]   --->   Operation 1093 'phi' 'A_V_1_load_1_0_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1094 [1/1] (0.00ns)   --->   "%lhs_V_3_1 = sext i8 %A_V_1_load_1_0_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1094 'sext' 'lhs_V_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1095 [1/1] (0.00ns)   --->   "%rhs_V_3_1 = sext i8 %B_V_1_0_load_1 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1095 'sext' 'rhs_V_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1096 [1/1] (4.17ns)   --->   "%r_V_3_1 = mul i16 %rhs_V_3_1, %lhs_V_3_1" [CNN_HLS/convolution.h:89]   --->   Operation 1096 'mul' 'r_V_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_1, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1097 'bitselect' 'tmp_127' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1098 'partselect' 'tmp_87' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1099 [1/1] (0.00ns)   --->   "%A_V_1_load_1_1_phi = phi i8 [ %A_V_1_1_load_3, %branch105 ], [ %A_V_1_2_load_4, %branch106 ], [ %A_V_1_3_load_4, %branch107 ], [ %A_V_1_4_load_4, %branch108 ], [ %A_V_1_5_load_4, %branch109 ], [ %A_V_1_6_load_4, %branch110 ], [ %A_V_1_7_load_4, %branch111 ], [ %A_V_1_8_load_4, %branch112 ], [ %A_V_1_9_load_4, %branch113 ], [ %A_V_1_10_load_4, %branch114 ], [ %A_V_1_11_load_4, %branch115 ], [ %A_V_1_12_load_4, %branch116 ], [ %A_V_1_13_load_4, %branch117 ], [ %A_V_1_14_load_4, %branch118 ], [ %A_V_1_15_load_4, %branch119 ], [ %A_V_1_16_load_4, %branch120 ], [ %A_V_1_17_load_4, %branch121 ], [ %A_V_1_18_load_4, %branch122 ], [ %A_V_1_19_load_4, %branch123 ], [ %A_V_1_20_load_4, %branch124 ], [ %A_V_1_21_load_4, %branch125 ], [ %A_V_1_22_load_4, %branch126 ], [ %A_V_1_23_load_4, %branch127 ], [ %A_V_1_24_load_2, %branch128 ]" [CNN_HLS/convolution.h:89]   --->   Operation 1099 'phi' 'A_V_1_load_1_1_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1100 [1/1] (0.00ns)   --->   "%lhs_V_3_1_1 = sext i8 %A_V_1_load_1_1_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1100 'sext' 'lhs_V_3_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1101 [1/1] (0.00ns)   --->   "%rhs_V_3_1_1 = sext i8 %B_V_1_1_load_1 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1101 'sext' 'rhs_V_3_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1102 [1/1] (4.17ns)   --->   "%r_V_3_1_1 = mul i16 %rhs_V_3_1_1, %lhs_V_3_1_1" [CNN_HLS/convolution.h:89]   --->   Operation 1102 'mul' 'r_V_3_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_1_1, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1103 'bitselect' 'tmp_128' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_1_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1104 'partselect' 'tmp_94' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1105 [1/1] (0.00ns)   --->   "%A_V_1_load_1_2_phi = phi i8 [ %A_V_1_2_load_5, %branch80 ], [ %A_V_1_3_load_5, %branch81 ], [ %A_V_1_4_load_5, %branch82 ], [ %A_V_1_5_load_5, %branch83 ], [ %A_V_1_6_load_5, %branch84 ], [ %A_V_1_7_load_5, %branch85 ], [ %A_V_1_8_load_5, %branch86 ], [ %A_V_1_9_load_5, %branch87 ], [ %A_V_1_10_load_5, %branch88 ], [ %A_V_1_11_load_5, %branch89 ], [ %A_V_1_12_load_5, %branch90 ], [ %A_V_1_13_load_5, %branch91 ], [ %A_V_1_14_load_5, %branch92 ], [ %A_V_1_15_load_5, %branch93 ], [ %A_V_1_16_load_5, %branch94 ], [ %A_V_1_17_load_5, %branch95 ], [ %A_V_1_18_load_5, %branch96 ], [ %A_V_1_19_load_5, %branch97 ], [ %A_V_1_20_load_5, %branch98 ], [ %A_V_1_21_load_5, %branch99 ], [ %A_V_1_22_load_5, %branch100 ], [ %A_V_1_23_load_5, %branch101 ], [ %A_V_1_24_load_3, %branch102 ], [ %A_V_1_25_load_1, %branch103 ]" [CNN_HLS/convolution.h:89]   --->   Operation 1105 'phi' 'A_V_1_load_1_2_phi' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1106 [1/1] (0.00ns)   --->   "%lhs_V_3_1_2 = sext i8 %A_V_1_load_1_2_phi to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1106 'sext' 'lhs_V_3_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1107 [1/1] (0.00ns)   --->   "%rhs_V_3_1_2 = sext i8 %B_V_1_2_load_1 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 1107 'sext' 'rhs_V_3_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1108 [1/1] (4.17ns)   --->   "%r_V_3_1_2 = mul i16 %rhs_V_3_1_2, %lhs_V_3_1_2" [CNN_HLS/convolution.h:89]   --->   Operation 1108 'mul' 'r_V_3_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_3_1_2, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 1109 'bitselect' 'tmp_129' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_3_1_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1110 'partselect' 'tmp_101' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_33 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_90_tr_2_s = zext i16 %r_V_3_2 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1111 'zext' 'tmp_90_tr_2_s' <Predicate = (!exitcond_flatten6 & tmp_130)> <Delay = 0.00>
ST_33 : Operation 1112 [1/1] (2.07ns)   --->   "%p_neg_2 = sub i17 0, %tmp_90_tr_2_s" [CNN_HLS/convolution.h:89]   --->   Operation 1112 'sub' 'p_neg_2' <Predicate = (!exitcond_flatten6 & tmp_130)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1113 'partselect' 'tmp_105' <Predicate = (!exitcond_flatten6 & tmp_130)> <Delay = 0.00>
ST_33 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_90_tr_2_1 = zext i16 %r_V_3_2_1 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1114 'zext' 'tmp_90_tr_2_1' <Predicate = (!exitcond_flatten6 & tmp_131)> <Delay = 0.00>
ST_33 : Operation 1115 [1/1] (2.07ns)   --->   "%p_neg_2_1 = sub i17 0, %tmp_90_tr_2_1" [CNN_HLS/convolution.h:89]   --->   Operation 1115 'sub' 'p_neg_2_1' <Predicate = (!exitcond_flatten6 & tmp_131)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_2_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1116 'partselect' 'tmp_112' <Predicate = (!exitcond_flatten6 & tmp_131)> <Delay = 0.00>
ST_33 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_90_tr_2_2 = zext i16 %r_V_3_2_2 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1117 'zext' 'tmp_90_tr_2_2' <Predicate = (!exitcond_flatten6 & tmp_132)> <Delay = 0.00>
ST_33 : Operation 1118 [1/1] (2.07ns)   --->   "%p_neg_2_2 = sub i17 0, %tmp_90_tr_2_2" [CNN_HLS/convolution.h:89]   --->   Operation 1118 'sub' 'p_neg_2_2' <Predicate = (!exitcond_flatten6 & tmp_132)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_2_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1119 'partselect' 'tmp_119' <Predicate = (!exitcond_flatten6 & tmp_132)> <Delay = 0.00>

State 34 <SV = 18> <Delay = 3.99>
ST_34 : Operation 1120 [1/1] (1.91ns)   --->   "%tmp_65 = sub i8 0, %tmp_64" [CNN_HLS/convolution.h:89]   --->   Operation 1120 'sub' 'tmp_65' <Predicate = (!exitcond_flatten6 & tmp_123)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1121 [1/1] (1.24ns)   --->   "%tmp_68 = select i1 %tmp_123, i8 %tmp_65, i8 %tmp_67" [CNN_HLS/convolution.h:89]   --->   Operation 1121 'select' 'tmp_68' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_90_tr_0_1 = zext i16 %r_V_3_0_1 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1122 'zext' 'tmp_90_tr_0_1' <Predicate = (!exitcond_flatten6 & tmp_125)> <Delay = 0.00>
ST_34 : Operation 1123 [1/1] (2.07ns)   --->   "%p_neg_0_1 = sub i17 0, %tmp_90_tr_0_1" [CNN_HLS/convolution.h:89]   --->   Operation 1123 'sub' 'p_neg_0_1' <Predicate = (!exitcond_flatten6 & tmp_125)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_0_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1124 'partselect' 'tmp_71' <Predicate = (!exitcond_flatten6 & tmp_125)> <Delay = 0.00>
ST_34 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_90_tr_0_2 = zext i16 %r_V_3_0_2 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1125 'zext' 'tmp_90_tr_0_2' <Predicate = (!exitcond_flatten6 & tmp_126)> <Delay = 0.00>
ST_34 : Operation 1126 [1/1] (2.07ns)   --->   "%p_neg_0_2 = sub i17 0, %tmp_90_tr_0_2" [CNN_HLS/convolution.h:89]   --->   Operation 1126 'sub' 'p_neg_0_2' <Predicate = (!exitcond_flatten6 & tmp_126)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_0_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1127 'partselect' 'tmp_77' <Predicate = (!exitcond_flatten6 & tmp_126)> <Delay = 0.00>
ST_34 : Operation 1128 [1/1] (1.91ns)   --->   "%tmp_79 = sub i8 0, %tmp_77" [CNN_HLS/convolution.h:89]   --->   Operation 1128 'sub' 'tmp_79' <Predicate = (!exitcond_flatten6 & tmp_126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_90_tr_1_s = zext i16 %r_V_3_1 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1129 'zext' 'tmp_90_tr_1_s' <Predicate = (!exitcond_flatten6 & tmp_127)> <Delay = 0.00>
ST_34 : Operation 1130 [1/1] (2.07ns)   --->   "%p_neg_1 = sub i17 0, %tmp_90_tr_1_s" [CNN_HLS/convolution.h:89]   --->   Operation 1130 'sub' 'p_neg_1' <Predicate = (!exitcond_flatten6 & tmp_127)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1131 'partselect' 'tmp_84' <Predicate = (!exitcond_flatten6 & tmp_127)> <Delay = 0.00>
ST_34 : Operation 1132 [1/1] (1.91ns)   --->   "%tmp_86 = sub i8 0, %tmp_84" [CNN_HLS/convolution.h:89]   --->   Operation 1132 'sub' 'tmp_86' <Predicate = (!exitcond_flatten6 & tmp_127)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_90_tr_1_1 = zext i16 %r_V_3_1_1 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1133 'zext' 'tmp_90_tr_1_1' <Predicate = (!exitcond_flatten6 & tmp_128)> <Delay = 0.00>
ST_34 : Operation 1134 [1/1] (2.07ns)   --->   "%p_neg_1_1 = sub i17 0, %tmp_90_tr_1_1" [CNN_HLS/convolution.h:89]   --->   Operation 1134 'sub' 'p_neg_1_1' <Predicate = (!exitcond_flatten6 & tmp_128)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_1_1, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1135 'partselect' 'tmp_91' <Predicate = (!exitcond_flatten6 & tmp_128)> <Delay = 0.00>
ST_34 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_90_tr_1_2 = zext i16 %r_V_3_1_2 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 1136 'zext' 'tmp_90_tr_1_2' <Predicate = (!exitcond_flatten6 & tmp_129)> <Delay = 0.00>
ST_34 : Operation 1137 [1/1] (2.07ns)   --->   "%p_neg_1_2 = sub i17 0, %tmp_90_tr_1_2" [CNN_HLS/convolution.h:89]   --->   Operation 1137 'sub' 'p_neg_1_2' <Predicate = (!exitcond_flatten6 & tmp_129)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg_1_2, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 1138 'partselect' 'tmp_98' <Predicate = (!exitcond_flatten6 & tmp_129)> <Delay = 0.00>
ST_34 : Operation 1139 [1/1] (1.91ns)   --->   "%tmp_107 = sub i8 0, %tmp_105" [CNN_HLS/convolution.h:89]   --->   Operation 1139 'sub' 'tmp_107' <Predicate = (!exitcond_flatten6 & tmp_130)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1140 [1/1] (1.24ns)   --->   "%tmp_110 = select i1 %tmp_130, i8 %tmp_107, i8 %tmp_108" [CNN_HLS/convolution.h:89]   --->   Operation 1140 'select' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1141 [1/1] (1.91ns)   --->   "%tmp_114 = sub i8 0, %tmp_112" [CNN_HLS/convolution.h:89]   --->   Operation 1141 'sub' 'tmp_114' <Predicate = (!exitcond_flatten6 & tmp_131)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1142 [1/1] (1.24ns)   --->   "%tmp_117 = select i1 %tmp_131, i8 %tmp_114, i8 %tmp_115" [CNN_HLS/convolution.h:89]   --->   Operation 1142 'select' 'tmp_117' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1143 [1/1] (1.91ns)   --->   "%tmp_121 = sub i8 0, %tmp_119" [CNN_HLS/convolution.h:89]   --->   Operation 1143 'sub' 'tmp_121' <Predicate = (!exitcond_flatten6 & tmp_132)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1144 [1/1] (1.24ns)   --->   "%tmp_124 = select i1 %tmp_132, i8 %tmp_121, i8 %tmp_122" [CNN_HLS/convolution.h:89]   --->   Operation 1144 'select' 'tmp_124' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 19> <Delay = 3.66>
ST_35 : Operation 1145 [1/1] (1.91ns)   --->   "%tmp_72 = sub i8 0, %tmp_71" [CNN_HLS/convolution.h:89]   --->   Operation 1145 'sub' 'tmp_72' <Predicate = (!exitcond_flatten6 & tmp_125)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1146 [1/1] (1.24ns)   --->   "%tmp_75 = select i1 %tmp_125, i8 %tmp_72, i8 %tmp_74" [CNN_HLS/convolution.h:89]   --->   Operation 1146 'select' 'tmp_75' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1147 [1/1] (1.24ns)   --->   "%tmp_82 = select i1 %tmp_126, i8 %tmp_79, i8 %tmp_80" [CNN_HLS/convolution.h:89]   --->   Operation 1147 'select' 'tmp_82' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1148 [1/1] (1.24ns)   --->   "%tmp_89 = select i1 %tmp_127, i8 %tmp_86, i8 %tmp_87" [CNN_HLS/convolution.h:89]   --->   Operation 1148 'select' 'tmp_89' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1149 [1/1] (1.91ns)   --->   "%tmp_93 = sub i8 0, %tmp_91" [CNN_HLS/convolution.h:89]   --->   Operation 1149 'sub' 'tmp_93' <Predicate = (!exitcond_flatten6 & tmp_128)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1150 [1/1] (1.24ns)   --->   "%tmp_96 = select i1 %tmp_128, i8 %tmp_93, i8 %tmp_94" [CNN_HLS/convolution.h:89]   --->   Operation 1150 'select' 'tmp_96' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1151 [1/1] (1.91ns)   --->   "%tmp_100 = sub i8 0, %tmp_98" [CNN_HLS/convolution.h:89]   --->   Operation 1151 'sub' 'tmp_100' <Predicate = (!exitcond_flatten6 & tmp_129)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1152 [1/1] (1.24ns)   --->   "%tmp_103 = select i1 %tmp_129, i8 %tmp_100, i8 %tmp_101" [CNN_HLS/convolution.h:89]   --->   Operation 1152 'select' 'tmp_103' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1153 [1/1] (1.91ns)   --->   "%tmp3 = add i8 %tmp_82, %tmp_89" [CNN_HLS/convolution.h:89]   --->   Operation 1153 'add' 'tmp3' <Predicate = (!exitcond_flatten6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %tmp_117, %tmp_124" [CNN_HLS/convolution.h:89]   --->   Operation 1154 'add' 'tmp7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1155 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp6 = add i8 %tmp7, %tmp_110" [CNN_HLS/convolution.h:89]   --->   Operation 1155 'add' 'tmp6' <Predicate = (!exitcond_flatten6)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 20> <Delay = 3.66>
ST_36 : Operation 1156 [1/1] (1.24ns)   --->   "%p_0_mid2 = select i1 %tmp_90, i8 0, i8 %p_0" [CNN_HLS/convolution.h:84]   --->   Operation 1156 'select' 'p_0_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [CNN_HLS/convolution.h:85]   --->   Operation 1157 'specregionbegin' 'tmp_60' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_36 : Operation 1158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:86]   --->   Operation 1158 'specpipeline' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_36 : Operation 1159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_68, %tmp_75" [CNN_HLS/convolution.h:89]   --->   Operation 1159 'add' 'tmp2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1160 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp1 = add i8 %tmp3, %tmp2" [CNN_HLS/convolution.h:89]   --->   Operation 1160 'add' 'tmp1' <Predicate = (!exitcond_flatten6)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i8 %tmp_96, %tmp_103" [CNN_HLS/convolution.h:89]   --->   Operation 1161 'add' 'tmp5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1162 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp4 = add i8 %tmp6, %tmp5" [CNN_HLS/convolution.h:89]   --->   Operation 1162 'add' 'tmp4' <Predicate = (!exitcond_flatten6)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 21> <Delay = 3.66>
ST_37 : Operation 1163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_30 = add i8 %tmp4, %tmp1" [CNN_HLS/convolution.h:89]   --->   Operation 1163 'add' 'tmp_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1164 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%buf_V_2_2 = add i8 %p_0_mid2, %tmp_30" [CNN_HLS/convolution.h:89]   --->   Operation 1164 'add' 'buf_V_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1165 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_60)" [CNN_HLS/convolution.h:90]   --->   Operation 1165 'specregionend' 'empty_70' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 38 <SV = 22> <Delay = 3.18>
ST_38 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i8 %buf_V_2_2 to i7" [CNN_HLS/convolution.h:84]   --->   Operation 1166 'trunc' 'tmp_133' <Predicate = (ifzero)> <Delay = 0.00>
ST_38 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %buf_V_2_2, i32 7)" [CNN_HLS/config.h:23->CNN_HLS/convolution.h:91]   --->   Operation 1167 'bitselect' 'tmp_134' <Predicate = (ifzero)> <Delay = 0.00>
ST_38 : Operation 1168 [1/1] (0.99ns)   --->   "%x_V_y_V_i = select i1 %tmp_134, i7 0, i7 %tmp_133" [CNN_HLS/config.h:23->CNN_HLS/convolution.h:91]   --->   Operation 1168 'select' 'x_V_y_V_i' <Predicate = (ifzero)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1169 [1/1] (0.00ns)   --->   "%Outbuf_V = zext i7 %x_V_y_V_i to i16" [CNN_HLS/convolution.h:91]   --->   Operation 1169 'zext' 'Outbuf_V' <Predicate = (ifzero)> <Delay = 0.00>
ST_38 : Operation 1170 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [CNN_HLS/convolution.h:92]   --->   Operation 1170 'write' <Predicate = (ifzero)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_38 : Operation 1171 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 1171 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 39 <SV = 11> <Delay = 0.00>
ST_39 : Operation 1172 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp)" [CNN_HLS/convolution.h:96]   --->   Operation 1172 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1173 [1/1] (0.00ns)   --->   "br label %.preheader360" [CNN_HLS/convolution.h:66]   --->   Operation 1173 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 7> <Delay = 3.07>
ST_40 : Operation 1174 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i13 [ %indvar_flatten_next5, %0 ], [ 0, %.preheader362.preheader ]"   --->   Operation 1174 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1175 [1/1] (0.00ns)   --->   "%i = phi i6 [ %tmp_44_mid2_v, %0 ], [ 0, %.preheader362.preheader ]" [CNN_HLS/convolution.h:60]   --->   Operation 1175 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1176 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i9 [ %indvar_flatten_next4, %0 ], [ 0, %.preheader362.preheader ]"   --->   Operation 1176 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1177 [1/1] (0.00ns)   --->   "%j = phi i5 [ %tmp_50_mid2, %0 ], [ 0, %.preheader362.preheader ]" [CNN_HLS/convolution.h:60]   --->   Operation 1177 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1178 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %indvar_flatten_next, %0 ], [ 0, %.preheader362.preheader ]"   --->   Operation 1178 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1179 [1/1] (0.00ns)   --->   "%ka = phi i3 [ %ka_mid2, %0 ], [ 2, %.preheader362.preheader ]" [CNN_HLS/convolution.h:56]   --->   Operation 1179 'phi' 'ka' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1180 [1/1] (0.00ns)   --->   "%kb = phi i3 [ %kb_1, %0 ], [ 2, %.preheader362.preheader ]"   --->   Operation 1180 'phi' 'kb' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1181 [1/1] (2.09ns)   --->   "%exitcond_flatten5 = icmp eq i13 %indvar_flatten4, -3584"   --->   Operation 1181 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1182 [1/1] (1.67ns)   --->   "%indvar_flatten_next5 = add i13 %indvar_flatten4, 1"   --->   Operation 1182 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1183 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %.loopexit366.loopexit, label %.preheader365"   --->   Operation 1183 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1184 [1/1] (1.66ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten5, 144"   --->   Operation 1184 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1185 [1/1] (1.82ns)   --->   "%indvar_flatten13_op = add i9 %indvar_flatten5, 1"   --->   Operation 1185 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1186 [1/1] (0.96ns)   --->   "%indvar_flatten_next4 = select i1 %exitcond_flatten, i9 1, i9 %indvar_flatten13_op"   --->   Operation 1186 'select' 'indvar_flatten_next4' <Predicate = (!exitcond_flatten5)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 8> <Delay = 4.28>
ST_41 : Operation 1187 [1/1] (1.82ns)   --->   "%i_3 = add i6 1, %i" [CNN_HLS/convolution.h:53]   --->   Operation 1187 'add' 'i_3' <Predicate = (!exitcond_flatten5 & exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1188 [1/1] (1.21ns)   --->   "%j_mid = select i1 %exitcond_flatten, i5 0, i5 %j" [CNN_HLS/convolution.h:60]   --->   Operation 1188 'select' 'j_mid' <Predicate = (!exitcond_flatten5)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1189 [1/1] (1.18ns)   --->   "%tmp_44_mid2_v = select i1 %exitcond_flatten, i6 %i_3, i6 %i" [CNN_HLS/convolution.h:60]   --->   Operation 1189 'select' 'tmp_44_mid2_v' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true"   --->   Operation 1190 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1191 [1/1] (1.30ns)   --->   "%exitcond_flatten3 = icmp eq i4 %indvar_flatten, -7"   --->   Operation 1191 'icmp' 'exitcond_flatten3' <Predicate = (!exitcond_flatten5)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1192 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten3, %not_exitcond_flatten"   --->   Operation 1192 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1193 [1/1] (1.78ns)   --->   "%j_6 = add i5 1, %j_mid" [CNN_HLS/convolution.h:54]   --->   Operation 1193 'add' 'j_6' <Predicate = (!exitcond_flatten5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1194 [1/1] (0.97ns)   --->   "%tmp_55 = or i1 %exitcond_flatten_mid, %exitcond_flatten"   --->   Operation 1194 'or' 'tmp_55' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1195 [1/1] (1.21ns)   --->   "%tmp_50_mid2 = select i1 %exitcond_flatten_mid, i5 %j_6, i5 %j_mid" [CNN_HLS/convolution.h:60]   --->   Operation 1195 'select' 'tmp_50_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1196 [1/1] (1.73ns)   --->   "%indvar_flatten_op = add i4 %indvar_flatten, 1"   --->   Operation 1196 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1197 [1/1] (1.02ns)   --->   "%indvar_flatten_next = select i1 %tmp_55, i4 1, i4 %indvar_flatten_op"   --->   Operation 1197 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten5)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 9> <Delay = 3.62>
ST_42 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_53 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_44_mid2_v, i4 0)" [CNN_HLS/convolution.h:60]   --->   Operation 1198 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_42 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i10 %tmp_53 to i11" [CNN_HLS/convolution.h:60]   --->   Operation 1199 'zext' 'tmp_63_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_42 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node tmp_52_mid1)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %kb, i32 2)" [CNN_HLS/convolution.h:56]   --->   Operation 1200 'bitselect' 'tmp_62' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_42 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node tmp_52_mid1)   --->   "%rev = xor i1 %tmp_62, true" [CNN_HLS/convolution.h:56]   --->   Operation 1201 'xor' 'rev' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node tmp_52_mid1)   --->   "%tmp_52_mid = or i1 %exitcond_flatten, %rev" [CNN_HLS/convolution.h:56]   --->   Operation 1202 'or' 'tmp_52_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1203 [1/1] (0.98ns)   --->   "%ka_mid = select i1 %tmp_55, i3 2, i3 %ka" [CNN_HLS/convolution.h:56]   --->   Operation 1203 'select' 'ka_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node kb_mid2)   --->   "%kb_mid = select i1 %tmp_55, i3 2, i3 %kb" [CNN_HLS/convolution.h:56]   --->   Operation 1204 'select' 'kb_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_50_mid2_cast = zext i5 %tmp_50_mid2 to i11" [CNN_HLS/convolution.h:60]   --->   Operation 1205 'zext' 'tmp_50_mid2_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_42 : Operation 1206 [1/1] (1.73ns)   --->   "%tmp_57 = add i11 %tmp_50_mid2_cast, %tmp_63_cast" [CNN_HLS/convolution.h:60]   --->   Operation 1206 'add' 'tmp_57' <Predicate = (!exitcond_flatten5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i11 %tmp_57 to i10" [CNN_HLS/convolution.h:60]   --->   Operation 1207 'trunc' 'tmp_63' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_42 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node ka_t_mid2)   --->   "%tmp_66 = trunc i3 %ka to i2" [CNN_HLS/convolution.h:56]   --->   Operation 1208 'trunc' 'tmp_66' <Predicate = (!exitcond_flatten5 & !tmp_55)> <Delay = 0.00>
ST_42 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node ka_t_mid2)   --->   "%ka_t_mid = select i1 %tmp_55, i2 -2, i2 %tmp_66" [CNN_HLS/convolution.h:56]   --->   Operation 1209 'select' 'ka_t_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1210 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_52_mid1 = or i1 %exitcond_flatten_mid, %tmp_52_mid" [CNN_HLS/convolution.h:56]   --->   Operation 1210 'or' 'tmp_52_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1211 [1/1] (1.65ns)   --->   "%ka_1 = add i3 -1, %ka_mid" [CNN_HLS/convolution.h:55]   --->   Operation 1211 'add' 'ka_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1212 [1/1] (0.98ns) (out node of the LUT)   --->   "%kb_mid2 = select i1 %tmp_52_mid1, i3 %kb_mid, i3 2" [CNN_HLS/convolution.h:56]   --->   Operation 1212 'select' 'kb_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node ka_t_mid2)   --->   "%tmp_69 = trunc i3 %ka_1 to i2" [CNN_HLS/convolution.h:55]   --->   Operation 1213 'trunc' 'tmp_69' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_42 : Operation 1214 [1/1] (0.99ns) (out node of the LUT)   --->   "%ka_t_mid2 = select i1 %tmp_52_mid1, i2 %ka_t_mid, i2 %tmp_69" [CNN_HLS/convolution.h:56]   --->   Operation 1214 'select' 'ka_t_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1215 [1/1] (0.98ns)   --->   "%ka_mid2 = select i1 %tmp_52_mid1, i3 %ka_mid, i3 %ka_1" [CNN_HLS/convolution.h:56]   --->   Operation 1215 'select' 'ka_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1216 [1/1] (1.65ns)   --->   "%kb_1 = add i3 %kb_mid2, -1" [CNN_HLS/convolution.h:56]   --->   Operation 1216 'add' 'kb_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 4.37>
ST_43 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i11 %tmp_57 to i12" [CNN_HLS/convolution.h:60]   --->   Operation 1217 'zext' 'tmp_73_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_43 : Operation 1218 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_63, i2 0)" [CNN_HLS/convolution.h:60]   --->   Operation 1218 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_43 : Operation 1219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_59 = sub i12 %p_shl_cast, %tmp_73_cast" [CNN_HLS/convolution.h:60]   --->   Operation 1219 'sub' 'tmp_59' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [CNN_HLS/convolution.h:57]   --->   Operation 1220 'specregionbegin' 'tmp_52' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_43 : Operation 1221 [1/1] (2.18ns)   --->   "%tmp_V_71 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:59]   --->   Operation 1221 'read' 'tmp_V_71' <Predicate = (!exitcond_flatten5)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_43 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i3 %kb_mid2 to i12" [CNN_HLS/convolution.h:60]   --->   Operation 1222 'sext' 'tmp_53_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_43 : Operation 1223 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_70 = add i12 %tmp_53_cast, %tmp_59" [CNN_HLS/convolution.h:60]   --->   Operation 1223 'add' 'tmp_70' <Predicate = (!exitcond_flatten5)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i16 %tmp_V_71 to i8" [CNN_HLS/convolution.h:60]   --->   Operation 1224 'trunc' 'tmp_73' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_43 : Operation 1225 [1/1] (1.13ns)   --->   "switch i2 %ka_t_mid2, label %branch262 [
    i2 0, label %branch260
    i2 1, label %branch261
  ]" [CNN_HLS/convolution.h:60]   --->   Operation 1225 'switch' <Predicate = (!exitcond_flatten5)> <Delay = 1.13>
ST_43 : Operation 1226 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_71)" [CNN_HLS/convolution.h:61]   --->   Operation 1226 'write' <Predicate = (!exitcond_flatten5)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_43 : Operation 1227 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_52)" [CNN_HLS/convolution.h:62]   --->   Operation 1227 'specregionend' 'empty' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_43 : Operation 1228 [1/1] (0.00ns)   --->   "br label %.preheader362" [CNN_HLS/convolution.h:56]   --->   Operation 1228 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 44 <SV = 11> <Delay = 2.56>
ST_44 : Operation 1229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:58]   --->   Operation 1229 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_44 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i12 %tmp_70 to i64" [CNN_HLS/convolution.h:60]   --->   Operation 1230 'zext' 'tmp_88_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_44 : Operation 1231 [1/1] (0.00ns)   --->   "%B_V_1_0_addr = getelementptr [1536 x i8]* @B_V_1_0, i64 0, i64 %tmp_88_cast" [CNN_HLS/convolution.h:60]   --->   Operation 1231 'getelementptr' 'B_V_1_0_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_44 : Operation 1232 [1/1] (0.00ns)   --->   "%B_V_1_1_addr = getelementptr [1536 x i8]* @B_V_1_1, i64 0, i64 %tmp_88_cast" [CNN_HLS/convolution.h:60]   --->   Operation 1232 'getelementptr' 'B_V_1_1_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_44 : Operation 1233 [1/1] (0.00ns)   --->   "%B_V_1_2_addr = getelementptr [1536 x i8]* @B_V_1_2, i64 0, i64 %tmp_88_cast" [CNN_HLS/convolution.h:60]   --->   Operation 1233 'getelementptr' 'B_V_1_2_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_44 : Operation 1234 [1/1] (2.56ns)   --->   "store i8 %tmp_73, i8* %B_V_1_1_addr, align 1" [CNN_HLS/convolution.h:60]   --->   Operation 1234 'store' <Predicate = (ka_t_mid2 == 1)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_44 : Operation 1235 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/convolution.h:60]   --->   Operation 1235 'br' <Predicate = (ka_t_mid2 == 1)> <Delay = 0.00>
ST_44 : Operation 1236 [1/1] (2.56ns)   --->   "store i8 %tmp_73, i8* %B_V_1_0_addr, align 1" [CNN_HLS/convolution.h:60]   --->   Operation 1236 'store' <Predicate = (ka_t_mid2 == 0)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_44 : Operation 1237 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/convolution.h:60]   --->   Operation 1237 'br' <Predicate = (ka_t_mid2 == 0)> <Delay = 0.00>
ST_44 : Operation 1238 [1/1] (2.56ns)   --->   "store i8 %tmp_73, i8* %B_V_1_2_addr, align 1" [CNN_HLS/convolution.h:60]   --->   Operation 1238 'store' <Predicate = (ka_t_mid2 != 0 & ka_t_mid2 != 1)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_44 : Operation 1239 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/convolution.h:60]   --->   Operation 1239 'br' <Predicate = (ka_t_mid2 != 0 & ka_t_mid2 != 1)> <Delay = 0.00>

State 45 <SV = 8> <Delay = 0.00>
ST_45 : Operation 1240 [1/1] (0.00ns)   --->   "br label %.loopexit366"   --->   Operation 1240 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:23) [36]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:25) [37]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:27) [38]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:29) [39]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:31) [40]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:33) [41]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:35) [42]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:37) [43]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:39) [44]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:41) [45]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:43) [46]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:45) [47]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', CNN_HLS/convolution.h:51) [50]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp8', CNN_HLS/convolution.h:100) [59]  (3.89 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [61]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [61]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [61]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [61]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [61]  (3.95 ns)

 <State 15>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i7', CNN_HLS/convolution.h:101) with incoming values : ('i_s', CNN_HLS/convolution.h:101) [64]  (0 ns)
	'add' operation ('i_s', CNN_HLS/convolution.h:101) [67]  (2.52 ns)

 <State 16>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:105) [73]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:106) [74]  (2.19 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_48', CNN_HLS/convolution.h:66) [84]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 3.19ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten7') [97]  (2.21 ns)
	blocking operation 0.978 ns on control path)

 <State 20>: 5.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond', CNN_HLS/convolution.h:71) [107]  (1.36 ns)
	'and' operation ('exitcond1_mid', CNN_HLS/convolution.h:71) [108]  (0.978 ns)
	'or' operation ('tmp_76', CNN_HLS/convolution.h:71) [110]  (0 ns)
	'select' operation ('i2_mid2', CNN_HLS/convolution.h:71) [111]  (1.22 ns)
	'add' operation ('i', CNN_HLS/convolution.h:71) [228]  (1.78 ns)

 <State 21>: 1.43ns
The critical path consists of the following:

 <State 22>: 1.05ns
The critical path consists of the following:
	'mul' operation ('tmp_78', CNN_HLS/convolution.h:75) [117]  (1.05 ns)

 <State 23>: 3.02ns
The critical path consists of the following:
	'add' operation ('tmp_81', CNN_HLS/convolution.h:75) [118]  (3.02 ns)

 <State 24>: 2.45ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_1_7_addr', CNN_HLS/convolution.h:75) [143]  (0 ns)
	'store' operation (CNN_HLS/convolution.h:75) of variable 'tmp_83', CNN_HLS/convolution.h:75 on array 'A_V_1_7' [200]  (2.45 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8') with incoming values : ('indvar_flatten_next1') [235]  (1.77 ns)

 <State 26>: 4.28ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten9') with incoming values : ('indvar_flatten_next9') [237]  (0 ns)
	'icmp' operation ('exitcond_flatten8') [249]  (2.32 ns)
	'xor' operation ('not_exitcond_flatten_6', CNN_HLS/convolution.h:84) [258]  (0.978 ns)
	'and' operation ('exitcond2_mid', CNN_HLS/convolution.h:84) [260]  (0 ns)
	'and' operation ('exitcond2_mid1', CNN_HLS/convolution.h:84) [268]  (0.978 ns)

 <State 27>: 3.99ns
The critical path consists of the following:
	'or' operation ('tmp_85', CNN_HLS/convolution.h:84) [264]  (0.978 ns)
	'select' operation ('i3_mid', CNN_HLS/convolution.h:84) [265]  (1.19 ns)
	'add' operation ('i', CNN_HLS/convolution.h:81) [270]  (1.83 ns)

 <State 28>: 3.78ns
The critical path consists of the following:
	'mul' operation ('tmp_99', CNN_HLS/convolution.h:89) [282]  (3.78 ns)

 <State 29>: 4.18ns
The critical path consists of the following:
	'select' operation ('tmp_77_mid2', CNN_HLS/convolution.h:89) [251]  (0 ns)
	'add' operation ('tmp_102', CNN_HLS/convolution.h:89) [283]  (1.73 ns)
	'getelementptr' operation ('A_V_1_17_addr_1', CNN_HLS/convolution.h:89) [316]  (0 ns)
	'load' operation ('A_V_1_17_load_2', CNN_HLS/convolution.h:89) on array 'A_V_1_17' [581]  (2.45 ns)

 <State 30>: 4.18ns
The critical path consists of the following:
	'add' operation ('tmp_104', CNN_HLS/convolution.h:89) [286]  (1.73 ns)
	'getelementptr' operation ('A_V_1_20_addr_2', CNN_HLS/convolution.h:89) [329]  (0 ns)
	'load' operation ('A_V_1_20_load_3', CNN_HLS/convolution.h:89) on array 'A_V_1_20' [652]  (2.45 ns)

 <State 31>: 2.57ns
The critical path consists of the following:
	'load' operation ('B_V_1_1_load', CNN_HLS/convolution.h:89) on array 'B_V_1_1' [548]  (2.57 ns)

 <State 32>: 4.17ns
The critical path consists of the following:
	'phi' operation ('A_V_1_load_0_0_phi', CNN_HLS/convolution.h:89) with incoming values : ('A_V_1_22_load', CNN_HLS/convolution.h:89) ('A_V_1_21_load', CNN_HLS/convolution.h:89) ('A_V_1_20_load', CNN_HLS/convolution.h:89) ('A_V_1_19_load', CNN_HLS/convolution.h:89) ('A_V_1_18_load', CNN_HLS/convolution.h:89) ('A_V_1_17_load', CNN_HLS/convolution.h:89) ('A_V_1_16_load', CNN_HLS/convolution.h:89) ('A_V_1_15_load', CNN_HLS/convolution.h:89) ('A_V_1_14_load', CNN_HLS/convolution.h:89) ('A_V_1_13_load', CNN_HLS/convolution.h:89) ('A_V_1_12_load', CNN_HLS/convolution.h:89) ('A_V_1_11_load', CNN_HLS/convolution.h:89) ('A_V_1_10_load', CNN_HLS/convolution.h:89) ('A_V_1_9_load', CNN_HLS/convolution.h:89) ('A_V_1_8_load', CNN_HLS/convolution.h:89) ('A_V_1_7_load', CNN_HLS/convolution.h:89) ('A_V_1_6_load', CNN_HLS/convolution.h:89) ('A_V_1_5_load', CNN_HLS/convolution.h:89) ('A_V_1_4_load', CNN_HLS/convolution.h:89) ('A_V_1_3_load', CNN_HLS/convolution.h:89) ('A_V_1_2_load', CNN_HLS/convolution.h:89) ('A_V_1_1_load', CNN_HLS/convolution.h:89) ('A_V_1_0_load', CNN_HLS/convolution.h:89) ('A_V_1_23_load', CNN_HLS/convolution.h:89) [460]  (0 ns)
	'mul' operation ('r_V_3', CNN_HLS/convolution.h:89) [464]  (4.17 ns)

 <State 33>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r_V_3_0_1', CNN_HLS/convolution.h:89) [550]  (4.17 ns)

 <State 34>: 3.99ns
The critical path consists of the following:
	'sub' operation ('p_neg_0_2', CNN_HLS/convolution.h:89) [639]  (2.08 ns)
	'sub' operation ('tmp_79', CNN_HLS/convolution.h:89) [641]  (1.92 ns)

 <State 35>: 3.67ns
The critical path consists of the following:
	'add' operation ('tmp7', CNN_HLS/convolution.h:89) [1164]  (0 ns)
	'add' operation ('tmp6', CNN_HLS/convolution.h:89) [1165]  (3.67 ns)

 <State 36>: 3.67ns
The critical path consists of the following:
	'add' operation ('tmp2', CNN_HLS/convolution.h:89) [1160]  (0 ns)
	'add' operation ('tmp1', CNN_HLS/convolution.h:89) [1162]  (3.67 ns)

 <State 37>: 3.67ns
The critical path consists of the following:
	'add' operation ('tmp_30', CNN_HLS/convolution.h:89) [1167]  (0 ns)
	'add' operation ('buf_V_2_2', CNN_HLS/convolution.h:89) [1168]  (3.67 ns)

 <State 38>: 3.18ns
The critical path consists of the following:
	'select' operation ('x_V_y_V_i', CNN_HLS/config.h:23->CNN_HLS/convolution.h:91) [1176]  (0.993 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:92) [1178]  (2.19 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 3.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten5') [1203]  (2.1 ns)
	blocking operation 0.978 ns on control path)

 <State 41>: 4.28ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten3') [1217]  (1.3 ns)
	'and' operation ('exitcond_flatten_mid') [1218]  (0.978 ns)
	'or' operation ('tmp_55') [1220]  (0.978 ns)
	'select' operation ('indvar_flatten_next') [1263]  (1.02 ns)

 <State 42>: 3.62ns
The critical path consists of the following:
	'select' operation ('ka_mid', CNN_HLS/convolution.h:56) [1221]  (0.98 ns)
	'add' operation ('ka_1', CNN_HLS/convolution.h:55) [1233]  (1.65 ns)
	'select' operation ('ka_t_mid2', CNN_HLS/convolution.h:56) [1236]  (0.993 ns)

 <State 43>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:59) [1240]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:61) [1259]  (2.19 ns)

 <State 44>: 2.57ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_1_0_addr', CNN_HLS/convolution.h:60) [1244]  (0 ns)
	'store' operation (CNN_HLS/convolution.h:60) of variable 'tmp_73', CNN_HLS/convolution.h:60 on array 'B_V_1_0' [1253]  (2.57 ns)

 <State 45>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
