Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Fri Jan 16 12:45:39 2026
| Host              : ee-kraken running 64-bit Red Hat Enterprise Linux 9.5 (Plow)
| Command           : report_timing_summary -datasheet -file ./src/attention/synth_output_softmax/mxint_softmax_S_q_4_S_kv_4_d_kq_4_d_v_4_k_4_scale_width_8_M1_E_4_M1_M_2_M2_E_4_M2_M_2_M3_E_0_M3_M_2_ACCUM_METHOD_KULISCH_KULISCH_KULISCH_DSP_auto_auto_auto_time_20260116_1242_timing.rpt
| Design            : mxint_softmax
| Device            : xcv80-lsva4737
| Speed File        : -2MHP  PRODUCTION 2.04 2024-08-06
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.245        0.000                      0                  887       -0.305     -139.953                    887                  887        1.894        0.000                       0                   455  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.245        0.000                      0                  887       -0.305     -139.953                    887                  887        1.894        0.000                       0                   455  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.245ns,  Total Violation        0.000ns
Hold  :          887  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation     -139.953ns
PW    :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/split2_with_data_i/ff_inst/gen_fifo.self_reg[next_reg]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out_reg[32]_fret/D
                            (rising edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.376ns (28.207%)  route 0.957ns (71.793%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 8.826 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.078ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.155ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.685     0.685 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.738     1.423    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.078     1.501 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=454, unplaced)       3.184     4.685    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/split2_with_data_i/ff_inst/i_clk_IBUF_BUFG
                         FDRE                                         r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/split2_with_data_i/ff_inst/gen_fifo.self_reg[next_reg]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     4.775 r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/split2_with_data_i/ff_inst/gen_fifo.self_reg[next_reg]/Q
                         net (fo=41, unplaced)        0.220     4.995    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/split2_with_data_i/ff_inst/gen_fifo.self_reg[next_reg]__0
                         LUT4 (Prop_LUT4_I3_O)        0.051     5.046 r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/split2_with_data_i/ff_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=6, unplaced)         0.169     5.215    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/FSM_onehot_state_reg[2]_1
                         LUT3 (Prop_LUT3_I2_O)        0.051     5.266 r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/FSM_onehot_state[1]_i_2/O
                         net (fo=31, unplaced)        0.206     5.472    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/FSM_onehot_state_reg[2]_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     5.554 f  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out[35]_i_2/O
                         net (fo=3, unplaced)         0.153     5.707    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/selected_data[35]
                         LUT6 (Prop_LUT6_I5_O)        0.051     5.758 r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out[35]_fret_i_1/O
                         net (fo=2, unplaced)         0.147     5.905    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out[35]_fret_i_1_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.051     5.956 r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out[32]_fret_i_1/O
                         net (fo=1, unplaced)         0.062     6.018    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out[32]_fret_i_1_n_0
                         FDSE                                         r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out_reg[32]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.377     5.377 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     6.023    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.063     6.086 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=454, unplaced)       2.740     8.826    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/i_clk_IBUF_BUFG
                         FDSE                                         r  cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out_reg[32]_fret/C
                         clock pessimism              0.508     9.334    
                         clock uncertainty           -0.078     9.257    
                         FDSE (Setup_FDSE_C_D)        0.007     9.264    cast_exp_inst/data_in_0_unpacked_mx_split2_with_data_i/fifo_out_reg_slice/register_slice_i/data_out_reg[32]_fret
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  3.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 edata_delay_line_reg[1][0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            edata_delay_line_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.313     0.313 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.414     0.727    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.045     0.772 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=454, unplaced)       1.854     2.626    i_clk_IBUF_BUFG
                         SRL16E                                       r  edata_delay_line_reg[1][0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.114     2.740 r  edata_delay_line_reg[1][0]_srl2/Q
                         net (fo=1, unplaced)         0.016     2.756    edata_delay_line_reg[1][0]_srl2_n_0
                         FDRE                                         r  edata_delay_line_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.473     0.473 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.527     1.000    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.061     1.061 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=454, unplaced)       2.273     3.335    i_clk_IBUF_BUFG
                         FDRE                                         r  edata_delay_line_reg[2][0]/C
                         clock pessimism             -0.309     3.026    
                         FDRE (Hold_FDRE_C_D)         0.035     3.061    edata_delay_line_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787                edata_delay_line_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894                edata_delay_line_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894                edata_delay_line_reg[1][0]_srl2/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
i_clk     | data_in_0_valid  | FDRE    | -     |    -0.939 (r) | FAST    |     3.462 (r) | SLOW    |          |
i_clk     | edata_in_0[0]    | FDRE    | -     |     0.455 (r) | FAST    |     3.162 (r) | SLOW    |          |
i_clk     | edata_in_0[1]    | FDRE    | -     |     0.471 (r) | FAST    |     3.181 (r) | SLOW    |          |
i_clk     | edata_in_0[2]    | FDRE    | -     |     0.380 (r) | FAST    |     3.174 (r) | SLOW    |          |
i_clk     | edata_in_0[3]    | FDRE    | -     |     0.306 (r) | FAST    |     3.187 (r) | SLOW    |          |
i_clk     | edata_in_0[4]    | FDRE    | -     |     0.300 (r) | FAST    |     3.131 (r) | SLOW    |          |
i_clk     | edata_in_0[5]    | FDRE    | -     |     0.221 (r) | FAST    |     3.142 (r) | SLOW    |          |
i_clk     | mdata_in_0[0][0] | FDRE    | -     |     1.150 (r) | FAST    |     2.991 (r) | SLOW    |          |
i_clk     | mdata_in_0[0][1] | FDRE    | -     |     1.139 (r) | FAST    |     2.992 (r) | SLOW    |          |
i_clk     | mdata_in_0[0][2] | FDRE    | -     |     1.152 (r) | FAST    |     3.008 (r) | SLOW    |          |
i_clk     | mdata_in_0[0][3] | FDRE    | -     |     1.140 (r) | FAST    |     3.002 (r) | SLOW    |          |
i_clk     | mdata_in_0[0][4] | FDRE    | -     |     1.130 (r) | FAST    |     3.017 (r) | SLOW    |          |
i_clk     | mdata_in_0[0][5] | FDRE    | -     |     1.140 (r) | FAST    |     3.038 (r) | SLOW    |          |
i_clk     | mdata_in_0[0][6] | FDRE    | -     |     1.123 (r) | FAST    |     3.044 (r) | SLOW    |          |
i_clk     | mdata_in_0[1][0] | FDRE    | -     |     1.209 (r) | FAST    |     3.001 (r) | SLOW    |          |
i_clk     | mdata_in_0[1][1] | FDRE    | -     |     1.198 (r) | FAST    |     3.002 (r) | SLOW    |          |
i_clk     | mdata_in_0[1][2] | FDRE    | -     |     1.211 (r) | FAST    |     3.018 (r) | SLOW    |          |
i_clk     | mdata_in_0[1][3] | FDRE    | -     |     1.199 (r) | FAST    |     3.012 (r) | SLOW    |          |
i_clk     | mdata_in_0[1][4] | FDRE    | -     |     1.189 (r) | FAST    |     3.027 (r) | SLOW    |          |
i_clk     | mdata_in_0[1][5] | FDRE    | -     |     1.199 (r) | FAST    |     3.048 (r) | SLOW    |          |
i_clk     | mdata_in_0[1][6] | FDRE    | -     |     1.182 (r) | FAST    |     3.054 (r) | SLOW    |          |
i_clk     | mdata_in_0[2][0] | FDRE    | -     |     1.209 (r) | FAST    |     3.001 (r) | SLOW    |          |
i_clk     | mdata_in_0[2][1] | FDRE    | -     |     1.187 (r) | FAST    |     3.002 (r) | SLOW    |          |
i_clk     | mdata_in_0[2][2] | FDRE    | -     |     1.211 (r) | FAST    |     3.018 (r) | SLOW    |          |
i_clk     | mdata_in_0[2][3] | FDRE    | -     |     1.179 (r) | FAST    |     3.012 (r) | SLOW    |          |
i_clk     | mdata_in_0[2][4] | FDRE    | -     |     1.189 (r) | FAST    |     3.027 (r) | SLOW    |          |
i_clk     | mdata_in_0[2][5] | FDRE    | -     |     1.199 (r) | FAST    |     3.048 (r) | SLOW    |          |
i_clk     | mdata_in_0[2][6] | FDRE    | -     |     1.183 (r) | FAST    |     3.054 (r) | SLOW    |          |
i_clk     | mdata_in_0[3][0] | FDRE    | -     |     1.209 (r) | FAST    |     3.001 (r) | SLOW    |          |
i_clk     | mdata_in_0[3][1] | FDRE    | -     |     1.187 (r) | FAST    |     3.002 (r) | SLOW    |          |
i_clk     | mdata_in_0[3][2] | FDRE    | -     |     1.211 (r) | FAST    |     3.018 (r) | SLOW    |          |
i_clk     | mdata_in_0[3][3] | FDRE    | -     |     1.179 (r) | FAST    |     3.012 (r) | SLOW    |          |
i_clk     | mdata_in_0[3][4] | FDRE    | -     |     1.189 (r) | FAST    |     3.027 (r) | SLOW    |          |
i_clk     | mdata_in_0[3][5] | FDRE    | -     |     1.199 (r) | FAST    |     3.048 (r) | SLOW    |          |
i_clk     | mdata_in_0[3][6] | FDRE    | -     |     1.183 (r) | FAST    |     3.054 (r) | SLOW    |          |
i_clk     | rst              | FDRE    | -     |    -0.600 (r) | FAST    |     3.308 (r) | SLOW    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output            | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port              | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-------------------+--------+-------+----------------+---------+----------------+---------+----------+
i_clk     | data_in_0_ready   | FDRE   | -     |      7.929 (r) | SLOW    |      3.735 (r) | FAST    |          |
i_clk     | edata_out_0[0]    | FDRE   | -     |      7.466 (r) | SLOW    |      3.622 (r) | FAST    |          |
i_clk     | edata_out_0[1]    | FDRE   | -     |      7.662 (r) | SLOW    |      3.733 (r) | FAST    |          |
i_clk     | edata_out_0[2]    | FDRE   | -     |      7.699 (r) | SLOW    |      3.751 (r) | FAST    |          |
i_clk     | edata_out_0[3]    | FDRE   | -     |      7.677 (r) | SLOW    |      3.728 (r) | FAST    |          |
i_clk     | edata_out_0[4]    | FDRE   | -     |      7.699 (r) | SLOW    |      3.745 (r) | FAST    |          |
i_clk     | edata_out_0[5]    | FDRE   | -     |      7.776 (r) | SLOW    |      3.723 (r) | FAST    |          |
i_clk     | edata_out_0[6]    | FDRE   | -     |      7.971 (r) | SLOW    |      3.723 (r) | FAST    |          |
i_clk     | edata_out_0[7]    | FDRE   | -     |      7.995 (r) | SLOW    |      3.743 (r) | FAST    |          |
i_clk     | mdata_out_0[0][0] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
i_clk     | mdata_out_0[0][1] | FDRE   | -     |      7.666 (r) | SLOW    |      3.729 (r) | FAST    |          |
i_clk     | mdata_out_0[0][2] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
i_clk     | mdata_out_0[1][0] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
i_clk     | mdata_out_0[1][1] | FDRE   | -     |      7.666 (r) | SLOW    |      3.729 (r) | FAST    |          |
i_clk     | mdata_out_0[1][2] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
i_clk     | mdata_out_0[2][0] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
i_clk     | mdata_out_0[2][1] | FDRE   | -     |      7.666 (r) | SLOW    |      3.729 (r) | FAST    |          |
i_clk     | mdata_out_0[2][2] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
i_clk     | mdata_out_0[3][0] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
i_clk     | mdata_out_0[3][1] | FDRE   | -     |      7.666 (r) | SLOW    |      3.729 (r) | FAST    |          |
i_clk     | mdata_out_0[3][2] | FDRE   | -     |      7.704 (r) | SLOW    |      3.755 (r) | FAST    |          |
----------+-------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
i_clk  | i_clk       |         1.755 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 3.658 ns
Ideal Clock Offset to Actual Clock: 1.358 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
edata_in_0[0]      |  0.455 (r) | FAST    |   3.162 (r) | SLOW    |       inf |       inf |             - |
edata_in_0[1]      |  0.471 (r) | FAST    |   3.181 (r) | SLOW    |       inf |       inf |             - |
edata_in_0[2]      |  0.380 (r) | FAST    |   3.174 (r) | SLOW    |       inf |       inf |             - |
edata_in_0[3]      |  0.306 (r) | FAST    |   3.187 (r) | SLOW    |       inf |       inf |             - |
edata_in_0[4]      |  0.300 (r) | FAST    |   3.131 (r) | SLOW    |       inf |       inf |             - |
edata_in_0[5]      |  0.221 (r) | FAST    |   3.142 (r) | SLOW    |       inf |       inf |             - |
edata_in_0[6]      |          - | -       |           - | -       |       inf |       inf |             - |
edata_in_0[7]      |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.471 (r) | FAST    |   3.187 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.196 ns
Ideal Clock Offset to Actual Clock: 0.946 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
mdata_in_0[0][0]   |   1.150 (r) | FAST    |   2.991 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[0][1]   |   1.139 (r) | FAST    |   2.992 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[0][2]   |   1.152 (r) | FAST    |   3.008 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[0][3]   |   1.140 (r) | FAST    |   3.002 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[0][4]   |   1.130 (r) | FAST    |   3.017 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[0][5]   |   1.140 (r) | FAST    |   3.038 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[0][6]   |   1.123 (r) | FAST    |   3.044 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.152 (r) | FAST    |   3.044 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.265 ns
Ideal Clock Offset to Actual Clock: 0.922 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
mdata_in_0[1][0]   |   1.209 (r) | FAST    |   3.001 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[1][1]   |   1.198 (r) | FAST    |   3.002 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[1][2]   |   1.211 (r) | FAST    |   3.018 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[1][3]   |   1.199 (r) | FAST    |   3.012 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[1][4]   |   1.189 (r) | FAST    |   3.027 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[1][5]   |   1.199 (r) | FAST    |   3.048 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[1][6]   |   1.182 (r) | FAST    |   3.054 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.211 (r) | FAST    |   3.054 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.265 ns
Ideal Clock Offset to Actual Clock: 0.922 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
mdata_in_0[2][0]   |   1.209 (r) | FAST    |   3.001 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[2][1]   |   1.187 (r) | FAST    |   3.002 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[2][2]   |   1.211 (r) | FAST    |   3.018 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[2][3]   |   1.179 (r) | FAST    |   3.012 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[2][4]   |   1.189 (r) | FAST    |   3.027 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[2][5]   |   1.199 (r) | FAST    |   3.048 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[2][6]   |   1.183 (r) | FAST    |   3.054 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.211 (r) | FAST    |   3.054 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.265 ns
Ideal Clock Offset to Actual Clock: 0.922 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
mdata_in_0[3][0]   |   1.209 (r) | FAST    |   3.001 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[3][1]   |   1.187 (r) | FAST    |   3.002 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[3][2]   |   1.211 (r) | FAST    |   3.018 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[3][3]   |   1.179 (r) | FAST    |   3.012 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[3][4]   |   1.189 (r) | FAST    |   3.027 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[3][5]   |   1.199 (r) | FAST    |   3.048 (r) | SLOW    |       inf |       inf |             - |
mdata_in_0[3][6]   |   1.183 (r) | FAST    |   3.054 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.211 (r) | FAST    |   3.054 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.529 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
edata_out_0[0]     |   7.466 (r) | SLOW    |   3.622 (r) | FAST    |    0.000 |
edata_out_0[1]     |   7.662 (r) | SLOW    |   3.733 (r) | FAST    |    0.196 |
edata_out_0[2]     |   7.699 (r) | SLOW    |   3.751 (r) | FAST    |    0.233 |
edata_out_0[3]     |   7.677 (r) | SLOW    |   3.728 (r) | FAST    |    0.211 |
edata_out_0[4]     |   7.699 (r) | SLOW    |   3.745 (r) | FAST    |    0.233 |
edata_out_0[5]     |   7.776 (r) | SLOW    |   3.723 (r) | FAST    |    0.310 |
edata_out_0[6]     |   7.971 (r) | SLOW    |   3.723 (r) | FAST    |    0.505 |
edata_out_0[7]     |   7.995 (r) | SLOW    |   3.743 (r) | FAST    |    0.529 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.995 (r) | SLOW    |   3.622 (r) | FAST    |    0.529 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.038 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
mdata_out_0[0][0]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
mdata_out_0[0][1]  |   7.666 (r) | SLOW    |   3.729 (r) | FAST    |    0.000 |
mdata_out_0[0][2]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.704 (r) | SLOW    |   3.729 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.038 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
mdata_out_0[1][0]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
mdata_out_0[1][1]  |   7.666 (r) | SLOW    |   3.729 (r) | FAST    |    0.000 |
mdata_out_0[1][2]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.704 (r) | SLOW    |   3.729 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.038 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
mdata_out_0[2][0]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
mdata_out_0[2][1]  |   7.666 (r) | SLOW    |   3.729 (r) | FAST    |    0.000 |
mdata_out_0[2][2]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.704 (r) | SLOW    |   3.729 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.038 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
mdata_out_0[3][0]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
mdata_out_0[3][1]  |   7.666 (r) | SLOW    |   3.729 (r) | FAST    |    0.000 |
mdata_out_0[3][2]  |   7.704 (r) | SLOW    |   3.755 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.704 (r) | SLOW    |   3.729 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+




