@W: CG775 :"C:\Users\youngben\Documents\cariomart_car\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@W: CG360 :"C:\Users\youngben\Documents\cariomart_car\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":1495:0:1495:8|Removing wire CAPB3IlOI, as there is no assignment to it.
@W: CL157 :"C:\Users\youngben\Documents\cariomart_car\component\work\smartfusionmss\MSS_CCC_0\smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\youngben\Documents\cariomart_car\component\work\smartfusionmss\MSS_CCC_0\smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\youngben\Documents\cariomart_car\component\work\smartfusionmss\MSS_CCC_0\smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v":91:0:91:5|Pruning register bits 31 to 18 of M2_duty[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v":91:0:91:5|Pruning register bits 31 to 18 of M1_duty[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v":74:0:74:5|Pruning register bits 31 to 18 of counter[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v":91:0:91:5|Pruning register bits 31 to 20 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v":91:0:91:5|Register bit 19 always 0, optimizing ...
@W: CL260 :"C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v":91:0:91:5|Pruning register bit 19 of PRDATA[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v":36:13:36:17|Input port bits 31 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.

