COMPILE;
DIRECTORY MASTER;


MODULE CTR7;

INPUTS	D_0,D_1,D_2,D_3,D_4,D_5,D_6,LDL,ENAB,XCK;
OUTPUTS	QL_0,QL_1,QL_2,QL_3,QL_4,QL_5,QL_6;
LEVEL FUNCTION;
DEFINE

Q_0_(Q_0,QL_0) = CTNR(D_0,LD,LDL,ENAB,XCK);
Q_1_(Q_1,QL_1) = CTNR(D_1,LD,LDL,CY_0,XCK);

Q_2_(Q_2,QL_2) = CTNR(D_2,LD,LDL,CY_1,XCK);

Q_3_(Q_3,QL_3) = CTNR(D_3,LD,LDL,CY_2,XCK);

Q_4_(Q_4,QL_4) = CTNR(D_4,LD,LDL,CY_3,XCK);

Q_5_(Q_5,QL_5) = CTNR(D_5,LD,LDL,CY_4,XCK);

Q_6_(Q_6,QL_6) = CTNR(D_6,LD,LDL,CY_5,XCK);

CY_0_(CY_0) = AND2A(QL_0,ENAB);
CY_1_(CY_1) = AND2A(QL_1,CY_0);
CY_2_(CY_2) = AND2A(QL_2,CY_1);
CY_3_(CY_3) = AND2A(QL_3,CY_2);
CY_4_(CY_4) = AND2A(QL_4,CY_3);
CY_5_(CY_5) = AND2A(QL_5,CY_4);
LD_(LD) = N1B(LDL);


END MODULE;
MODULE CTNR;

INPUTS	D,LD,LDL,ENAB,CK;
OUTPUTS	Q,QL;
LEVEL FUNCTION;
DEFINE

DIN_(DIN) = AO2A(D,LD,LDL,X);
Q_(QL,Q) = FD1A(DIN,CK);
X_(X) = EOA(Q,ENAB);

END MODULE;



MODULE CT;

INPUTS	D,LD,LDL,ENAB,CK,RESETL;
OUTPUTS	Q,QL;
LEVEL FUNCTION;
DEFINE

DIN_(DIN) = AO2A(D,LD,LDL,X);
Q_(QL,Q) = FD4A(DIN,CK,RESETL);
X_(X) = EOA(Q,ENAB);

END MODULE;


MODULE CTR8;

INPUTS	D_0,D_1,D_2,D_3,D_4,D_5,D_6,D_7,LDL,ENAB,CK,RESETL;
OUTPUTS	Q_0,Q_1,Q_2,Q_3,Q_4,Q_5,Q_6,Q_7,QL_0,QL_1,QL_2,QL_3,QL_4,QL_5,QL_6,
   QL_7;
LEVEL FUNCTION;
DEFINE

Q_0_(Q_0,QL_0) = CT(D_0,LD,LDL,ENAB,CK,RESETL);
Q_1_(Q_1,QL_1) = CT(D_1,LD,LDL,CY_0,CK,RESETL);

Q_2_(Q_2,QL_2) = CT(D_2,LD,LDL,CY_1,CK,RESETL);

Q_3_(Q_3,QL_3) = CT(D_3,LD,LDL,CY_2,CK,RESETL);

Q_4_(Q_4,QL_4) = CT(D_4,LD,LDL,CY_3,CK,RESETL);

Q_5_(Q_5,QL_5) = CT(D_5,LD,LDL,CY_4,CK,RESETL);

Q_6_(Q_6,QL_6) = CT(D_6,LD,LDL,CY_5,CK,RESETL);

Q_7_(Q_7,QL_7) = CT(D_7,LD,LDL,CY_6,CK,RESETL);

CY_0_(CY_0) = AND2A(Q_0,ENAB);
CY_1_(CY_1) = AND2A(Q_1,CY_0);
CY_2_(CY_2) = AND2A(Q_2,CY_1);
CY_3_(CY_3) = AND2A(Q_3,CY_2);
CY_4_(CY_4) = AND2A(Q_4,CY_3);
CY_5_(CY_5) = AND2A(Q_5,CY_4);
CY_6_(CY_6) = AND2A(Q_6,CY_5);
CY_7_(CY_7) = AND2A(Q_7,CY_6);
LD_(LD) = N1A(LDL);

END MODULE;

MODULE ADDER4;

INPUTS	X_0,X_1,X_2,X_3,Y_0,Y_1,Y_2,Y_3,CIN;
OUTPUTS	Z_0,Z_1,Z_2,Z_3,COUT;
LEVEL FUNCTION;
DEFINE

NO_0_(NO_0) = NR2A(X_0,Y_0);
NO_1_(NO_1) = NR2A(X_1,Y_1);
NO_2_(NO_2) = NR2A(X_2,Y_2);
NO_3_(NO_3) = NR2A(X_3,Y_3);
NAN_0_(NAN_0) = ND2A(X_0,Y_0);
NAN_1_(NAN_1) = ND2A(X_1,Y_1);
NAN_2_(NAN_2) = ND2A(X_2,Y_2);
NAN_3_(NAN_3) = ND2A(X_3,Y_3);
NANL_0_(NANL_0) = N1B(NAN_0);
NANL_1_(NANL_1) = N1B(NAN_1);
NANL_2_(NANL_2) = N1B(NAN_2);
NANL_3_(NANL_3) = N1B(NAN_3);
NOL_0_(NOL_0) = N1A(NO_0);
NOL_1_(NOL_1) = N1A(NO_1);
NOL_2_(NOL_2) = N1A(NO_2);
NOL_3_(NOL_3) = N1A(NO_3);

Z1_(Z1) = NR2A(NO_0,NANL_0);
Z_0_(Z_0) = EOA(CIN,Z1);

Z2_0_(Z2_0) = NR2A(CIN,NANL_0);
Z2_1_(Z2_1) = NR2A(NO_1,NANL_1);
Z2_2_(Z2_2) = NR2A(Z2_0,NO_0);
Z_1_(Z_1) = EOA(Z2_1,Z2_2);

Z3_0_(Z3_0) = NR3A(CIN,NANL_0,NANL_1);
Z3_1_(Z3_1) = NR2A(NOL_0,NANL_1);
Z3_2_(Z3_2) = NR2A(NO_2,NANL_2);
Z3_3_(Z3_3) = NR3A(Z3_0,Z3_1,NO_1);
Z_2_(Z_2) = EOA(Z3_2,Z3_3);

Z4_0_(Z4_0) = NR4A(CIN,NANL_0,NANL_1,NANL_2);
Z4_1_(Z4_1) = NR3A(NANL_1,NANL_2,NOL_0);
Z4_2_(Z4_2) = NR2A(NANL_2,NOL_1);
Z4_3_(Z4_3) = NR2A(NO_3,NANL_3);
Z4_4_(Z4_4) = NR4A(Z4_0,Z4_1,Z4_2,NO_2);
Z_3_(Z_3) = EOA(Z4_3,Z4_4);

Z5_0_(Z5_0) = NR5A(CIN,NANL_0,NANL_1,NANL_2,NANL_3);
Z5_1_(Z5_1) = NR4A(NANL_1,NANL_2,NANL_3,NOL_0);
Z5_2_(Z5_2) = NR3A(NANL_2,NANL_3,NOL_1);
Z5_3_(Z5_3) = NR2A(NANL_3,NOL_2);
COUT_(COUT) = NR5A(Z5_0,Z5_1,Z5_2,Z5_3,NO_3);

END MODULE;


MODULE ADDNC4;

INPUTS	X_0,X_1,X_2,X_3,Y_0,Y_1,Y_2,Y_3,CIN;
OUTPUTS	Z_0,Z_1,Z_2,Z_3;
LEVEL FUNCTION;
DEFINE

NO_0_(NO_0) = NR2A(X_0,Y_0);
NO_1_(NO_1) = NR2A(X_1,Y_1);
NO_2_(NO_2) = NR2A(X_2,Y_2);
NO_3_(NO_3) = NR2A(X_3,Y_3);
NAN_0_(NAN_0) = ND2A(X_0,Y_0);
NAN_1_(NAN_1) = ND2A(X_1,Y_1);
NAN_2_(NAN_2) = ND2A(X_2,Y_2);
NAN_3_(NAN_3) = ND2A(X_3,Y_3);
NANL_0_(NANL_0) = N1A(NAN_0);
NANL_1_(NANL_1) = N1A(NAN_1);
NANL_2_(NANL_2) = N1A(NAN_2);
NANL_3_(NANL_3) = N1A(NAN_3);
NOL_0_(NOL_0) = N1A(NO_0);
NOL_1_(NOL_1) = N1A(NO_1);
NOL_2_(NOL_2) = N1A(NO_2);
NOL_3_(NOL_3) = N1A(NO_3);

Z1_(Z1) = NR2A(NO_0,NANL_0);
Z_0_(Z_0) = EOA(CIN,Z1);

Z2_0_(Z2_0) = NR2A(CIN,NANL_0);
Z2_1_(Z2_1) = NR2A(NO_1,NANL_1);
Z2_2_(Z2_2) = NR2A(Z2_0,NO_0);
Z_1_(Z_1) = EOA(Z2_1,Z2_2);

Z3_0_(Z3_0) = NR3A(CIN,NANL_0,NANL_1);
Z3_1_(Z3_1) = NR2A(NOL_0,NANL_1);
Z3_2_(Z3_2) = NR2A(NO_2,NANL_2);
Z3_3_(Z3_3) = NR3A(Z3_0,Z3_1,NO_1);
Z_2_(Z_2) = EOA(Z3_2,Z3_3);

Z4_0_(Z4_0) = NR4A(CIN,NANL_0,NANL_1,NANL_2);
Z4_1_(Z4_1) = NR3A(NANL_1,NANL_2,NOL_0);
Z4_2_(Z4_2) = NR2A(NANL_2,NOL_1);
Z4_3_(Z4_3) = NR2A(NO_3,NANL_3);
Z4_4_(Z4_4) = NR4A(Z4_0,Z4_1,Z4_2,NO_2);
Z_3_(Z_3) = EOA(Z4_3,Z4_4);

END MODULE;


MODULE ADDER1;

INPUTS	X,Y;
OUTPUTS	Z,COUT;
LEVEL FUNCTION;
DEFINE

Z_(Z) = EOA(X,Y);
COUT_(COUT) = AND2A(X,Y);

END MODULE;



MODULE ADDER9;

INPUTS	X_0,X_1,X_2,X_3,X_4,X_5,X_6,X_7,X_8,Y_0,Y_1,Y_2,Y_3,Y_4,Y_5,Y_6,Y_7,Y_8;
OUTPUTS	Z_0,Z_1,Z_2,Z_3,Z_4,Z_5,Z_6,Z_7,Z_8;
LEVEL FUNCTION;
DEFINE

Z0_(Z_0,CY_0) = ADDER1(X_0,Y_0);
Z1_(Z_1,Z_2,Z_3,Z_4,CY_1) = ADDER4(X_1,X_2,X_3,X_4,Y_1,Y_2,Y_3,Y_4,CY_0);
Z2_(Z_5,Z_6,Z_7,Z_8) = ADDNC4(X_5,X_6,X_7,X_8,Y_5,Y_6,Y_7,Y_8,CY_1);

END MODULE;

MODULE MUX3;

INPUTS	A,B,C,SEL_0,SEL_1;
OUTPUTS	Z_3;
LEVEL FUNCTION;
DEFINE

SEL_2_(SEL_2) = NR2A(SEL_0,SEL_1);
A_(Z_0) = ND2A(A,SEL_2);
B_(Z_1) = ND2A(B,SEL_0);
C_(Z_2) = ND2A(C,SEL_1);
Z_(Z_3) = ND3A(Z_0,Z_1,Z_2);

END MODULE;

MODULE MUX;

INPUTS	A,B,C,D;
OUTPUTS	Z;
LEVEL FUNCTION;
DEFINE

ZL_(ZL) = AO2A(A,B,C,D);
Z_(Z) = N1A(ZL);
END MODULE;
END COMPILE;
END;
