placed { cell: "ResetShiftReg[1]~FF" site: eft }
placed { cell: "ResetShiftReg[0]~FF" site: eft }
placed { cell: "Axi0ResetReg[0]~FF" site: eft }
placed { cell: "DdrCtrl_CFG_RST_N~FF" site: eft }
placed { cell: "PowerOnResetCnt[0]~FF" site: eft }
placed { cell: "Axi0ResetReg[1]~FF" site: eft }
placed { cell: "Axi0ResetReg[2]~FF" site: eft }
placed { cell: "DdrInitDone~FF" site: eft }
placed { cell: "DdrCtrl_CFG_SEQ_START~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCntInc~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/vsynDl[1]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/vsynDl[2]~FF" site: eft }
placed { cell: "XYCrop_frame_vsync~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" site: eft }
placed { cell: "XYCrop_frame_href~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" site: eft }
placed { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_index[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_rst~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_index[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_index[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/state[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" site: eft }
placed { cell: "DdrCtrl_WSTRB_0[15]~FF" site: eft }
placed { cell: "DdrCtrl_ATYPE_0~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wenb~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_empty~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_empty~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_index[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/state[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/state[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[13]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[14]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[15]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[16]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[17]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[18]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[19]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[20]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[21]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[22]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[23]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[13]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[14]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[15]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[16]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[17]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[18]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[19]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[20]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[21]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[22]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[23]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[10]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[11]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[12]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[13]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[14]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[15]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[16]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[17]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[18]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[19]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[20]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[21]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[22]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[23]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[24]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[25]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[0]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[0]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[1]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[2]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[3]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[4]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[5]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[6]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[7]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[8]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[9]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[10]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[11]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[1]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[2]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[3]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[4]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[5]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[6]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[7]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[8]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[9]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[10]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[11]~FF" site: eft }
placed { cell: "PowerOnResetCnt[1]~FF" site: eft }
placed { cell: "PowerOnResetCnt[2]~FF" site: eft }
placed { cell: "PowerOnResetCnt[3]~FF" site: eft }
placed { cell: "PowerOnResetCnt[4]~FF" site: eft }
placed { cell: "PowerOnResetCnt[5]~FF" site: eft }
placed { cell: "PowerOnResetCnt[6]~FF" site: eft }
placed { cell: "PowerOnResetCnt[7]~FF" site: eft }
placed { cell: "clk_12M_i" site: io }
placed { cell: "Axi_Clk" site: io }
placed { cell: "tx_slowclk" site: io }
placed { cell: "tx_fastclk" site: io }
placed { cell: "PllLocked[1]" site: io }
placed { cell: "PllLocked[0]" site: io }
placed { cell: "DdrCtrl_CFG_RST_N" site: io }
placed { cell: "DdrCtrl_CFG_SEQ_RST" site: io }
placed { cell: "DdrCtrl_CFG_SEQ_START" site: io }
placed { cell: "DdrCtrl_AID_0[7]" site: io }
placed { cell: "DdrCtrl_AID_0[6]" site: io }
placed { cell: "DdrCtrl_AID_0[5]" site: io }
placed { cell: "DdrCtrl_AID_0[4]" site: io }
placed { cell: "DdrCtrl_AID_0[3]" site: io }
placed { cell: "DdrCtrl_AID_0[2]" site: io }
placed { cell: "DdrCtrl_AID_0[1]" site: io }
placed { cell: "DdrCtrl_AID_0[0]" site: io }
placed { cell: "DdrCtrl_AADDR_0[31]" site: io }
placed { cell: "DdrCtrl_AADDR_0[30]" site: io }
placed { cell: "DdrCtrl_AADDR_0[29]" site: io }
placed { cell: "DdrCtrl_AADDR_0[28]" site: io }
placed { cell: "DdrCtrl_AADDR_0[27]" site: io }
placed { cell: "DdrCtrl_AADDR_0[26]" site: io }
placed { cell: "DdrCtrl_AADDR_0[25]" site: io }
placed { cell: "DdrCtrl_AADDR_0[24]" site: io }
placed { cell: "DdrCtrl_AADDR_0[23]" site: io }
placed { cell: "DdrCtrl_AADDR_0[22]" site: io }
placed { cell: "DdrCtrl_AADDR_0[21]" site: io }
placed { cell: "DdrCtrl_AADDR_0[20]" site: io }
placed { cell: "DdrCtrl_AADDR_0[19]" site: io }
placed { cell: "DdrCtrl_AADDR_0[18]" site: io }
placed { cell: "DdrCtrl_AADDR_0[17]" site: io }
placed { cell: "DdrCtrl_AADDR_0[16]" site: io }
placed { cell: "DdrCtrl_AADDR_0[15]" site: io }
placed { cell: "DdrCtrl_AADDR_0[14]" site: io }
placed { cell: "DdrCtrl_AADDR_0[13]" site: io }
placed { cell: "DdrCtrl_AADDR_0[12]" site: io }
placed { cell: "DdrCtrl_AADDR_0[11]" site: io }
placed { cell: "DdrCtrl_AADDR_0[10]" site: io }
placed { cell: "DdrCtrl_AADDR_0[9]" site: io }
placed { cell: "DdrCtrl_AADDR_0[8]" site: io }
placed { cell: "DdrCtrl_AADDR_0[7]" site: io }
placed { cell: "DdrCtrl_AADDR_0[6]" site: io }
placed { cell: "DdrCtrl_AADDR_0[5]" site: io }
placed { cell: "DdrCtrl_AADDR_0[4]" site: io }
placed { cell: "DdrCtrl_AADDR_0[3]" site: io }
placed { cell: "DdrCtrl_AADDR_0[2]" site: io }
placed { cell: "DdrCtrl_AADDR_0[1]" site: io }
placed { cell: "DdrCtrl_AADDR_0[0]" site: io }
placed { cell: "DdrCtrl_ALEN_0[7]" site: io }
placed { cell: "DdrCtrl_ALEN_0[6]" site: io }
placed { cell: "DdrCtrl_ALEN_0[5]" site: io }
placed { cell: "DdrCtrl_ALEN_0[4]" site: io }
placed { cell: "DdrCtrl_ALEN_0[3]" site: io }
placed { cell: "DdrCtrl_ALEN_0[2]" site: io }
placed { cell: "DdrCtrl_ALEN_0[1]" site: io }
placed { cell: "DdrCtrl_ALEN_0[0]" site: io }
placed { cell: "DdrCtrl_ASIZE_0[2]" site: io }
placed { cell: "DdrCtrl_ASIZE_0[1]" site: io }
placed { cell: "DdrCtrl_ASIZE_0[0]" site: io }
placed { cell: "DdrCtrl_ABURST_0[1]" site: io }
placed { cell: "DdrCtrl_ABURST_0[0]" site: io }
placed { cell: "DdrCtrl_ALOCK_0[1]" site: io }
placed { cell: "DdrCtrl_ALOCK_0[0]" site: io }
placed { cell: "DdrCtrl_AVALID_0" site: io }
placed { cell: "DdrCtrl_AREADY_0" site: io }
placed { cell: "DdrCtrl_ATYPE_0" site: io }
placed { cell: "DdrCtrl_WID_0[7]" site: io }
placed { cell: "DdrCtrl_WID_0[6]" site: io }
placed { cell: "DdrCtrl_WID_0[5]" site: io }
placed { cell: "DdrCtrl_WID_0[4]" site: io }
placed { cell: "DdrCtrl_WID_0[3]" site: io }
placed { cell: "DdrCtrl_WID_0[2]" site: io }
placed { cell: "DdrCtrl_WID_0[1]" site: io }
placed { cell: "DdrCtrl_WID_0[0]" site: io }
placed { cell: "DdrCtrl_WDATA_0[127]" site: io }
placed { cell: "DdrCtrl_WDATA_0[126]" site: io }
placed { cell: "DdrCtrl_WDATA_0[125]" site: io }
placed { cell: "DdrCtrl_WDATA_0[124]" site: io }
placed { cell: "DdrCtrl_WDATA_0[123]" site: io }
placed { cell: "DdrCtrl_WDATA_0[122]" site: io }
placed { cell: "DdrCtrl_WDATA_0[121]" site: io }
placed { cell: "DdrCtrl_WDATA_0[120]" site: io }
placed { cell: "DdrCtrl_WDATA_0[119]" site: io }
placed { cell: "DdrCtrl_WDATA_0[118]" site: io }
placed { cell: "DdrCtrl_WDATA_0[117]" site: io }
placed { cell: "DdrCtrl_WDATA_0[116]" site: io }
placed { cell: "DdrCtrl_WDATA_0[115]" site: io }
placed { cell: "DdrCtrl_WDATA_0[114]" site: io }
placed { cell: "DdrCtrl_WDATA_0[113]" site: io }
placed { cell: "DdrCtrl_WDATA_0[112]" site: io }
placed { cell: "DdrCtrl_WDATA_0[111]" site: io }
placed { cell: "DdrCtrl_WDATA_0[110]" site: io }
placed { cell: "DdrCtrl_WDATA_0[109]" site: io }
placed { cell: "DdrCtrl_WDATA_0[108]" site: io }
placed { cell: "DdrCtrl_WDATA_0[107]" site: io }
placed { cell: "DdrCtrl_WDATA_0[106]" site: io }
placed { cell: "DdrCtrl_WDATA_0[105]" site: io }
placed { cell: "DdrCtrl_WDATA_0[104]" site: io }
placed { cell: "DdrCtrl_WDATA_0[103]" site: io }
placed { cell: "DdrCtrl_WDATA_0[102]" site: io }
placed { cell: "DdrCtrl_WDATA_0[101]" site: io }
placed { cell: "DdrCtrl_WDATA_0[100]" site: io }
placed { cell: "DdrCtrl_WDATA_0[99]" site: io }
placed { cell: "DdrCtrl_WDATA_0[98]" site: io }
placed { cell: "DdrCtrl_WDATA_0[97]" site: io }
placed { cell: "DdrCtrl_WDATA_0[96]" site: io }
placed { cell: "DdrCtrl_WDATA_0[95]" site: io }
placed { cell: "DdrCtrl_WDATA_0[94]" site: io }
placed { cell: "DdrCtrl_WDATA_0[93]" site: io }
placed { cell: "DdrCtrl_WDATA_0[92]" site: io }
placed { cell: "DdrCtrl_WDATA_0[91]" site: io }
placed { cell: "DdrCtrl_WDATA_0[90]" site: io }
placed { cell: "DdrCtrl_WDATA_0[89]" site: io }
placed { cell: "DdrCtrl_WDATA_0[88]" site: io }
placed { cell: "DdrCtrl_WDATA_0[87]" site: io }
placed { cell: "DdrCtrl_WDATA_0[86]" site: io }
placed { cell: "DdrCtrl_WDATA_0[85]" site: io }
placed { cell: "DdrCtrl_WDATA_0[84]" site: io }
placed { cell: "DdrCtrl_WDATA_0[83]" site: io }
placed { cell: "DdrCtrl_WDATA_0[82]" site: io }
placed { cell: "DdrCtrl_WDATA_0[81]" site: io }
placed { cell: "DdrCtrl_WDATA_0[80]" site: io }
placed { cell: "DdrCtrl_WDATA_0[79]" site: io }
placed { cell: "DdrCtrl_WDATA_0[78]" site: io }
placed { cell: "DdrCtrl_WDATA_0[77]" site: io }
placed { cell: "DdrCtrl_WDATA_0[76]" site: io }
placed { cell: "DdrCtrl_WDATA_0[75]" site: io }
placed { cell: "DdrCtrl_WDATA_0[74]" site: io }
placed { cell: "DdrCtrl_WDATA_0[73]" site: io }
placed { cell: "DdrCtrl_WDATA_0[72]" site: io }
placed { cell: "DdrCtrl_WDATA_0[71]" site: io }
placed { cell: "DdrCtrl_WDATA_0[70]" site: io }
placed { cell: "DdrCtrl_WDATA_0[69]" site: io }
placed { cell: "DdrCtrl_WDATA_0[68]" site: io }
placed { cell: "DdrCtrl_WDATA_0[67]" site: io }
placed { cell: "DdrCtrl_WDATA_0[66]" site: io }
placed { cell: "DdrCtrl_WDATA_0[65]" site: io }
placed { cell: "DdrCtrl_WDATA_0[64]" site: io }
placed { cell: "DdrCtrl_WDATA_0[63]" site: io }
placed { cell: "DdrCtrl_WDATA_0[62]" site: io }
placed { cell: "DdrCtrl_WDATA_0[61]" site: io }
placed { cell: "DdrCtrl_WDATA_0[60]" site: io }
placed { cell: "DdrCtrl_WDATA_0[59]" site: io }
placed { cell: "DdrCtrl_WDATA_0[58]" site: io }
placed { cell: "DdrCtrl_WDATA_0[57]" site: io }
placed { cell: "DdrCtrl_WDATA_0[56]" site: io }
placed { cell: "DdrCtrl_WDATA_0[55]" site: io }
placed { cell: "DdrCtrl_WDATA_0[54]" site: io }
placed { cell: "DdrCtrl_WDATA_0[53]" site: io }
placed { cell: "DdrCtrl_WDATA_0[52]" site: io }
placed { cell: "DdrCtrl_WDATA_0[51]" site: io }
placed { cell: "DdrCtrl_WDATA_0[50]" site: io }
placed { cell: "DdrCtrl_WDATA_0[49]" site: io }
placed { cell: "DdrCtrl_WDATA_0[48]" site: io }
placed { cell: "DdrCtrl_WDATA_0[47]" site: io }
placed { cell: "DdrCtrl_WDATA_0[46]" site: io }
placed { cell: "DdrCtrl_WDATA_0[45]" site: io }
placed { cell: "DdrCtrl_WDATA_0[44]" site: io }
placed { cell: "DdrCtrl_WDATA_0[43]" site: io }
placed { cell: "DdrCtrl_WDATA_0[42]" site: io }
placed { cell: "DdrCtrl_WDATA_0[41]" site: io }
placed { cell: "DdrCtrl_WDATA_0[40]" site: io }
placed { cell: "DdrCtrl_WDATA_0[39]" site: io }
placed { cell: "DdrCtrl_WDATA_0[38]" site: io }
placed { cell: "DdrCtrl_WDATA_0[37]" site: io }
placed { cell: "DdrCtrl_WDATA_0[36]" site: io }
placed { cell: "DdrCtrl_WDATA_0[35]" site: io }
placed { cell: "DdrCtrl_WDATA_0[34]" site: io }
placed { cell: "DdrCtrl_WDATA_0[33]" site: io }
placed { cell: "DdrCtrl_WDATA_0[32]" site: io }
placed { cell: "DdrCtrl_WDATA_0[31]" site: io }
placed { cell: "DdrCtrl_WDATA_0[30]" site: io }
placed { cell: "DdrCtrl_WDATA_0[29]" site: io }
placed { cell: "DdrCtrl_WDATA_0[28]" site: io }
placed { cell: "DdrCtrl_WDATA_0[27]" site: io }
placed { cell: "DdrCtrl_WDATA_0[26]" site: io }
placed { cell: "DdrCtrl_WDATA_0[25]" site: io }
placed { cell: "DdrCtrl_WDATA_0[24]" site: io }
placed { cell: "DdrCtrl_WDATA_0[23]" site: io }
placed { cell: "DdrCtrl_WDATA_0[22]" site: io }
placed { cell: "DdrCtrl_WDATA_0[21]" site: io }
placed { cell: "DdrCtrl_WDATA_0[20]" site: io }
placed { cell: "DdrCtrl_WDATA_0[19]" site: io }
placed { cell: "DdrCtrl_WDATA_0[18]" site: io }
placed { cell: "DdrCtrl_WDATA_0[17]" site: io }
placed { cell: "DdrCtrl_WDATA_0[16]" site: io }
placed { cell: "DdrCtrl_WDATA_0[15]" site: io }
placed { cell: "DdrCtrl_WDATA_0[14]" site: io }
placed { cell: "DdrCtrl_WDATA_0[13]" site: io }
placed { cell: "DdrCtrl_WDATA_0[12]" site: io }
placed { cell: "DdrCtrl_WDATA_0[11]" site: io }
placed { cell: "DdrCtrl_WDATA_0[10]" site: io }
placed { cell: "DdrCtrl_WDATA_0[9]" site: io }
placed { cell: "DdrCtrl_WDATA_0[8]" site: io }
placed { cell: "DdrCtrl_WDATA_0[7]" site: io }
placed { cell: "DdrCtrl_WDATA_0[6]" site: io }
placed { cell: "DdrCtrl_WDATA_0[5]" site: io }
placed { cell: "DdrCtrl_WDATA_0[4]" site: io }
placed { cell: "DdrCtrl_WDATA_0[3]" site: io }
placed { cell: "DdrCtrl_WDATA_0[2]" site: io }
placed { cell: "DdrCtrl_WDATA_0[1]" site: io }
placed { cell: "DdrCtrl_WDATA_0[0]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[15]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[14]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[13]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[12]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[11]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[10]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[9]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[8]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[7]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[6]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[5]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[4]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[3]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[2]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[1]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[0]" site: io }
placed { cell: "DdrCtrl_WLAST_0" site: io }
placed { cell: "DdrCtrl_WVALID_0" site: io }
placed { cell: "DdrCtrl_WREADY_0" site: io }
placed { cell: "DdrCtrl_RDATA_0[127]" site: io }
placed { cell: "DdrCtrl_RDATA_0[126]" site: io }
placed { cell: "DdrCtrl_RDATA_0[125]" site: io }
placed { cell: "DdrCtrl_RDATA_0[124]" site: io }
placed { cell: "DdrCtrl_RDATA_0[123]" site: io }
placed { cell: "DdrCtrl_RDATA_0[122]" site: io }
placed { cell: "DdrCtrl_RDATA_0[121]" site: io }
placed { cell: "DdrCtrl_RDATA_0[120]" site: io }
placed { cell: "DdrCtrl_RDATA_0[119]" site: io }
placed { cell: "DdrCtrl_RDATA_0[118]" site: io }
placed { cell: "DdrCtrl_RDATA_0[117]" site: io }
placed { cell: "DdrCtrl_RDATA_0[116]" site: io }
placed { cell: "DdrCtrl_RDATA_0[115]" site: io }
placed { cell: "DdrCtrl_RDATA_0[114]" site: io }
placed { cell: "DdrCtrl_RDATA_0[113]" site: io }
placed { cell: "DdrCtrl_RDATA_0[112]" site: io }
placed { cell: "DdrCtrl_RDATA_0[111]" site: io }
placed { cell: "DdrCtrl_RDATA_0[110]" site: io }
placed { cell: "DdrCtrl_RDATA_0[109]" site: io }
placed { cell: "DdrCtrl_RDATA_0[108]" site: io }
placed { cell: "DdrCtrl_RDATA_0[107]" site: io }
placed { cell: "DdrCtrl_RDATA_0[106]" site: io }
placed { cell: "DdrCtrl_RDATA_0[105]" site: io }
placed { cell: "DdrCtrl_RDATA_0[104]" site: io }
placed { cell: "DdrCtrl_RDATA_0[103]" site: io }
placed { cell: "DdrCtrl_RDATA_0[102]" site: io }
placed { cell: "DdrCtrl_RDATA_0[101]" site: io }
placed { cell: "DdrCtrl_RDATA_0[100]" site: io }
placed { cell: "DdrCtrl_RDATA_0[99]" site: io }
placed { cell: "DdrCtrl_RDATA_0[98]" site: io }
placed { cell: "DdrCtrl_RDATA_0[97]" site: io }
placed { cell: "DdrCtrl_RDATA_0[96]" site: io }
placed { cell: "DdrCtrl_RDATA_0[95]" site: io }
placed { cell: "DdrCtrl_RDATA_0[94]" site: io }
placed { cell: "DdrCtrl_RDATA_0[93]" site: io }
placed { cell: "DdrCtrl_RDATA_0[92]" site: io }
placed { cell: "DdrCtrl_RDATA_0[91]" site: io }
placed { cell: "DdrCtrl_RDATA_0[90]" site: io }
placed { cell: "DdrCtrl_RDATA_0[89]" site: io }
placed { cell: "DdrCtrl_RDATA_0[88]" site: io }
placed { cell: "DdrCtrl_RDATA_0[87]" site: io }
placed { cell: "DdrCtrl_RDATA_0[86]" site: io }
placed { cell: "DdrCtrl_RDATA_0[85]" site: io }
placed { cell: "DdrCtrl_RDATA_0[84]" site: io }
placed { cell: "DdrCtrl_RDATA_0[83]" site: io }
placed { cell: "DdrCtrl_RDATA_0[82]" site: io }
placed { cell: "DdrCtrl_RDATA_0[81]" site: io }
placed { cell: "DdrCtrl_RDATA_0[80]" site: io }
placed { cell: "DdrCtrl_RDATA_0[79]" site: io }
placed { cell: "DdrCtrl_RDATA_0[78]" site: io }
placed { cell: "DdrCtrl_RDATA_0[77]" site: io }
placed { cell: "DdrCtrl_RDATA_0[76]" site: io }
placed { cell: "DdrCtrl_RDATA_0[75]" site: io }
placed { cell: "DdrCtrl_RDATA_0[74]" site: io }
placed { cell: "DdrCtrl_RDATA_0[73]" site: io }
placed { cell: "DdrCtrl_RDATA_0[72]" site: io }
placed { cell: "DdrCtrl_RDATA_0[71]" site: io }
placed { cell: "DdrCtrl_RDATA_0[70]" site: io }
placed { cell: "DdrCtrl_RDATA_0[69]" site: io }
placed { cell: "DdrCtrl_RDATA_0[68]" site: io }
placed { cell: "DdrCtrl_RDATA_0[67]" site: io }
placed { cell: "DdrCtrl_RDATA_0[66]" site: io }
placed { cell: "DdrCtrl_RDATA_0[65]" site: io }
placed { cell: "DdrCtrl_RDATA_0[64]" site: io }
placed { cell: "DdrCtrl_RDATA_0[63]" site: io }
placed { cell: "DdrCtrl_RDATA_0[62]" site: io }
placed { cell: "DdrCtrl_RDATA_0[61]" site: io }
placed { cell: "DdrCtrl_RDATA_0[60]" site: io }
placed { cell: "DdrCtrl_RDATA_0[59]" site: io }
placed { cell: "DdrCtrl_RDATA_0[58]" site: io }
placed { cell: "DdrCtrl_RDATA_0[57]" site: io }
placed { cell: "DdrCtrl_RDATA_0[56]" site: io }
placed { cell: "DdrCtrl_RDATA_0[55]" site: io }
placed { cell: "DdrCtrl_RDATA_0[54]" site: io }
placed { cell: "DdrCtrl_RDATA_0[53]" site: io }
placed { cell: "DdrCtrl_RDATA_0[52]" site: io }
placed { cell: "DdrCtrl_RDATA_0[51]" site: io }
placed { cell: "DdrCtrl_RDATA_0[50]" site: io }
placed { cell: "DdrCtrl_RDATA_0[49]" site: io }
placed { cell: "DdrCtrl_RDATA_0[48]" site: io }
placed { cell: "DdrCtrl_RDATA_0[47]" site: io }
placed { cell: "DdrCtrl_RDATA_0[46]" site: io }
placed { cell: "DdrCtrl_RDATA_0[45]" site: io }
placed { cell: "DdrCtrl_RDATA_0[44]" site: io }
placed { cell: "DdrCtrl_RDATA_0[43]" site: io }
placed { cell: "DdrCtrl_RDATA_0[42]" site: io }
placed { cell: "DdrCtrl_RDATA_0[41]" site: io }
placed { cell: "DdrCtrl_RDATA_0[40]" site: io }
placed { cell: "DdrCtrl_RDATA_0[39]" site: io }
placed { cell: "DdrCtrl_RDATA_0[38]" site: io }
placed { cell: "DdrCtrl_RDATA_0[37]" site: io }
placed { cell: "DdrCtrl_RDATA_0[36]" site: io }
placed { cell: "DdrCtrl_RDATA_0[35]" site: io }
placed { cell: "DdrCtrl_RDATA_0[34]" site: io }
placed { cell: "DdrCtrl_RDATA_0[33]" site: io }
placed { cell: "DdrCtrl_RDATA_0[32]" site: io }
placed { cell: "DdrCtrl_RDATA_0[31]" site: io }
placed { cell: "DdrCtrl_RDATA_0[30]" site: io }
placed { cell: "DdrCtrl_RDATA_0[29]" site: io }
placed { cell: "DdrCtrl_RDATA_0[28]" site: io }
placed { cell: "DdrCtrl_RDATA_0[27]" site: io }
placed { cell: "DdrCtrl_RDATA_0[26]" site: io }
placed { cell: "DdrCtrl_RDATA_0[25]" site: io }
placed { cell: "DdrCtrl_RDATA_0[24]" site: io }
placed { cell: "DdrCtrl_RDATA_0[23]" site: io }
placed { cell: "DdrCtrl_RDATA_0[22]" site: io }
placed { cell: "DdrCtrl_RDATA_0[21]" site: io }
placed { cell: "DdrCtrl_RDATA_0[20]" site: io }
placed { cell: "DdrCtrl_RDATA_0[19]" site: io }
placed { cell: "DdrCtrl_RDATA_0[18]" site: io }
placed { cell: "DdrCtrl_RDATA_0[17]" site: io }
placed { cell: "DdrCtrl_RDATA_0[16]" site: io }
placed { cell: "DdrCtrl_RDATA_0[15]" site: io }
placed { cell: "DdrCtrl_RDATA_0[14]" site: io }
placed { cell: "DdrCtrl_RDATA_0[13]" site: io }
placed { cell: "DdrCtrl_RDATA_0[12]" site: io }
placed { cell: "DdrCtrl_RDATA_0[11]" site: io }
placed { cell: "DdrCtrl_RDATA_0[10]" site: io }
placed { cell: "DdrCtrl_RDATA_0[9]" site: io }
placed { cell: "DdrCtrl_RDATA_0[8]" site: io }
placed { cell: "DdrCtrl_RDATA_0[7]" site: io }
placed { cell: "DdrCtrl_RDATA_0[6]" site: io }
placed { cell: "DdrCtrl_RDATA_0[5]" site: io }
placed { cell: "DdrCtrl_RDATA_0[4]" site: io }
placed { cell: "DdrCtrl_RDATA_0[3]" site: io }
placed { cell: "DdrCtrl_RDATA_0[2]" site: io }
placed { cell: "DdrCtrl_RDATA_0[1]" site: io }
placed { cell: "DdrCtrl_RDATA_0[0]" site: io }
placed { cell: "DdrCtrl_RVALID_0" site: io }
placed { cell: "DdrCtrl_RREADY_0" site: io }
placed { cell: "DdrCtrl_BVALID_0" site: io }
placed { cell: "DdrCtrl_BREADY_0" site: io }
placed { cell: "LED[7]" site: io }
placed { cell: "LED[6]" site: io }
placed { cell: "LED[5]" site: io }
placed { cell: "LED[4]" site: io }
placed { cell: "LED[3]" site: io }
placed { cell: "LED[2]" site: io }
placed { cell: "LED[1]" site: io }
placed { cell: "LED[0]" site: io }
placed { cell: "lcd_pwm" site: io }
placed { cell: "lvds_tx_clk_DATA[6]" site: io }
placed { cell: "lvds_tx_clk_DATA[5]" site: io }
placed { cell: "lvds_tx_clk_DATA[4]" site: io }
placed { cell: "lvds_tx_clk_DATA[3]" site: io }
placed { cell: "lvds_tx_clk_DATA[2]" site: io }
placed { cell: "lvds_tx_clk_DATA[1]" site: io }
placed { cell: "lvds_tx_clk_DATA[0]" site: io }
placed { cell: "lvds_tx0_DATA[6]" site: io }
placed { cell: "lvds_tx0_DATA[5]" site: io }
placed { cell: "lvds_tx0_DATA[4]" site: io }
placed { cell: "lvds_tx0_DATA[3]" site: io }
placed { cell: "lvds_tx0_DATA[2]" site: io }
placed { cell: "lvds_tx0_DATA[1]" site: io }
placed { cell: "lvds_tx0_DATA[0]" site: io }
placed { cell: "lvds_tx1_DATA[6]" site: io }
placed { cell: "lvds_tx1_DATA[5]" site: io }
placed { cell: "lvds_tx1_DATA[4]" site: io }
placed { cell: "lvds_tx1_DATA[3]" site: io }
placed { cell: "lvds_tx1_DATA[2]" site: io }
placed { cell: "lvds_tx1_DATA[1]" site: io }
placed { cell: "lvds_tx1_DATA[0]" site: io }
placed { cell: "lvds_tx2_DATA[6]" site: io }
placed { cell: "lvds_tx2_DATA[5]" site: io }
placed { cell: "lvds_tx2_DATA[4]" site: io }
placed { cell: "lvds_tx2_DATA[3]" site: io }
placed { cell: "lvds_tx2_DATA[2]" site: io }
placed { cell: "lvds_tx2_DATA[1]" site: io }
placed { cell: "lvds_tx2_DATA[0]" site: io }
placed { cell: "lvds_tx3_DATA[6]" site: io }
placed { cell: "lvds_tx3_DATA[5]" site: io }
placed { cell: "lvds_tx3_DATA[4]" site: io }
placed { cell: "lvds_tx3_DATA[3]" site: io }
placed { cell: "lvds_tx3_DATA[2]" site: io }
placed { cell: "lvds_tx3_DATA[1]" site: io }
placed { cell: "lvds_tx3_DATA[0]" site: io }
placed { cell: "GND" site: eft }
placed { cell: "LUT__3686" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i1" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i1" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i1" site: efl }
placed { cell: "u_lcd_driver/add_17/i12" site: efl }
placed { cell: "u_lcd_driver/add_17/i11" site: efl }
placed { cell: "u_lcd_driver/add_17/i10" site: efl }
placed { cell: "u_lcd_driver/add_17/i9" site: efl }
placed { cell: "u_lcd_driver/add_17/i8" site: efl }
placed { cell: "u_lcd_driver/add_17/i7" site: efl }
placed { cell: "u_lcd_driver/add_17/i6" site: efl }
placed { cell: "u_lcd_driver/add_17/i5" site: efl }
placed { cell: "u_lcd_driver/add_17/i4" site: efl }
placed { cell: "u_lcd_driver/add_17/i3" site: efl }
placed { cell: "u_lcd_driver/add_7/i12" site: efl }
placed { cell: "u_lcd_driver/add_7/i11" site: efl }
placed { cell: "u_lcd_driver/add_7/i10" site: efl }
placed { cell: "u_lcd_driver/add_7/i9" site: efl }
placed { cell: "u_lcd_driver/add_7/i8" site: efl }
placed { cell: "u_lcd_driver/add_7/i7" site: efl }
placed { cell: "u_lcd_driver/add_7/i6" site: efl }
placed { cell: "u_lcd_driver/add_7/i5" site: efl }
placed { cell: "u_lcd_driver/add_7/i4" site: efl }
placed { cell: "u_lcd_driver/add_7/i3" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i9" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: efl }
placed { cell: "u_axi4_ctrl/sub_21/add_2/i2" site: efl }
placed { cell: "u_axi4_ctrl/sub_21/add_2/i1" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" site: efl }
placed { cell: "u_axi4_ctrl/sub_21/add_2/i5" site: efl }
placed { cell: "u_axi4_ctrl/sub_21/add_2/i4" site: efl }
placed { cell: "u_axi4_ctrl/sub_21/add_2/i3" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i10" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i9" site: efl }
placed { cell: "u_lcd_driver/add_7/i2" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i8" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i7" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i6" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i5" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i4" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i3" site: efl }
placed { cell: "u_VsyHsyGenerator/add_39/i2" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i11" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i10" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i9" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i8" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i7" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i6" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i5" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i4" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i3" site: efl }
placed { cell: "u_VsyHsyGenerator/add_31/i2" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i10" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i9" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i8" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i7" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i6" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i5" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i4" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i3" site: efl }
placed { cell: "u_VsyHsyGenerator/add_24/i2" site: efl }
placed { cell: "u_lcd_driver/add_17/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" site: memory }
placed { cell: "LUT__3687" site: efl }
placed { cell: "LUT__3688" site: efl }
placed { cell: "LUT__3689" site: efl }
placed { cell: "LUT__3690" site: efl }
placed { cell: "LUT__3691" site: efl }
placed { cell: "LUT__3692" site: efl }
placed { cell: "LUT__3693" site: eft }
placed { cell: "LUT__3695" site: efl }
placed { cell: "LUT__3696" site: efl }
placed { cell: "LUT__3697" site: eft }
placed { cell: "LUT__3698" site: eft }
placed { cell: "LUT__3699" site: eft }
placed { cell: "LUT__3700" site: eft }
placed { cell: "LUT__3701" site: efl }
placed { cell: "LUT__3702" site: eft }
placed { cell: "LUT__3703" site: efl }
placed { cell: "LUT__3704" site: efl }
placed { cell: "LUT__3705" site: eft }
placed { cell: "LUT__3706" site: efl }
placed { cell: "LUT__3707" site: efl }
placed { cell: "LUT__3708" site: efl }
placed { cell: "LUT__3709" site: efl }
placed { cell: "LUT__3710" site: eft }
placed { cell: "LUT__3711" site: eft }
placed { cell: "LUT__3712" site: efl }
placed { cell: "LUT__3713" site: eft }
placed { cell: "LUT__3714" site: eft }
placed { cell: "LUT__3715" site: eft }
placed { cell: "LUT__3716" site: efl }
placed { cell: "LUT__3717" site: efl }
placed { cell: "LUT__3718" site: eft }
placed { cell: "LUT__3719" site: eft }
placed { cell: "LUT__3720" site: efl }
placed { cell: "LUT__3721" site: efl }
placed { cell: "LUT__3722" site: efl }
placed { cell: "LUT__3723" site: eft }
placed { cell: "LUT__3724" site: efl }
placed { cell: "LUT__3725" site: eft }
placed { cell: "LUT__3727" site: eft }
placed { cell: "LUT__3728" site: efl }
placed { cell: "LUT__3729" site: efl }
placed { cell: "LUT__3730" site: efl }
placed { cell: "LUT__3731" site: efl }
placed { cell: "LUT__3732" site: efl }
placed { cell: "LUT__3733" site: efl }
placed { cell: "LUT__3734" site: efl }
placed { cell: "LUT__3735" site: eft }
placed { cell: "LUT__3737" site: eft }
placed { cell: "LUT__3738" site: efl }
placed { cell: "LUT__3739" site: efl }
placed { cell: "LUT__3740" site: eft }
placed { cell: "LUT__3741" site: eft }
placed { cell: "LUT__3742" site: eft }
placed { cell: "LUT__3743" site: eft }
placed { cell: "LUT__3744" site: eft }
placed { cell: "LUT__3745" site: eft }
placed { cell: "LUT__3747" site: eft }
placed { cell: "LUT__3748" site: efl }
placed { cell: "LUT__3749" site: efl }
placed { cell: "LUT__3750" site: eft }
placed { cell: "LUT__3752" site: eft }
placed { cell: "LUT__3753" site: efl }
placed { cell: "LUT__3754" site: efl }
placed { cell: "LUT__3755" site: efl }
placed { cell: "LUT__3756" site: eft }
placed { cell: "LUT__3757" site: efl }
placed { cell: "LUT__3758" site: eft }
placed { cell: "LUT__3759" site: eft }
placed { cell: "LUT__3760" site: eft }
placed { cell: "LUT__3761" site: eft }
placed { cell: "LUT__3762" site: eft }
placed { cell: "LUT__3763" site: eft }
placed { cell: "LUT__3764" site: eft }
placed { cell: "LUT__3765" site: efl }
placed { cell: "LUT__3766" site: efl }
placed { cell: "LUT__3767" site: eft }
placed { cell: "LUT__3768" site: efl }
placed { cell: "LUT__3769" site: eft }
placed { cell: "LUT__3770" site: eft }
placed { cell: "LUT__3771" site: eft }
placed { cell: "LUT__3772" site: efl }
placed { cell: "LUT__3773" site: eft }
placed { cell: "LUT__3774" site: eft }
placed { cell: "LUT__3775" site: efl }
placed { cell: "LUT__3776" site: eft }
placed { cell: "LUT__3777" site: efl }
placed { cell: "LUT__3778" site: efl }
placed { cell: "LUT__3779" site: eft }
placed { cell: "LUT__3780" site: efl }
placed { cell: "LUT__3781" site: eft }
placed { cell: "LUT__3782" site: eft }
placed { cell: "LUT__3783" site: eft }
placed { cell: "LUT__3784" site: eft }
placed { cell: "LUT__3785" site: eft }
placed { cell: "LUT__3787" site: efl }
placed { cell: "LUT__3788" site: efl }
placed { cell: "LUT__3789" site: efl }
placed { cell: "LUT__3792" site: efl }
placed { cell: "LUT__3794" site: eft }
placed { cell: "LUT__3796" site: eft }
placed { cell: "LUT__3797" site: efl }
placed { cell: "LUT__3798" site: efl }
placed { cell: "LUT__3799" site: efl }
placed { cell: "LUT__3800" site: eft }
placed { cell: "LUT__3801" site: eft }
placed { cell: "LUT__3802" site: eft }
placed { cell: "LUT__3803" site: eft }
placed { cell: "LUT__3823" site: eft }
placed { cell: "LUT__3837" site: eft }
placed { cell: "LUT__3838" site: eft }
placed { cell: "LUT__3839" site: efl }
placed { cell: "LUT__3841" site: eft }
placed { cell: "LUT__3844" site: efl }
placed { cell: "LUT__3846" site: eft }
placed { cell: "LUT__3847" site: eft }
placed { cell: "LUT__3848" site: eft }
placed { cell: "LUT__3849" site: eft }
placed { cell: "LUT__3850" site: eft }
placed { cell: "LUT__3852" site: efl }
placed { cell: "LUT__3853" site: efl }
placed { cell: "LUT__3854" site: eft }
placed { cell: "LUT__3855" site: eft }
placed { cell: "LUT__3856" site: eft }
placed { cell: "LUT__3857" site: eft }
placed { cell: "LUT__3858" site: eft }
placed { cell: "LUT__3859" site: eft }
placed { cell: "LUT__3860" site: efl }
placed { cell: "LUT__3861" site: efl }
placed { cell: "LUT__3862" site: eft }
placed { cell: "LUT__3863" site: eft }
placed { cell: "LUT__3864" site: efl }
placed { cell: "LUT__3865" site: efl }
placed { cell: "LUT__3867" site: efl }
placed { cell: "LUT__3868" site: eft }
placed { cell: "LUT__3870" site: eft }
placed { cell: "LUT__3871" site: eft }
placed { cell: "LUT__3872" site: eft }
placed { cell: "LUT__3873" site: eft }
placed { cell: "LUT__3874" site: eft }
placed { cell: "LUT__3875" site: eft }
placed { cell: "LUT__3876" site: efl }
placed { cell: "LUT__3882" site: eft }
placed { cell: "LUT__3883" site: efl }
placed { cell: "LUT__3884" site: efl }
placed { cell: "LUT__3885" site: efl }
placed { cell: "LUT__3886" site: eft }
placed { cell: "LUT__3887" site: efl }
placed { cell: "LUT__3888" site: eft }
placed { cell: "LUT__3889" site: efl }
placed { cell: "LUT__3890" site: efl }
placed { cell: "LUT__3891" site: eft }
placed { cell: "LUT__3892" site: efl }
placed { cell: "LUT__3893" site: efl }
placed { cell: "LUT__3894" site: efl }
placed { cell: "LUT__3895" site: eft }
placed { cell: "LUT__3896" site: eft }
placed { cell: "LUT__3901" site: efl }
placed { cell: "LUT__3937" site: eft }
placed { cell: "LUT__3957" site: eft }
placed { cell: "LUT__3959" site: eft }
placed { cell: "LUT__3961" site: eft }
placed { cell: "LUT__3963" site: eft }
placed { cell: "LUT__3965" site: efl }
placed { cell: "LUT__3967" site: eft }
placed { cell: "LUT__3969" site: efl }
placed { cell: "LUT__3981" site: eft }
placed { cell: "LUT__3983" site: eft }
placed { cell: "LUT__3985" site: eft }
placed { cell: "LUT__3986" site: eft }
placed { cell: "LUT__3988" site: eft }
placed { cell: "LUT__4009" site: efl }
placed { cell: "LUT__4016" site: eft }
placed { cell: "LUT__4020" site: eft }
placed { cell: "LUT__4021" site: eft }
placed { cell: "LUT__4022" site: eft }
placed { cell: "LUT__4024" site: eft }
placed { cell: "LUT__4025" site: eft }
placed { cell: "LUT__4026" site: eft }
placed { cell: "LUT__4027" site: efl }
placed { cell: "LUT__4028" site: eft }
placed { cell: "LUT__4029" site: eft }
placed { cell: "LUT__4030" site: eft }
placed { cell: "LUT__4122" site: efl }
placed { cell: "LUT__3685" site: efl }
placed { cell: "CLKBUF__2" site: gbuf_block }
placed { cell: "CLKBUF__1" site: gbuf_block }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" site: efl }
placed { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" site: efl }
placed { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" site: efl }
placed { cell: "AUX_ADD_CI__u_axi4_ctrl/sub_21/add_2/i1" site: efl }
placed { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" site: eft }
placed { cell: "tx_fastclk~CLKBUF" site: gbuf_block }
placed { cell: "tx_fastclk~CLKOUT~12~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~13~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~18~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~19~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~24~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~25~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~30~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~31~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~36~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~37~1" site: io }
placed { cell: "Axi_Clk~CLKOUT~129~28" site: io }
route { driver { cell: "ResetShiftReg[0]~FF" port: "O_seq" } sink { cell: "ResetShiftReg[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "ResetShiftReg[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "Axi0ResetReg[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "Axi0ResetReg[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "Axi0ResetReg[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "XYCrop_frame_href~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "lcd_pwm" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "lvds_tx_clk_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "lvds_tx_clk_DATA[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "lvds_tx_clk_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "lvds_tx_clk_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__2" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/sub_21/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/sub_21/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tx_fastclk~CLKBUF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ResetShiftReg[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Axi0ResetReg[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Axi0ResetReg[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Axi0ResetReg[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[31]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[30]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[29]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[28]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[27]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[26]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[9]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[8]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALEN_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALEN_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ASIZE_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ASIZE_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ABURST_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALOCK_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALOCK_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "LED[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_17/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_31/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ResetShiftReg[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ResetShiftReg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ResetShiftReg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi0ResetReg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi0ResetReg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi0ResetReg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrInitDone~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi_Clk~CLKOUT~129~28" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__3724" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3725" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ResetShiftReg[0]~FF" port: "O" } sink { cell: "PowerOnResetCnt[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O_seq" } sink { cell: "Axi0ResetReg[0]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[0]~FF" port: "O_seq" } sink { cell: "Axi0ResetReg[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "DdrInitDone~FF" port: "RE" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "RE" } delay_max: 2367 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "RE" } delay_max: 2584 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "RE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "RE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "RE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "RE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "RE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "RE" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "RE" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "RE" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "RE" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_RST_N" port: "outpad" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[0]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[0]~FF" port: "O_seq" } sink { cell: "LUT__3725" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[1]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[2]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[3]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[4]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[5]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[6]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3727" port: "O" } sink { cell: "PowerOnResetCnt[7]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[0]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[1]~FF" port: "O_seq" } sink { cell: "Axi0ResetReg[2]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "RE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "RE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "RE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "RE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "RE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "RE" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "RE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "RE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/vsynDl[1]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/vsynDl[2]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "XYCrop_frame_vsync~FF" port: "RE" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "XYCrop_frame_href~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "RE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "RE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "RE" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "RE" } delay_max: 2684 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "RE" } delay_max: 2181 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "RE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "RE" } delay_max: 2684 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "RE" } delay_max: 2398 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "RE" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "RE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 1800 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "RE" } delay_max: 2181 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "RE" } delay_max: 2221 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "RE" } delay_max: 2224 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "RE" } delay_max: 2690 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "RE" } delay_max: 2398 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "RE" } delay_max: 2607 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "RE" } delay_max: 2398 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "RE" } delay_max: 2686 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "RE" } delay_max: 2453 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "RE" } delay_max: 2609 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "RE" } delay_max: 2610 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "RE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "RE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__3844" port: "I[2]" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__3871" port: "I[1]" } delay_max: 2475 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__3983" port: "I[1]" } delay_max: 2262 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__3986" port: "I[2]" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__3988" port: "I[2]" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "DdrInitDone~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3734" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3735" port: "O" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "RE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__4122" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_SEQ_START" port: "outpad" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "O_seq" } sink { cell: "LUT__3735" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "O_seq" } sink { cell: "LUT__3735" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__3729" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__3729" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__3729" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__3729" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__3728" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__3728" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__3728" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__3728" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__3733" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__3733" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__3733" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__3733" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__3731" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__3731" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__3731" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__3731" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "O_seq" } sink { cell: "LUT__3730" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "O_seq" } sink { cell: "LUT__3730" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "O_seq" } sink { cell: "LUT__3730" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "O_seq" } sink { cell: "LUT__3730" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3745" port: "O" } sink { cell: "LUT__3794" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i1" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "O_seq" } sink { cell: "LUT__3744" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "O_seq" } sink { cell: "LUT__3747" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/vsynDl[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/vsynDl[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "XYCrop_frame_vsync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "XYCrop_frame_href~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "u_VsyHsyGenerator/add_39/i1" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "LUT__3792" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3756" port: "O" } sink { cell: "LUT__3823" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3789" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i1" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i1" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[0]~FF" port: "O_seq" } sink { cell: "LUT__3787" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3792" port: "O" } sink { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/vsynDl[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "O_seq" } sink { cell: "LUT__3753" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "O_seq" } sink { cell: "LUT__3792" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[0]~FF" port: "O_seq" } sink { cell: "LUT__3823" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" port: "O_seq" } sink { cell: "XYCrop_frame_href~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "XYCrop_frame_href~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "XYCrop_frame_href~FF" port: "O_seq" } sink { cell: "LUT__3785" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3794" port: "O" } sink { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "O" } sink { cell: "LUT__3794" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i1" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCntInc~FF" port: "O_seq" } sink { cell: "LUT__3743" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3739" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__3739" port: "O" } sink { cell: "LUT__3750" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3739" port: "O" } sink { cell: "LUT__3756" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3740" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__3740" port: "O" } sink { cell: "LUT__3792" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3740" port: "O" } sink { cell: "LUT__3823" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynDl[2]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "O" } sink { cell: "XYCrop_frame_href~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynDl[0]~FF" port: "O" } sink { cell: "LUT__3750" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i1" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i1" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "O_seq" } sink { cell: "LUT__3754" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "O_seq" } sink { cell: "LUT__3764" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[0]~FF" port: "O_seq" } sink { cell: "LUT__3774" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i2" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "O_seq" } sink { cell: "LUT__3744" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[1]~FF" port: "O_seq" } sink { cell: "LUT__3747" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i3" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i3" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "O_seq" } sink { cell: "LUT__3742" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[2]~FF" port: "O_seq" } sink { cell: "LUT__3770" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i4" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i4" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3742" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3771" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3848" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3873" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i5" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i5" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3742" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3771" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3846" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3847" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3873" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i6" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i6" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3744" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3748" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3769" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3775" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3849" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i7" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i7" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3744" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3748" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3769" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3775" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3848" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i8" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i8" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "O_seq" } sink { cell: "LUT__3741" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "O_seq" } sink { cell: "LUT__3768" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "O_seq" } sink { cell: "LUT__3846" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[7]~FF" port: "O_seq" } sink { cell: "LUT__3847" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i9" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i9" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "O_seq" } sink { cell: "LUT__3741" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "O_seq" } sink { cell: "LUT__3768" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "O_seq" } sink { cell: "LUT__3846" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[8]~FF" port: "O_seq" } sink { cell: "LUT__3847" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i10" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i10" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3741" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3768" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3846" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3847" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i11" port: "O" } sink { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_31/i11" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "O_seq" } sink { cell: "LUT__3743" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "O_seq" } sink { cell: "LUT__3753" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "O_seq" } sink { cell: "LUT__3770" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/pCnt_value[10]~FF" port: "O_seq" } sink { cell: "LUT__3776" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i2" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[1]~FF" port: "O_seq" } sink { cell: "LUT__3787" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i3" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[2]~FF" port: "O_seq" } sink { cell: "LUT__3787" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i4" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i4" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3787" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i5" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3789" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i6" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3789" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i7" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3788" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i8" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i8" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[7]~FF" port: "O_seq" } sink { cell: "LUT__3788" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i9" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i9" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[8]~FF" port: "O_seq" } sink { cell: "LUT__3788" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i10" port: "O" } sink { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_39/i10" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/frameCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3788" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3823" port: "O" } sink { cell: "u_VsyHsyGenerator/vsynDl[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3823" port: "O" } sink { cell: "u_VsyHsyGenerator/vsynDl[2]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3823" port: "O" } sink { cell: "XYCrop_frame_vsync~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[1]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/vsynDl[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[1]~FF" port: "O_seq" } sink { cell: "LUT__3740" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[2]~FF" port: "O_seq" } sink { cell: "XYCrop_frame_vsync~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/vsynDl[2]~FF" port: "O_seq" } sink { cell: "LUT__3740" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "XYCrop_frame_vsync~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "XYCrop_frame_vsync~FF" port: "O_seq" } sink { cell: "LUT__3740" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i2" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "O_seq" } sink { cell: "LUT__3754" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "O_seq" } sink { cell: "LUT__3765" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[1]~FF" port: "O_seq" } sink { cell: "LUT__3773" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i3" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "O_seq" } sink { cell: "LUT__3754" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "O_seq" } sink { cell: "LUT__3764" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "O_seq" } sink { cell: "LUT__3765" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[2]~FF" port: "O_seq" } sink { cell: "LUT__3774" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i4" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3737" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3752" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3764" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3765" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[3]~FF" port: "O_seq" } sink { cell: "LUT__3774" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i5" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i5" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3737" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3752" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3766" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[4]~FF" port: "O_seq" } sink { cell: "LUT__3773" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i6" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i6" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3737" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3754" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3766" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[5]~FF" port: "O_seq" } sink { cell: "LUT__3773" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i7" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3737" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3752" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3763" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[6]~FF" port: "O_seq" } sink { cell: "LUT__3773" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i8" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i8" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "O_seq" } sink { cell: "LUT__3738" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[7]~FF" port: "O_seq" } sink { cell: "LUT__3763" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i9" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i9" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "O_seq" } sink { cell: "LUT__3738" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[8]~FF" port: "O_seq" } sink { cell: "LUT__3763" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i10" port: "O" } sink { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "O_seq" } sink { cell: "u_VsyHsyGenerator/add_24/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3739" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3752" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3767" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/hsynCnt_value[9]~FF" port: "O_seq" } sink { cell: "LUT__3872" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3837" port: "O" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__3837" port: "O" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i6" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__3699" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__3701" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__4020" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3700" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3700" port: "O" } sink { cell: "LUT__3701" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3839" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "I[1]" } delay_max: 1513 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i1" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "RE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "RE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3844" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3841" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_rst~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__3852" port: "O" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3852" port: "O" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3862" port: "O" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__3686" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__3696" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__3757" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__3859" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__3981" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__3983" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__3685" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3855" port: "O" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3868" port: "O" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3687" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3697" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3757" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3854" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3859" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3861" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3868" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3981" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__3685" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[5]" port: "outpad" } delay_max: 814 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[4]" port: "outpad" } delay_max: 811 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[3]" port: "outpad" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[2]" port: "outpad" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[1]" port: "outpad" } delay_max: 801 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[0]" port: "outpad" } delay_max: 803 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ASIZE_0[2]" port: "outpad" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ABURST_0[0]" port: "outpad" } delay_max: 811 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[15]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[14]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[13]" port: "outpad" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[12]" port: "outpad" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[11]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[10]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[9]" port: "outpad" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[8]" port: "outpad" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[7]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[6]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[5]" port: "outpad" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[4]" port: "outpad" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[3]" port: "outpad" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[2]" port: "outpad" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[1]" port: "outpad" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "DdrCtrl_WSTRB_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[0]" port: "outpad" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "LUT__3860" port: "O" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3860" port: "O" } sink { cell: "LUT__3862" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3860" port: "O" } sink { cell: "LUT__3988" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3871" port: "O" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "DdrCtrl_ATYPE_0~FF" port: "O_seq" } sink { cell: "DdrCtrl_ATYPE_0" port: "outpad" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__3837" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__3844" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__3837" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__3844" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i5" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__3841" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i4" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__3841" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "LUT__3688" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "LUT__3689" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "LUT__3762" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "LUT__3853" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3757" port: "O" } sink { cell: "LUT__3896" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "DdrCtrl_WVALID_0" port: "outpad" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "LUT__3687" port: "O" } sink { cell: "LUT__3695" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__3864" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "LUT__3864" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "LUT__3867" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3697" port: "O" } sink { cell: "DdrCtrl_RREADY_0" port: "outpad" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i3" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i3" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__3841" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i2" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__3841" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__3852" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__3986" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__3852" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__3986" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "I[1]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__3686" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__3696" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__3757" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__3854" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__3859" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__3861" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__3685" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "DdrCtrl_RVALID_0" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O_seq" } sink { cell: "LUT__3895" port: "I[2]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[0]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[16]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[9]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[9]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[9]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[9]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[9]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[9]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[9]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[9]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[9]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[9]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[9]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[9]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[9]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[9]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[9]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[9]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[8]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[8]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[8]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[8]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[8]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[8]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[8]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[8]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[8]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[8]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[8]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[8]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[8]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[8]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[8]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WE" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WE" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WE" } delay_max: 1594 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WE" } delay_max: 1700 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WE" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WE" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WE" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WE" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__3785" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WE" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[0]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[0]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[0]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[0]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[0]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__3779" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[1]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[1]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[1]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[1]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[1]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[1]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[1]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__3783" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RCLKE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RCLKE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RCLKE" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RCLKE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RCLKE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLKE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLKE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RCLKE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLKE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RCLKE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLKE" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLKE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RCLKE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLKE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLKE" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__3762" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RCLKE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3896" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3762" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3796" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3797" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3798" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3799" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3800" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3801" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3802" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3803" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3896" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3901" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "LUT__3781" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[11]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[11]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[11]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[11]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[11]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[11]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[11]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[11]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[11]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[11]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[11]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[11]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[11]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[11]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[11]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[11]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__3779" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[7]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[7]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[7]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[7]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[7]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[7]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[7]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[7]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[7]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[7]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[7]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[7]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[7]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[7]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[7]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "LUT__3782" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[11]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[11]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[11]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[11]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[11]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[11]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[11]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[11]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[11]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[11]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[11]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[11]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[11]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[11]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[11]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[11]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "LUT__3901" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[6]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[6]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[6]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[6]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[6]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[6]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[6]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[6]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[6]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[6]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[6]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[6]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[6]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[6]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[6]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "LUT__3782" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3901" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3779" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[5]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[5]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[5]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[5]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[5]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[5]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[5]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[5]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[5]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[5]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[5]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[5]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[5]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[5]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[5]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "LUT__3780" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__3803" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3803" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3803" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3901" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3901" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[4]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[4]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[4]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[4]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[4]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[4]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[4]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[4]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[4]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[4]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[4]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[4]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[4]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "LUT__3783" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[3]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[3]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[3]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[3]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[3]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[3]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[3]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[3]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__3781" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[2]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[2]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[2]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[2]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[2]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[2]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[2]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__3780" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WADDR[10]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WADDR[10]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WADDR[10]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WADDR[10]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WADDR[10]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[10]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[10]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WADDR[10]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[10]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WADDR[10]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[10]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[10]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WADDR[10]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[10]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[10]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WADDR[10]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[0]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[0]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[0]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[0]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[0]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "LUT__3803" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[1]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[1]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[1]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[1]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "LUT__3802" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[2]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[2]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[2]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[2]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[2]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[2]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "LUT__3801" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[3]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[3]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[3]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[3]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[3]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[3]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "LUT__3800" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[4]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[4]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[4]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[4]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[4]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[4]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[4]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[4]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[4]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[4]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[4]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[4]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[4]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[4]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[4]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "LUT__3799" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[5]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[5]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[5]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[5]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[5]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[5]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[5]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[5]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[5]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[5]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[5]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[5]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[5]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[5]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[5]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "LUT__3798" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[6]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[6]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[6]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[6]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[6]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[6]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[6]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[6]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[6]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[6]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[6]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[6]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[6]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[6]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[6]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "LUT__3797" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RADDR[7]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RADDR[7]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RADDR[7]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RADDR[7]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RADDR[7]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[7]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RADDR[7]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[7]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RADDR[7]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[7]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[7]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RADDR[7]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[7]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[7]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RADDR[7]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "LUT__3796" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3803" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3802" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3801" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__3800" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__3799" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__3798" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__3797" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "LUT__3796" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3779" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3783" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3780" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__3781" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__3783" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__3780" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__3782" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__3782" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "LUT__3781" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i9" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3802" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3802" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3802" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3801" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3801" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3801" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3800" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3800" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3800" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3799" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3799" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3799" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3798" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__3798" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3798" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3797" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3797" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3797" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3796" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3796" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3796" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i9" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "RE" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "RE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "RE" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "RE" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "RE" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "RE" } delay_max: 1555 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "RE" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "RE" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "RE" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1512 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~13~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~19~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~25~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~31~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~37~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__3889" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3895" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "CE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "CE" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "CE" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLKE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLKE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLKE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLKE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLKE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RCLKE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLKE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3888" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLKE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__3937" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3888" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3937" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__3969" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[9]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[9]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[9]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[9]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[9]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[9]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[9]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[9]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3884" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__3890" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__3891" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__3893" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[4]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[4]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[4]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[4]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[4]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[4]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[4]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__3894" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[5]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[5]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[5]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[5]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[5]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[5]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[5]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__3889" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[6]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[6]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[6]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[6]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[6]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[6]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[6]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__3890" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[7]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[7]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[7]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[7]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[7]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[7]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[7]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__3893" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "LUT__3891" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[10]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[10]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[11]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[11]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[11]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[11]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[11]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[11]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "LUT__3884" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "LUT__3886" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "LUT__3885" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "LUT__3882" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[4]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[4]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[4]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[4]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[4]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[4]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[4]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "LUT__3884" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[5]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[5]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[5]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[5]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[5]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[5]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[5]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "LUT__3883" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[6]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[6]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[6]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[6]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[6]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[6]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[6]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "LUT__3886" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[7]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[7]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[7]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[7]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[7]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[7]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[7]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "LUT__3882" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "LUT__3969" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "O_seq" } sink { cell: "LUT__3885" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3957" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__3957" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__3959" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__3959" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__3961" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__3961" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__3963" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__3963" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__3965" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "LUT__3965" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "LUT__3967" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "O_seq" } sink { cell: "LUT__3967" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "O_seq" } sink { cell: "LUT__3969" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3889" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__3890" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__3891" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__3893" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__3894" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__3889" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "LUT__3890" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "LUT__3893" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "O_seq" } sink { cell: "LUT__3891" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3886" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3885" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3882" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__3884" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__3883" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__3886" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__3882" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__3885" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3957" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3959" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3961" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3963" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3965" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3967" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3969" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3969" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DdrCtrl_AREADY_0" port: "inpad" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_AREADY_0" port: "inpad" } sink { cell: "LUT__3861" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "DdrCtrl_AREADY_0" port: "inpad" } sink { cell: "LUT__3868" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_BVALID_0" port: "inpad" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_BVALID_0" port: "inpad" } sink { cell: "LUT__3854" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_BVALID_0" port: "inpad" } sink { cell: "LUT__3985" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3981" port: "O" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3983" port: "O" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "CE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__3867" port: "O" } sink { cell: "LUT__3868" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__3696" port: "O" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3696" port: "O" } sink { cell: "LUT__3697" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3696" port: "O" } sink { cell: "LUT__3868" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "I[2]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "LUT__3871" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__3870" port: "O" } sink { cell: "LUT__3988" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__3985" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[10]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3986" port: "O" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[11]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[11]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[12]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[12]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[13]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[13]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[13]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[14]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[14]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[14]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[15]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[15]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[16]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[16]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[16]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[17]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[17]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[17]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[18]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[18]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[18]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[19]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[19]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[19]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[20]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[20]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[20]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[21]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[21]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[21]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[22]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[22]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[22]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[23]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[23]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3988" port: "O" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[10]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]" port: "outpad" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[11]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[12]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[13]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]" port: "outpad" } delay_max: 841 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[14]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[16]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[17]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]" port: "outpad" } delay_max: 841 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[18]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[19]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]" port: "outpad" } delay_max: 841 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[20]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[21]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]" port: "outpad" } delay_max: 841 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[22]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]" port: "outpad" } delay_max: 841 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[23]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[24]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]" port: "outpad" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[25]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]" port: "outpad" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__3688" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__3689" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__3688" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__3689" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__3688" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__3689" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3689" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3689" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3689" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3689" port: "O" } sink { cell: "LUT__3690" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3689" port: "O" } sink { cell: "LUT__3853" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3689" port: "O" } sink { cell: "LUT__4009" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "LUT__3691" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "LUT__3693" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "LUT__3691" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "LUT__3693" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3693" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3693" port: "O" } sink { cell: "LUT__4009" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "LUT__4009" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O" } sink { cell: "LUT__3695" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O" } sink { cell: "LUT__3855" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__4009" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__4009" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "LUT__3692" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "LUT__3692" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__3864" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__3864" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3864" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3864" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3864" port: "O" } sink { cell: "LUT__3867" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3864" port: "O" } sink { cell: "LUT__4016" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "LUT__3865" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "LUT__3865" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__4016" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__4016" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__4016" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "LUT__3863" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "LUT__3863" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "LUT__3863" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[1]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[17]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[2]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[16]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[3]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[17]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[4]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[16]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[5]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[17]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[6]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[16]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[7]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[17]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[8]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[16]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[9]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[17]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[10]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[16]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[11]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[17]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[12]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[16]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[13]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[17]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[14]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[16]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[15]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[17]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[16]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[14]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[17]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[18]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[14]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[19]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[20]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[14]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[21]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[22]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[14]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[23]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[24]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[14]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[25]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[15]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[26]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[14]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[27]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[15]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[28]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[14]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[29]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[30]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[14]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[31]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[15]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[32]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[12]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[33]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[13]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[34]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[12]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[35]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[13]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[36]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[12]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[37]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[13]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[38]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[12]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[39]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[13]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[40]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[12]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[41]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[13]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[42]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[12]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[43]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[13]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[44]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[12]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[45]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[13]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[46]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[12]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[47]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[13]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[48]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[10]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[49]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[11]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[50]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[10]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[51]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[11]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[52]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[10]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[53]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[11]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[54]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[10]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[55]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[11]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[56]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[10]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[57]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[11]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[58]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[10]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[59]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[11]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[60]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[10]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[61]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[11]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[62]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[10]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[63]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[11]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[64]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[6]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[65]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[7]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[66]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[6]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[67]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[7]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[68]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[6]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[69]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[7]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[70]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[6]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[71]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[7]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[72]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[6]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[73]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[7]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[74]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "I[1]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[6]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[75]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[7]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[76]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[6]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[77]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[7]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[78]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[6]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[79]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[7]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[80]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[4]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[81]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "I[1]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[5]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[82]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "I[1]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[83]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[5]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[84]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[4]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[85]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[5]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[86]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[4]" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[87]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[5]" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[88]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[4]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[89]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[5]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[90]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "I[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[4]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[91]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[5]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[92]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[4]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[93]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[5]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[94]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[4]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[95]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[5]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[96]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[2]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[97]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "I[1]" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[98]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[2]" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[99]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[3]" } delay_max: 1628 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[100]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[101]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[3]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[102]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[2]" } delay_max: 1905 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[103]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[3]" } delay_max: 1661 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[104]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[2]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[105]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[3]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[106]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "I[1]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[2]" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[107]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[3]" } delay_max: 1682 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[108]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[2]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[109]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[3]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[110]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[2]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[111]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[3]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[112]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "I[1]" } delay_max: 2055 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[113]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "I[1]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[1]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[114]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[0]" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[115]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[1]" } delay_max: 1870 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[116]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[0]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[117]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[1]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[118]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[0]" } delay_max: 1834 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[119]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[1]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[120]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[0]" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[121]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[1]" } delay_max: 1836 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[122]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[0]" } delay_max: 2391 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[123]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[1]" } delay_max: 2391 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[124]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[0]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[125]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "I[1]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[1]" } delay_max: 1911 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[126]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[0]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[127]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[1]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i2" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__3698" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__3838" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__4022" port: "O" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__4028" port: "O" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i2" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__4024" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__4030" port: "O" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i2" port: "O" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i2" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__3698" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__3838" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__4021" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i3" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i3" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__3698" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__3838" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__4021" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i4" port: "O" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i4" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__3699" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__3838" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__4020" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i5" port: "O" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i5" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__3699" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__3839" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__4020" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i6" port: "O" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i7" port: "O" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i7" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__3700" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__3701" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__4020" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i8" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i8" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF" port: "O_seq" } sink { cell: "LUT__3700" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF" port: "O_seq" } sink { cell: "LUT__3702" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i9" port: "O" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[8]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__3700" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__3702" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i10" port: "O" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i10" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__3700" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__3701" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__3704" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__4022" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i11" port: "O" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[10]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i11" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__3703" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i12" port: "O" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[11]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_17/i12" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__3703" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i2" port: "O" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[1]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i2" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__4024" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i3" port: "O" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i3" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__4025" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i4" port: "O" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[3]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i4" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__4025" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i5" port: "O" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "I[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[4]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i5" port: "I[0]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__4025" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i6" port: "O" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[5]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i6" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__3705" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__4025" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i7" port: "O" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[6]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i7" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__3705" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__4026" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i8" port: "O" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[7]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i8" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[7]~FF" port: "O_seq" } sink { cell: "LUT__3705" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[7]~FF" port: "O_seq" } sink { cell: "LUT__4026" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i9" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i9" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__3706" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__4027" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__4029" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i10" port: "O" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i10" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__3706" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__4027" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__4030" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i11" port: "O" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i11" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__3706" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__4027" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__4030" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i12" port: "O" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i12" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__3704" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__4027" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__4030" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[1]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[1]~FF" port: "O_seq" } sink { cell: "LUT__3725" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[1]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[2]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[2]~FF" port: "O_seq" } sink { cell: "LUT__3725" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[2]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[3]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[3]~FF" port: "O_seq" } sink { cell: "LUT__3725" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[3]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[4]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[4]~FF" port: "O_seq" } sink { cell: "LUT__3724" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[4]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[5]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[5]~FF" port: "O_seq" } sink { cell: "LUT__3724" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[5]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[6]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[6]~FF" port: "O_seq" } sink { cell: "LUT__3724" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[6]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[7]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[7]~FF" port: "O_seq" } sink { cell: "LUT__3724" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "clk_12M_i" port: "inpad" } sink { cell: "CLKBUF__1" port: "IO_in" } delay_max: 4658 delay_min: 0  }
route { driver { cell: "Axi_Clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_slowclk" port: "inpad" } sink { cell: "CLKBUF__2" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk" port: "inpad" } sink { cell: "tx_fastclk~CLKBUF" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PllLocked[1]" port: "inpad" } sink { cell: "LUT__3727" port: "I[0]" } delay_max: 2696 delay_min: 0  }
route { driver { cell: "PllLocked[0]" port: "inpad" } sink { cell: "LUT__3727" port: "I[1]" } delay_max: 5243 delay_min: 0  }
route { driver { cell: "LUT__4122" port: "O" } sink { cell: "DdrCtrl_CFG_SEQ_RST" port: "outpad" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3685" port: "O" } sink { cell: "DdrCtrl_AVALID_0" port: "outpad" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[127]" port: "outpad" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[126]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[125]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[124]" port: "outpad" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[123]" port: "outpad" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[122]" port: "outpad" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[121]" port: "outpad" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[120]" port: "outpad" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[119]" port: "outpad" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[118]" port: "outpad" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[117]" port: "outpad" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[116]" port: "outpad" } delay_max: 2190 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[115]" port: "outpad" } delay_max: 1513 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[114]" port: "outpad" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[113]" port: "outpad" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[112]" port: "outpad" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[111]" port: "outpad" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[110]" port: "outpad" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[109]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[108]" port: "outpad" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[107]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[106]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[105]" port: "outpad" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[104]" port: "outpad" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[103]" port: "outpad" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[102]" port: "outpad" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[101]" port: "outpad" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[100]" port: "outpad" } delay_max: 1772 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[99]" port: "outpad" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[98]" port: "outpad" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[97]" port: "outpad" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[96]" port: "outpad" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[95]" port: "outpad" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[94]" port: "outpad" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[93]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[92]" port: "outpad" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[91]" port: "outpad" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[90]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[89]" port: "outpad" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[88]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[87]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[86]" port: "outpad" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[85]" port: "outpad" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[84]" port: "outpad" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[83]" port: "outpad" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[82]" port: "outpad" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[81]" port: "outpad" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[80]" port: "outpad" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[79]" port: "outpad" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[78]" port: "outpad" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[77]" port: "outpad" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[76]" port: "outpad" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[75]" port: "outpad" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[74]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[73]" port: "outpad" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[72]" port: "outpad" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[71]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[70]" port: "outpad" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[69]" port: "outpad" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[68]" port: "outpad" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[67]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[66]" port: "outpad" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[65]" port: "outpad" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[64]" port: "outpad" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[63]" port: "outpad" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[62]" port: "outpad" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[61]" port: "outpad" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[60]" port: "outpad" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[59]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[58]" port: "outpad" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[57]" port: "outpad" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[56]" port: "outpad" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[55]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[54]" port: "outpad" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[53]" port: "outpad" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[52]" port: "outpad" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[51]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[50]" port: "outpad" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[49]" port: "outpad" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[48]" port: "outpad" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[47]" port: "outpad" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[46]" port: "outpad" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[45]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[44]" port: "outpad" } delay_max: 1521 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[43]" port: "outpad" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[42]" port: "outpad" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[41]" port: "outpad" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[40]" port: "outpad" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[39]" port: "outpad" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[38]" port: "outpad" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[37]" port: "outpad" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[36]" port: "outpad" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[35]" port: "outpad" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[34]" port: "outpad" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[33]" port: "outpad" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[32]" port: "outpad" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[31]" port: "outpad" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[30]" port: "outpad" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[29]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[28]" port: "outpad" } delay_max: 1521 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[27]" port: "outpad" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[26]" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[25]" port: "outpad" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[24]" port: "outpad" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[23]" port: "outpad" } delay_max: 819 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[22]" port: "outpad" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[21]" port: "outpad" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[20]" port: "outpad" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[19]" port: "outpad" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[18]" port: "outpad" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[17]" port: "outpad" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[16]" port: "outpad" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[15]" port: "outpad" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[14]" port: "outpad" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[13]" port: "outpad" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[12]" port: "outpad" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[11]" port: "outpad" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[10]" port: "outpad" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[9]" port: "outpad" } delay_max: 1521 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[8]" port: "outpad" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[7]" port: "outpad" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[6]" port: "outpad" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[5]" port: "outpad" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[4]" port: "outpad" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[3]" port: "outpad" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[2]" port: "outpad" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[1]" port: "outpad" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[0]" port: "outpad" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "LUT__3695" port: "O" } sink { cell: "DdrCtrl_WLAST_0" port: "outpad" } delay_max: 819 delay_min: 0  }
route { driver { cell: "DdrCtrl_WREADY_0" port: "inpad" } sink { cell: "LUT__3690" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "DdrCtrl_WREADY_0" port: "inpad" } sink { cell: "LUT__3691" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "DdrCtrl_WREADY_0" port: "inpad" } sink { cell: "LUT__3757" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3686" port: "O" } sink { cell: "DdrCtrl_BREADY_0" port: "outpad" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3686" port: "O" } sink { cell: "LUT__3687" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3686" port: "O" } sink { cell: "LUT__3985" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3708" port: "O" } sink { cell: "lvds_tx0_DATA[3]" port: "outpad" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3709" port: "O" } sink { cell: "lvds_tx0_DATA[2]" port: "outpad" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__3710" port: "O" } sink { cell: "lvds_tx0_DATA[1]" port: "outpad" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "LUT__3711" port: "O" } sink { cell: "lvds_tx1_DATA[5]" port: "outpad" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__3712" port: "O" } sink { cell: "lvds_tx1_DATA[4]" port: "outpad" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__3713" port: "O" } sink { cell: "lvds_tx1_DATA[3]" port: "outpad" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__3714" port: "O" } sink { cell: "lvds_tx1_DATA[2]" port: "outpad" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3715" port: "O" } sink { cell: "lvds_tx2_DATA[5]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3716" port: "O" } sink { cell: "lvds_tx2_DATA[4]" port: "outpad" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3717" port: "O" } sink { cell: "lvds_tx2_DATA[3]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "lvds_tx2_DATA[0]" port: "outpad" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3708" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3709" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3710" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3711" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3712" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3713" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3714" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3715" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3716" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3717" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3718" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3719" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3720" port: "I[0]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3721" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3722" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3723" port: "I[0]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3888" port: "I[0]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "LUT__3707" port: "O" } sink { cell: "LUT__3937" port: "I[2]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "LUT__3718" port: "O" } sink { cell: "lvds_tx3_DATA[6]" port: "outpad" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__3719" port: "O" } sink { cell: "lvds_tx3_DATA[5]" port: "outpad" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3720" port: "O" } sink { cell: "lvds_tx3_DATA[4]" port: "outpad" } delay_max: 1798 delay_min: 0  }
route { driver { cell: "LUT__3721" port: "O" } sink { cell: "lvds_tx3_DATA[3]" port: "outpad" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__3722" port: "O" } sink { cell: "lvds_tx3_DATA[2]" port: "outpad" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3723" port: "O" } sink { cell: "lvds_tx3_DATA[1]" port: "outpad" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "LUT__3750" port: "O" } sink { cell: "u_VsyHsyGenerator/add_24/i1" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i1" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i1" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i1" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i11" port: "cout" } sink { cell: "u_lcd_driver/add_17/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i10" port: "cout" } sink { cell: "u_lcd_driver/add_17/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i9" port: "cout" } sink { cell: "u_lcd_driver/add_17/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i8" port: "cout" } sink { cell: "u_lcd_driver/add_17/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i7" port: "cout" } sink { cell: "u_lcd_driver/add_17/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i6" port: "cout" } sink { cell: "u_lcd_driver/add_17/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i5" port: "cout" } sink { cell: "u_lcd_driver/add_17/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i4" port: "cout" } sink { cell: "u_lcd_driver/add_17/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i3" port: "cout" } sink { cell: "u_lcd_driver/add_17/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_17/i2" port: "cout" } sink { cell: "u_lcd_driver/add_17/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i11" port: "cout" } sink { cell: "u_lcd_driver/add_7/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i10" port: "cout" } sink { cell: "u_lcd_driver/add_7/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i9" port: "cout" } sink { cell: "u_lcd_driver/add_7/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i8" port: "cout" } sink { cell: "u_lcd_driver/add_7/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i7" port: "cout" } sink { cell: "u_lcd_driver/add_7/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i6" port: "cout" } sink { cell: "u_lcd_driver/add_7/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i5" port: "cout" } sink { cell: "u_lcd_driver/add_7/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i4" port: "cout" } sink { cell: "u_lcd_driver/add_7/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i3" port: "cout" } sink { cell: "u_lcd_driver/add_7/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i2" port: "cout" } sink { cell: "u_lcd_driver/add_7/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "O" } sink { cell: "LUT__3858" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "O" } sink { cell: "LUT__3858" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "O" } sink { cell: "LUT__3856" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "O" } sink { cell: "LUT__3856" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "O" } sink { cell: "LUT__3857" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "O" } sink { cell: "LUT__3857" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "O" } sink { cell: "LUT__3857" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i9" port: "O" } sink { cell: "LUT__3860" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "O" } sink { cell: "LUT__3860" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "O" } sink { cell: "LUT__3860" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "O" } sink { cell: "LUT__3758" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "O" } sink { cell: "LUT__3760" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "O" } sink { cell: "LUT__3760" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "O" } sink { cell: "LUT__3758" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__3760" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "O" } sink { cell: "LUT__3758" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "O" } sink { cell: "LUT__3758" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "O" } sink { cell: "LUT__3760" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "O" } sink { cell: "LUT__3759" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" } sink { cell: "LUT__3759" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i2" port: "cout" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_axi4_ctrl/sub_21/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" } sink { cell: "LUT__3759" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i4" port: "cout" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/sub_21/add_2/i3" port: "cout" } sink { cell: "u_axi4_ctrl/sub_21/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i9" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "O" } sink { cell: "LUT__3857" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i8" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i7" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i6" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i5" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i4" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i3" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_39/i2" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_39/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i10" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i9" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i8" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i7" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i6" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i5" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i4" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i3" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_31/i2" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_31/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i9" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i8" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i7" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i6" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i5" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i4" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i3" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_VsyHsyGenerator/add_24/i2" port: "cout" } sink { cell: "u_VsyHsyGenerator/add_24/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__3778" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12" port: "WDATA[0]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "LUT__3778" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12" port: "WDATA[0]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "LUT__3778" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1" port: "WDATA[0]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "LUT__3778" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12" port: "WDATA[0]" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "LUT__3850" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12" port: "WDATA[0]" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "LUT__3850" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12" port: "WDATA[0]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "LUT__3850" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[0]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "LUT__3850" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12" port: "WDATA[0]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "LUT__3850" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[0]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "LUT__3850" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12" port: "WDATA[0]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "LUT__3875" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "LUT__3875" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[0]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "LUT__3875" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12" port: "WDATA[0]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "LUT__3876" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__3876" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3876" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__3715" port: "I[1]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[11]" } sink { cell: "LUT__3716" port: "I[1]" } delay_max: 1599 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__3723" port: "I[1]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[11]" } sink { cell: "LUT__3711" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__3712" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[11]" } sink { cell: "LUT__3713" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__3721" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[11]" } sink { cell: "LUT__3708" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__3709" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[11]" } sink { cell: "LUT__3710" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[10]" } sink { cell: "LUT__3718" port: "I[1]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[11]" } sink { cell: "LUT__3719" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__3714" port: "I[1]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[11]" } sink { cell: "LUT__3720" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__3717" port: "I[1]" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__3722" port: "I[1]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "LUT__3688" port: "O" } sink { cell: "LUT__3690" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3690" port: "O" } sink { cell: "LUT__3695" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3691" port: "O" } sink { cell: "LUT__3692" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3692" port: "O" } sink { cell: "LUT__3695" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3692" port: "O" } sink { cell: "LUT__3855" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3698" port: "O" } sink { cell: "LUT__3699" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3699" port: "O" } sink { cell: "LUT__3707" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3701" port: "O" } sink { cell: "LUT__3707" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3702" port: "O" } sink { cell: "LUT__3704" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3702" port: "O" } sink { cell: "LUT__4021" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3703" port: "O" } sink { cell: "LUT__3704" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3703" port: "O" } sink { cell: "LUT__3839" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3703" port: "O" } sink { cell: "LUT__4022" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3704" port: "O" } sink { cell: "LUT__3707" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__3705" port: "O" } sink { cell: "LUT__3706" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__3706" port: "O" } sink { cell: "LUT__3707" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3728" port: "O" } sink { cell: "LUT__3732" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3729" port: "O" } sink { cell: "LUT__3732" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3730" port: "O" } sink { cell: "LUT__3732" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3731" port: "O" } sink { cell: "LUT__3732" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3732" port: "O" } sink { cell: "LUT__3734" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3733" port: "O" } sink { cell: "LUT__3734" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3737" port: "O" } sink { cell: "LUT__3739" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3738" port: "O" } sink { cell: "LUT__3739" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3738" port: "O" } sink { cell: "LUT__3755" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3738" port: "O" } sink { cell: "LUT__3778" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3741" port: "O" } sink { cell: "LUT__3745" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3741" port: "O" } sink { cell: "LUT__3749" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3741" port: "O" } sink { cell: "LUT__3769" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3741" port: "O" } sink { cell: "LUT__3776" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3741" port: "O" } sink { cell: "LUT__3873" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3742" port: "O" } sink { cell: "LUT__3745" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3742" port: "O" } sink { cell: "LUT__3749" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3742" port: "O" } sink { cell: "LUT__3772" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3742" port: "O" } sink { cell: "LUT__3776" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3743" port: "O" } sink { cell: "LUT__3745" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3743" port: "O" } sink { cell: "LUT__3750" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3744" port: "O" } sink { cell: "LUT__3745" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3747" port: "O" } sink { cell: "LUT__3749" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3747" port: "O" } sink { cell: "LUT__3770" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3747" port: "O" } sink { cell: "LUT__3873" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3748" port: "O" } sink { cell: "LUT__3749" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3748" port: "O" } sink { cell: "LUT__3772" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3749" port: "O" } sink { cell: "LUT__3750" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3749" port: "O" } sink { cell: "LUT__3756" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3752" port: "O" } sink { cell: "LUT__3753" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3753" port: "O" } sink { cell: "LUT__3756" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3754" port: "O" } sink { cell: "LUT__3755" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3755" port: "O" } sink { cell: "LUT__3756" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3758" port: "O" } sink { cell: "LUT__3759" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3759" port: "O" } sink { cell: "LUT__3761" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3760" port: "O" } sink { cell: "LUT__3761" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3761" port: "O" } sink { cell: "LUT__3762" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3761" port: "O" } sink { cell: "LUT__3896" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3763" port: "O" } sink { cell: "LUT__3764" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3763" port: "O" } sink { cell: "LUT__3766" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3764" port: "O" } sink { cell: "LUT__3767" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3764" port: "O" } sink { cell: "LUT__3872" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3765" port: "O" } sink { cell: "LUT__3766" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3766" port: "O" } sink { cell: "LUT__3767" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3766" port: "O" } sink { cell: "LUT__3872" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3767" port: "O" } sink { cell: "LUT__3778" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3767" port: "O" } sink { cell: "LUT__3850" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3768" port: "O" } sink { cell: "LUT__3769" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3768" port: "O" } sink { cell: "LUT__3772" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3769" port: "O" } sink { cell: "LUT__3771" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3770" port: "O" } sink { cell: "LUT__3771" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3770" port: "O" } sink { cell: "LUT__3849" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3771" port: "O" } sink { cell: "LUT__3778" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3771" port: "O" } sink { cell: "LUT__3850" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3772" port: "O" } sink { cell: "LUT__3777" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3772" port: "O" } sink { cell: "LUT__3874" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3773" port: "O" } sink { cell: "LUT__3774" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3774" port: "O" } sink { cell: "LUT__3777" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3774" port: "O" } sink { cell: "LUT__3875" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3775" port: "O" } sink { cell: "LUT__3776" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3776" port: "O" } sink { cell: "LUT__3777" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3776" port: "O" } sink { cell: "LUT__3874" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3777" port: "O" } sink { cell: "LUT__3778" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3777" port: "O" } sink { cell: "LUT__3850" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3779" port: "O" } sink { cell: "LUT__3785" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3780" port: "O" } sink { cell: "LUT__3784" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3781" port: "O" } sink { cell: "LUT__3784" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3782" port: "O" } sink { cell: "LUT__3784" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3783" port: "O" } sink { cell: "LUT__3784" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3784" port: "O" } sink { cell: "LUT__3785" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3787" port: "O" } sink { cell: "LUT__3789" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3788" port: "O" } sink { cell: "LUT__3789" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3838" port: "O" } sink { cell: "LUT__3839" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3846" port: "O" } sink { cell: "LUT__3848" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3847" port: "O" } sink { cell: "LUT__3848" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3848" port: "O" } sink { cell: "LUT__3849" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3849" port: "O" } sink { cell: "LUT__3850" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3849" port: "O" } sink { cell: "LUT__3875" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3853" port: "O" } sink { cell: "LUT__3855" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3854" port: "O" } sink { cell: "LUT__3855" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3856" port: "O" } sink { cell: "LUT__3858" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3857" port: "O" } sink { cell: "LUT__3858" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3858" port: "O" } sink { cell: "LUT__3862" port: "I[1]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "LUT__3858" port: "O" } sink { cell: "LUT__3870" port: "I[0]" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "LUT__3859" port: "O" } sink { cell: "LUT__3860" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3859" port: "O" } sink { cell: "LUT__3870" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3861" port: "O" } sink { cell: "LUT__3862" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3863" port: "O" } sink { cell: "LUT__3867" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3865" port: "O" } sink { cell: "LUT__3867" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3865" port: "O" } sink { cell: "LUT__4016" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3872" port: "O" } sink { cell: "LUT__3875" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3872" port: "O" } sink { cell: "LUT__3876" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3873" port: "O" } sink { cell: "LUT__3874" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3874" port: "O" } sink { cell: "LUT__3875" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3874" port: "O" } sink { cell: "LUT__3876" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3882" port: "O" } sink { cell: "LUT__3883" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3883" port: "O" } sink { cell: "LUT__3887" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3884" port: "O" } sink { cell: "LUT__3887" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3885" port: "O" } sink { cell: "LUT__3887" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3886" port: "O" } sink { cell: "LUT__3887" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3887" port: "O" } sink { cell: "LUT__3888" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3887" port: "O" } sink { cell: "LUT__3937" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__3889" port: "O" } sink { cell: "LUT__3892" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3890" port: "O" } sink { cell: "LUT__3892" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3891" port: "O" } sink { cell: "LUT__3892" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3892" port: "O" } sink { cell: "LUT__3895" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3893" port: "O" } sink { cell: "LUT__3894" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3894" port: "O" } sink { cell: "LUT__3895" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__4020" port: "O" } sink { cell: "LUT__4021" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__4021" port: "O" } sink { cell: "LUT__4022" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__4024" port: "O" } sink { cell: "LUT__4028" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__4024" port: "O" } sink { cell: "LUT__4029" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__4025" port: "O" } sink { cell: "LUT__4028" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__4025" port: "O" } sink { cell: "LUT__4029" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__4026" port: "O" } sink { cell: "LUT__4028" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__4026" port: "O" } sink { cell: "LUT__4029" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__4027" port: "O" } sink { cell: "LUT__4028" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__4029" port: "O" } sink { cell: "LUT__4030" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~12~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~18~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~24~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~30~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~36~1" port: "outpad" } delay_max: 0 delay_min: 0  }
