// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "06/24/2023 18:05:14"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    iddisplay_1
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module iddisplay_1_vlg_sample_tst(
	clk,
	sampler_tx
);
input  clk;
output sampler_tx;

reg sample;
time current_time;
always @(clk)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module iddisplay_1_vlg_check_tst (
	A,
	B,
	C,
	D,
	E,
	F,
	G,
	H1,
	H2,
	H3,
	H4,
	L1,
	L2,
	L3,
	L4,
	OutCLK,
	sampler_rx
);
input  A;
input  B;
input  C;
input  D;
input  E;
input  F;
input  G;
input  H1;
input  H2;
input  H3;
input  H4;
input  L1;
input  L2;
input  L3;
input  L4;
input  OutCLK;
input sampler_rx;

reg  A_expected;
reg  B_expected;
reg  C_expected;
reg  D_expected;
reg  E_expected;
reg  F_expected;
reg  G_expected;
reg  H1_expected;
reg  H2_expected;
reg  H3_expected;
reg  H4_expected;
reg  L1_expected;
reg  L2_expected;
reg  L3_expected;
reg  L4_expected;
reg  OutCLK_expected;

reg  A_prev;
reg  B_prev;
reg  C_prev;
reg  D_prev;
reg  E_prev;
reg  F_prev;
reg  G_prev;
reg  H1_prev;
reg  H2_prev;
reg  H3_prev;
reg  H4_prev;
reg  L1_prev;
reg  L2_prev;
reg  L3_prev;
reg  L4_prev;
reg  OutCLK_prev;

reg  OutCLK_expected_prev;

reg  last_OutCLK_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:16] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 16'b1;
end

// update real /o prevs

always @(trigger)
begin
	A_prev = A;
	B_prev = B;
	C_prev = C;
	D_prev = D;
	E_prev = E;
	F_prev = F;
	G_prev = G;
	H1_prev = H1;
	H2_prev = H2;
	H3_prev = H3;
	H4_prev = H4;
	L1_prev = L1;
	L2_prev = L2;
	L3_prev = L3;
	L4_prev = L4;
	OutCLK_prev = OutCLK;
end

// update expected /o prevs

always @(trigger)
begin
	OutCLK_expected_prev = OutCLK_expected;
end



// expected OutCLK
initial
begin
	OutCLK_expected = 1'bX;
end 
// generate trigger
always @(A_expected or A or B_expected or B or C_expected or C or D_expected or D or E_expected or E or F_expected or F or G_expected or G or H1_expected or H1 or H2_expected or H2 or H3_expected or H3 or H4_expected or H4 or L1_expected or L1 or L2_expected or L2 or L3_expected or L3 or L4_expected or L4 or OutCLK_expected or OutCLK)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected A = %b | expected B = %b | expected C = %b | expected D = %b | expected E = %b | expected F = %b | expected G = %b | expected H1 = %b | expected H2 = %b | expected H3 = %b | expected H4 = %b | expected L1 = %b | expected L2 = %b | expected L3 = %b | expected L4 = %b | expected OutCLK = %b | ",A_expected_prev,B_expected_prev,C_expected_prev,D_expected_prev,E_expected_prev,F_expected_prev,G_expected_prev,H1_expected_prev,H2_expected_prev,H3_expected_prev,H4_expected_prev,L1_expected_prev,L2_expected_prev,L3_expected_prev,L4_expected_prev,OutCLK_expected_prev);
	$display("| real A = %b | real B = %b | real C = %b | real D = %b | real E = %b | real F = %b | real G = %b | real H1 = %b | real H2 = %b | real H3 = %b | real H4 = %b | real L1 = %b | real L2 = %b | real L3 = %b | real L4 = %b | real OutCLK = %b | ",A_prev,B_prev,C_prev,D_prev,E_prev,F_prev,G_prev,H1_prev,H2_prev,H3_prev,H4_prev,L1_prev,L2_prev,L3_prev,L4_prev,OutCLK_prev);
`endif
	if (
		( OutCLK_expected_prev !== 1'bx ) && ( OutCLK_prev !== OutCLK_expected_prev )
		&& ((OutCLK_expected_prev !== last_OutCLK_exp) ||
			on_first_change[16])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OutCLK :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OutCLK_expected_prev);
		$display ("     Real value = %b", OutCLK_prev);
		nummismatches = nummismatches + 1;
		on_first_change[16] = 1'b0;
		last_OutCLK_exp = OutCLK_expected_prev;
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module iddisplay_1_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk;
// wires                                               
wire A;
wire B;
wire C;
wire D;
wire E;
wire F;
wire G;
wire H1;
wire H2;
wire H3;
wire H4;
wire L1;
wire L2;
wire L3;
wire L4;
wire OutCLK;

wire sampler;                             

// assign statements (if any)                          
iddisplay_1 i1 (
// port map - connection between master ports and signals/registers   
	.A(A),
	.B(B),
	.C(C),
	.clk(clk),
	.D(D),
	.E(E),
	.F(F),
	.G(G),
	.H1(H1),
	.H2(H2),
	.H3(H3),
	.H4(H4),
	.L1(L1),
	.L2(L2),
	.L3(L3),
	.L4(L4),
	.OutCLK(OutCLK)
);

// clk
always
begin
	clk = 1'b0;
	clk = #5000 1'b1;
	#5000;
end 

iddisplay_1_vlg_sample_tst tb_sample (
	.clk(clk),
	.sampler_tx(sampler)
);

iddisplay_1_vlg_check_tst tb_out(
	.A(A),
	.B(B),
	.C(C),
	.D(D),
	.E(E),
	.F(F),
	.G(G),
	.H1(H1),
	.H2(H2),
	.H3(H3),
	.H4(H4),
	.L1(L1),
	.L2(L2),
	.L3(L3),
	.L4(L4),
	.OutCLK(OutCLK),
	.sampler_rx(sampler)
);
endmodule

