/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2020-2020. All rights reserved.
 * Description: kirin970 tzpc configure
 * Author: security-ap
 * Create: 2020-11-14
 */

#ifndef __TZPC_CFG_KIRIN970__
#define __TZPC_CFG_KIRIN970__

int tzpc_link[] = {
	INVALID_ID,
	INVALID_ID,
	INVALID_ID,
	TZPC_SLAVE_I2C_3,
	TZPC_SLAVE_I2C_4,
	INVALID_ID,
	TZPC_SLAVE_SPI_1,
	TZPC_SLAVE_GPIO_0,
	TZPC_SLAVE_GPIO_1,
	TZPC_SLAVE_GPIO_2,
	TZPC_SLAVE_GPIO_3,
	TZPC_SLAVE_GPIO_4,
	TZPC_SLAVE_GPIO_5,
	TZPC_SLAVE_GPIO_6,
	TZPC_SLAVE_GPIO_7,
	TZPC_SLAVE_GPIO_8,
	TZPC_SLAVE_GPIO_9,
	TZPC_SLAVE_GPIO_10,
	TZPC_SLAVE_GPIO_11,
	TZPC_SLAVE_GPIO_12,
	TZPC_SLAVE_GPIO_13,
	TZPC_SLAVE_GPIO_14,
	TZPC_SLAVE_GPIO_15,
	TZPC_SLAVE_GPIO_16,
	TZPC_SLAVE_GPIO_17,
	TZPC_SLAVE_GPIO_18,
	TZPC_SLAVE_GPIO_19,
	TZPC_SLAVE_GPIO_20,
	TZPC_SLAVE_GPIO_21,
	TZPC_SLAVE_GPIO_22,
	TZPC_SLAVE_GPIO_23,
	TZPC_SLAVE_GPIO_24,
	TZPC_SLAVE_GPIO_25,
	TZPC_SLAVE_GPIO_26,
	TZPC_SLAVE_GPIO_27,
	TZPC_SLAVE_GPIO_28,
	TZPC_SLAVE_GPIO0_SE,
	TZPC_SLAVE_GPIO_1_SE,
	TZPC_SLAVE_I2C_7,
	TZPC_SLAVE_SPI_4,
	TZPC_SLAVE_SPI_3,
};

TZPC_BIT_DEF tzpc_tbl[] = {
	/*0 */
	{TZPC_SLAVE_EFUSEC, TZPC_TABLE_PERI, 0, 0, TZPC_SEC},
	{TZPC_SLAVE_RTC_0, TZPC_TABLE_PERI, 0, 1, TZPC_UNSEC},
	{TZPC_SLAVE_RTC_1, TZPC_TABLE_PERI, 0, 2, TZPC_SEC},
	{TZPC_SLAVE_SCI_0, TZPC_TABLE_PERI, 0, 3, TZPC_SEC},
	{TZPC_SLAVE_SCI_1, TZPC_TABLE_PERI, 0, 4, TZPC_SEC},
	{TZPC_SLAVE_SYSCNT, TZPC_TABLE_PERI, 0, 5, TZPC_UNSEC},
	{TZPC_SLAVE_SCTRL_0, TZPC_TABLE_PERI, 0, 6, TZPC_UNSEC},
	{TZPC_SLAVE_SCTRL_1, TZPC_TABLE_PERI, 0, 7, TZPC_SEC},
	{TZPC_SLAVE_SCTRL_ASP, TZPC_TABLE_PERI, 0, 8, TZPC_SEC},
	{TZPC_SLAVE_SYSCTRL_SENSOR_SUB, TZPC_TABLE_PERI, 0, 9, TZPC_SEC},
	{TZPC_SLAVE_SCTRL_HISEE, TZPC_TABLE_PERI, 0, 10, TZPC_SEC},
	{TZPC_SLAVE_SCTRL_OCB, TZPC_TABLE_PERI, 0, 11, TZPC_SEC},
	{TZPC_SLAVE_GPIO_22, TZPC_TABLE_PERI, 0, 12, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_23, TZPC_TABLE_PERI, 0, 13, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_24, TZPC_TABLE_PERI, 0, 14, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_25, TZPC_TABLE_PERI, 0, 15, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_26, TZPC_TABLE_PERI, 0, 16, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_27, TZPC_TABLE_PERI, 0, 17, TZPC_UNSEC},
	{TZPC_SLAVE_AO_IOC, TZPC_TABLE_PERI, 0, 18, TZPC_UNSEC},
	{TZPC_SLAVE_AO_IOC_GPIO, TZPC_TABLE_PERI, 0, 19, TZPC_SEC},
	{TZPC_SLAVE_BB_DRX, TZPC_TABLE_PERI, 0, 20, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_0, TZPC_TABLE_PERI, 0, 21, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_1, TZPC_TABLE_PERI, 0, 22, TZPC_SEC},
	{TZPC_SLAVE_TIMER_2, TZPC_TABLE_PERI, 0, 23, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_3, TZPC_TABLE_PERI, 0, 24, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_4, TZPC_TABLE_PERI, 0, 25, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_5, TZPC_TABLE_PERI, 0, 26, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_6, TZPC_TABLE_PERI, 0, 27, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_7, TZPC_TABLE_PERI, 0, 28, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_8, TZPC_TABLE_PERI, 0, 29, TZPC_UNSEC},
	{TZPC_SLAVE_MMBUF, TZPC_TABLE_PERI, 0, 30, TZPC_UNSEC},
	{TZPC_SLAVE_ASC, TZPC_TABLE_PERI, 0, 31, TZPC_SEC},
	/*1 */
	{TZPC_SLAVE_TIMER_9, TZPC_TABLE_PERI, 1, 2, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_10, TZPC_TABLE_PERI, 1, 3, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_11, TZPC_TABLE_PERI, 1, 4, TZPC_UNSEC},
	{TZPC_SLAVE_TIMER_12, TZPC_TABLE_PERI, 1, 5, TZPC_UNSEC},
	{TZPC_SLAVE_PCTRL_0, TZPC_TABLE_PERI, 1, 6, TZPC_UNSEC},
	{TZPC_SLAVE_PCTRL_1, TZPC_TABLE_PERI, 1, 7, TZPC_UNSEC},
	{TZPC_SLAVE_PCTRL_2, TZPC_TABLE_PERI, 1, 8, TZPC_UNSEC},
	{TZPC_SLAVE_PCTRL_3, TZPC_TABLE_PERI, 1, 9, TZPC_SEC},
	{TZPC_SLAVE_PWM, TZPC_TABLE_PERI, 1, 10, TZPC_UNSEC},
	{TZPC_SLAVE_WDG_0, TZPC_TABLE_PERI, 1, 12, TZPC_UNSEC},
	{TZPC_SLAVE_WDG_1, TZPC_TABLE_PERI, 1, 13, TZPC_SEC},
	{TZPC_SLAVE_GPIO_0, TZPC_TABLE_PERI, 1, 14, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_1, TZPC_TABLE_PERI, 1, 15, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_2, TZPC_TABLE_PERI, 1, 16, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_3, TZPC_TABLE_PERI, 1, 17, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_4, TZPC_TABLE_PERI, 1, 18, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_5, TZPC_TABLE_PERI, 1, 19, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_6, TZPC_TABLE_PERI, 1, 20, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_7, TZPC_TABLE_PERI, 1, 21, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_8, TZPC_TABLE_PERI, 1, 22, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_9, TZPC_TABLE_PERI, 1, 23, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_10, TZPC_TABLE_PERI, 1, 24, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_11, TZPC_TABLE_PERI, 1, 25, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_12, TZPC_TABLE_PERI, 1, 26, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_13, TZPC_TABLE_PERI, 1, 27, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_14, TZPC_TABLE_PERI, 1, 28, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_15, TZPC_TABLE_PERI, 1, 29, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_16, TZPC_TABLE_PERI, 1, 30, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_17, TZPC_TABLE_PERI, 1, 31, TZPC_UNSEC},
	/*2 */
	{TZPC_SLAVE_GPIO_20, TZPC_TABLE_PERI, 2, 2, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_21, TZPC_TABLE_PERI, 2, 3, TZPC_UNSEC},
	{TZPC_SLAVE_LOAD_MONITOR, TZPC_TABLE_PERI, 2, 4, TZPC_UNSEC},
	{TZPC_SLAVE_CTF, TZPC_TABLE_PERI, 2, 5, TZPC_SEC},
	{TZPC_SLAVE_GPIO0_SE, TZPC_TABLE_PERI, 2, 6, TZPC_SEC},
	{TZPC_SLAVE_ATGC, TZPC_TABLE_PERI, 2, 7, TZPC_SEC},
	/*{TZPC_SLAVE_G3D_FW_EN, TZPC_TABLE_PERI, 2, 16, TZPC_UNSEC},*/        /*firewall*/
    /*{TZPC_SLAVE_G3D_FW_ERR_RSP, TZPC_TABLE_PERI, 2, 17, TZPC_UNSEC},*/   /*firewall*/
	{TZPC_SLAVE_G3D, TZPC_TABLE_PERI, 2, 18, TZPC_UNSEC},	/*firewall */

	/*3 */
	/*{TZPC_SLAVE_PCIE_FW_EN, TZPC_TABLE_PERI, 3, 8, TZPC_UNSEC},*/         /*firewall*/
	/*{TZPC_SLAVE_PCIE_ERR_RSP, TZPC_TABLE_PERI, 3, 9, TZPC_UNSEC},*/      /*firewall*/
	{TZPC_SLAVE_PCIE, TZPC_TABLE_PERI, 3, 10, TZPC_UNSEC},	/*firewall */
	/*{TZPC_SLAVE_HKMEM_FW_EN, TZPC_TABLE_PERI, 3, 16, TZPC_UNSEC},*/       /*firewall*/
	/*{TZPC_SLAVE_HKMEM_ERR_RSP, TZPC_TABLE_PERI, 3, 17, TZPC_UNSEC},*/    /*firewall*/
	{TZPC_SLAVE_HKMEM, TZPC_TABLE_PERI, 3, 18, TZPC_SEC},	/*firewall */
	{TZPC_SLAVE_GPIO0_EMMC, TZPC_TABLE_PERI, 3, 24, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO1_EMMC, TZPC_TABLE_PERI, 3, 25, TZPC_UNSEC},
	{TZPC_SLAVE_EMMC_51, TZPC_TABLE_PERI, 3, 26, TZPC_UNSEC},
	{TZPC_SLAVE_SD30, TZPC_TABLE_PERI, 3, 28, TZPC_UNSEC},
	{TZPC_SLAVE_SDIO, TZPC_TABLE_PERI, 3, 29, TZPC_UNSEC},
	{TZPC_SLAVE_DDRC_CFG, TZPC_TABLE_PERI, 3, 30, TZPC_SEC},
	/*4 */
	{TZPC_SLAVE_USB3OTG_INTERNEL, TZPC_TABLE_PERI, 4, 1, TZPC_UNSEC},
	{TZPC_SLAVE_USB3OTG_BC, TZPC_TABLE_PERI, 4, 2, TZPC_UNSEC},
	{TZPC_SLAVE_PERF_STAT, TZPC_TABLE_PERI, 4, 3, TZPC_UNSEC},
	{TZPC_SLAVE_IPCNS, TZPC_TABLE_PERI, 4, 5, TZPC_UNSEC},
	{TZPC_SLAVE_IPC, TZPC_TABLE_PERI, 4, 6, TZPC_SEC},
	{TZPC_SLAVE_IOC, TZPC_TABLE_PERI, 4, 7, TZPC_UNSEC},
	{TZPC_SLAVE_IOC_GPIO, TZPC_TABLE_PERI, 4, 8, TZPC_SEC},
	{TZPC_SLAVE_VCODECBUS, TZPC_TABLE_PERI, 4, 9, TZPC_UNSEC},
	{TZPC_SLAVE_HKADC_SSI, TZPC_TABLE_PERI, 4, 10, TZPC_UNSEC},
	{TZPC_SLAVE_CODEC_SSI, TZPC_TABLE_PERI, 4, 11, TZPC_UNSEC},
	{TZPC_SLAVE_IPC_MDM_S, TZPC_TABLE_PERI, 4, 12, TZPC_SEC},
	{TZPC_SLAVE_IPC_MDM, TZPC_TABLE_PERI, 4, 13, TZPC_UNSEC},
	{TZPC_SLAVE_UART_0, TZPC_TABLE_PERI, 4, 14, TZPC_UNSEC},
	{TZPC_SLAVE_UART_1, TZPC_TABLE_PERI, 4, 15, TZPC_UNSEC},
	{TZPC_SLAVE_UART_2, TZPC_TABLE_PERI, 4, 16, TZPC_UNSEC},
	{TZPC_SLAVE_UART_4, TZPC_TABLE_PERI, 4, 17, TZPC_UNSEC},
	{TZPC_SLAVE_UART_5, TZPC_TABLE_PERI, 4, 18, TZPC_UNSEC},
	{TZPC_SLAVE_SPI_1, TZPC_TABLE_PERI, 4, 19, TZPC_UNSEC},
	{TZPC_SLAVE_I2C_3, TZPC_TABLE_PERI, 4, 20, TZPC_UNSEC},
	{TZPC_SLAVE_I2C_4, TZPC_TABLE_PERI, 4, 21, TZPC_UNSEC},
	{TZPC_DDRC_SECURE_BOOT_LOCK, TZPC_TABLE_PERI, 4, 22, TZPC_SEC},
	{TZPC_SLAVE_SPI_4, TZPC_TABLE_PERI, 4, 25, TZPC_UNSEC},
	{TZPC_SLAVE_I2C_7, TZPC_TABLE_PERI, 4, 26, TZPC_UNSEC},
	{TZPC_SLAVE_UFS_SCTRL, TZPC_TABLE_PERI, 4, 28, TZPC_UNSEC},
	{TZPC_SLAVE_UFS, TZPC_TABLE_PERI, 4, 29, TZPC_UNSEC},
	{TZPC_SLAVE_MMC0_IOC, TZPC_TABLE_PERI, 4, 30, TZPC_UNSEC},
	{TZPC_SLAVE_MMC1_IOC, TZPC_TABLE_PERI, 4, 31, TZPC_UNSEC},
	/*5 */
	{TZPC_SLAVE_LPM3_PMUSSI1, TZPC_TABLE_PERI, 5, 0, TZPC_UNSEC},
	{TZPC_SLAVE_LPM3_TSENSORC, TZPC_TABLE_PERI, 5, 2, TZPC_UNSEC},
	{TZPC_SLAVE_LPM3_PMC, TZPC_TABLE_PERI, 5, 3, TZPC_UNSEC},
	{TZPC_SLAVE_LPM3_UART, TZPC_TABLE_PERI, 5, 4, TZPC_UNSEC},
	{TZPC_SLAVE_LPM3_PMUI2C, TZPC_TABLE_PERI, 5, 5, TZPC_UNSEC},
	{TZPC_SLAVE_LPM3_PMUSSI0, TZPC_TABLE_PERI, 5, 6, TZPC_UNSEC},
	{TZPC_SLAVE_CRG_1, TZPC_TABLE_PERI, 5, 7, TZPC_UNSEC},
	{TZPC_SLAVE_CRG_IVP, TZPC_TABLE_PERI, 5, 8, TZPC_SEC},
	{TZPC_SLAVE_CRG_ISP, TZPC_TABLE_PERI, 5, 9, TZPC_SEC},
	{TZPC_SLAVE_CRG_MDM, TZPC_TABLE_PERI, 5, 10, TZPC_SEC},
	{TZPC_SLAVE_CRG_5, TZPC_TABLE_PERI, 5, 11, TZPC_SEC},
	{TZPC_SLAVE_LPM3_WD, TZPC_TABLE_PERI, 5, 12, TZPC_UNSEC},
	{TZPC_SLAVE_LPM3_TIMER, TZPC_TABLE_PERI, 5, 13, TZPC_SEC},
	{TZPC_SLAVE_LPM3_CONFIG, TZPC_TABLE_PERI, 5, 14, TZPC_SEC},
	{TZPC_SLAVE_LPM3_NANDC, TZPC_TABLE_PERI, 5, 15, TZPC_SEC},
	{TZPC_SLAVE_LPM3_GNSPWM, TZPC_TABLE_PERI, 5, 16, TZPC_SEC},
	{TZPC_SLAVE_LPM3_RAM, TZPC_TABLE_PERI, 5, 17, TZPC_SEC},
	{TZPC_SLAVE_LPM3_PMUSSI2, TZPC_TABLE_PERI, 5, 18, TZPC_UNSEC},
	{TZPC_SLAVE_LPM3_PMUSSI0_RTC, TZPC_TABLE_PERI, 5, 19, TZPC_SEC},
	/*6 */
	{TZPC_MASTER_LPMCU, TZPC_TABLE_PERI, 6, 0, TZPC_SEC},
	{TZPC_MASTER_EMMC_51, TZPC_TABLE_PERI, 6, 3, TZPC_UNSEC},
	{TZPC_MASTER_SD3, TZPC_TABLE_PERI, 6, 5, TZPC_UNSEC},
	{TZPC_MASTER_SDIO_0, TZPC_TABLE_PERI, 6, 6, TZPC_UNSEC},
	{TZPC_MASTER_USB3OTG, TZPC_TABLE_PERI, 6, 8, TZPC_UNSEC},
	{TZPC_MASTER_G3D, TZPC_TABLE_PERI, 6, 9, TZPC_UNSEC},
	{TZPC_MASTER_PERF_STAT, TZPC_TABLE_PERI, 6, 18, TZPC_SEC},
	{TZPC_MASTER_IPF, TZPC_TABLE_PERI, 6, 19, TZPC_SEC},
	{TZPC_MASTER_PSAM, TZPC_TABLE_PERI, 6, 20, TZPC_SEC},
	{TZPC_MASTER_UFS, TZPC_TABLE_PERI, 6, 21, TZPC_UNSEC},
	{TZPC_MASTER_PCIE, TZPC_TABLE_PERI, 6, 22, TZPC_UNSEC},
	/*7 */
	{TZPC_SLAVE_PSAM_NS_REGION, TZPC_TABLE_PERI, 7, 0, TZPC_UNSEC},
	{TZPC_SLAVE_IPF_NS_REGION, TZPC_TABLE_PERI, 7, 1, TZPC_UNSEC},
	{TZPC_SLAVE_PSAM_S_REGION, TZPC_TABLE_PERI, 7, 2, TZPC_SEC},
	{TZPC_SLAVE_IPF_S_REGION, TZPC_TABLE_PERI, 7, 3, TZPC_SEC},
	{TZPC_SLAVE_GPIO_18, TZPC_TABLE_PERI, 7, 4, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_19, TZPC_TABLE_PERI, 7, 5, TZPC_UNSEC},
	{TZPC_SLAVE_SPI_3, TZPC_TABLE_PERI, 7, 6, TZPC_UNSEC},
	{TZPC_SLAVE_IOC_FIX, TZPC_TABLE_PERI, 7, 7, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_28, TZPC_TABLE_PERI, 7, 24, TZPC_UNSEC},
	{TZPC_SLAVE_GPIO_1_SE, TZPC_TABLE_PERI, 7, 25, TZPC_SEC},
	/*8 */
	/*{TZPC_SLAVE_VIVOBUS_FW_EN, TZPC_TABLE_PERI, 8, 0, TZPC_UNSEC},*/       /*firewall*/
	/*{TZPC_SLAVE_VIVOBUS_FW_ERR_RSP, TZPC_TABLE_PERI, 8, 1, TZPC_UNSEC},*/  /*firewall*/
	{TZPC_SLAVE_VIVOBUS, TZPC_TABLE_PERI, 8, 2, TZPC_UNSEC}	/*firewall */
};

#endif /* __TZPC_CFG_KIRIN970__ */


