Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date              : Wed Nov  3 16:55:44 2021
| Host              : andre running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                31742        0.011        0.000                      0                31742        3.500        0.000                       0                 11268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.024        0.000                      0                31478        0.011        0.000                      0                31478        3.500        0.000                       0                 11268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.993        0.000                      0                  264        0.129        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 4.961ns (50.908%)  route 4.784ns (49.092%))
  Logic Levels:           47  (CARRY8=31 LUT1=2 LUT2=6 LUT3=7 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.569ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.512ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.796     2.004    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/CLK
    DSP48E2_X4Y35        DSP_OUTPUT                                   r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[30])
                                                      0.223     2.227 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/DSP_OUTPUT_INST/P[30]
                         net (fo=20, routed)          0.353     2.580    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/P[10]
    SLICE_X54Y83         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.632 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_6__0/O
                         net (fo=1, routed)           0.016     2.648    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_6__0_n_0
    SLICE_X54Y83         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.220     2.868 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__0/CO[4]
                         net (fo=17, routed)          0.225     3.093    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[4]
    SLICE_X53Y83         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.216 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0/O
                         net (fo=1, routed)           0.021     3.237    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0_n_0
    SLICE_X53Y83         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     3.412 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__0/CO[7]
                         net (fo=17, routed)          0.261     3.673    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[3]
    SLICE_X52Y85         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.796 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_9__0/O
                         net (fo=1, routed)           0.007     3.803    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_9__0_n_0
    SLICE_X52Y85         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.956 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     3.982    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0_n_0
    SLICE_X52Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     4.046 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__0/CO[2]
                         net (fo=17, routed)          0.244     4.290    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[2]
    SLICE_X53Y84         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.341 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0/O
                         net (fo=1, routed)           0.025     4.366    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0_n_0
    SLICE_X53Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.529 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.555    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0_n_0
    SLICE_X53Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.639 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__0/CO[5]
                         net (fo=17, routed)          0.262     4.901    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[1]
    SLICE_X55Y86         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.050 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0/O
                         net (fo=1, routed)           0.008     5.058    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0_n_0
    SLICE_X55Y86         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.173 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     5.199    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0_n_0
    SLICE_X55Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.281 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__0/O[3]
                         net (fo=3, routed)           0.180     5.461    design_1_i/ddr_interface_0/inst/m_controller_n_509
    SLICE_X56Y88         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.584 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_8__0/O
                         net (fo=1, routed)           0.022     5.606    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_11__0[5]
    SLICE_X56Y88         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.765 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     5.791    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0_n_0
    SLICE_X56Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.847 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_2__0/O[0]
                         net (fo=17, routed)          0.261     6.108    design_1_i/ddr_interface_0/inst/m_controller_n_525
    SLICE_X57Y88         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     6.146 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_13__0/O
                         net (fo=1, routed)           0.013     6.159    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_11__0[0]
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.351 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.377    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0_n_0
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.433 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_2__0/O[0]
                         net (fo=17, routed)          0.257     6.690    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_13__0[0]
    SLICE_X58Y86         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.789 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0/O
                         net (fo=1, routed)           0.009     6.798    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0_n_0
    SLICE_X58Y86         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.952 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     6.978    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0_n_0
    SLICE_X58Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.993 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.019    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0_n_0
    SLICE_X58Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.075 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_2__0/O[0]
                         net (fo=17, routed)          0.299     7.374    design_1_i/ddr_interface_0/inst/m_controller_n_549
    SLICE_X57Y85         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     7.411 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_11__0/O
                         net (fo=1, routed)           0.021     7.432    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0_0[1]
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     7.593 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.619    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0_n_0
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.675 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_2__0/O[0]
                         net (fo=17, routed)          0.266     7.941    design_1_i/ddr_interface_0/inst/m_controller_n_569
    SLICE_X56Y85         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     8.029 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_10__0/O
                         net (fo=1, routed)           0.025     8.054    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[4]_i_11__0[1]
    SLICE_X56Y85         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.217 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     8.243    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0_n_0
    SLICE_X56Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.299 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_2__0/O[0]
                         net (fo=17, routed)          0.272     8.571    design_1_i/ddr_interface_0/inst/m_controller_n_582
    SLICE_X55Y83         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     8.670 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_17__0/O
                         net (fo=1, routed)           0.007     8.677    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[3]_i_19__0[2]
    SLICE_X55Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     8.830 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     8.856    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_5__0_n_0
    SLICE_X55Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.871 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     8.897    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0_n_0
    SLICE_X55Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.953 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_2__0/O[0]
                         net (fo=17, routed)          0.222     9.175    design_1_i/ddr_interface_0/inst/m_controller_n_595
    SLICE_X54Y87         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.300 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_12__0/O
                         net (fo=1, routed)           0.016     9.316    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_11__0[1]
    SLICE_X54Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.506 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     9.532    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0_n_0
    SLICE_X54Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.588 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_2__0/O[0]
                         net (fo=17, routed)          0.316     9.904    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[3]_i_4__0[0]
    SLICE_X53Y87         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.957 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_13__0/O
                         net (fo=1, routed)           0.013     9.970    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_13__0_n_0
    SLICE_X53Y87         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.162 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    10.188    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0_n_0
    SLICE_X53Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.244 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_2__0/O[0]
                         net (fo=17, routed)          0.196    10.440    design_1_i/ddr_interface_0/inst/m_controller_n_621
    SLICE_X52Y87         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    10.563 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_19__0/O
                         net (fo=1, routed)           0.010    10.573    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[0]_i_19__0[0]
    SLICE_X52Y87         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    10.728 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026    10.754    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0_n_0
    SLICE_X52Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.769 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    10.795    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0_n_0
    SLICE_X52Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.851 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_2__0/O[0]
                         net (fo=16, routed)          0.324    11.175    design_1_i/ddr_interface_0/inst/m_controller_n_634
    SLICE_X51Y88         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    11.225 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_13__0/O
                         net (fo=1, routed)           0.009    11.234    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_2__0_0[0]
    SLICE_X51Y88         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.424 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    11.450    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_3__0_n_0
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.506 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_2__0/O[0]
                         net (fo=1, routed)           0.162    11.668    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X51Y89         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    11.703 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[0]_i_1__0/O
                         net (fo=1, routed)           0.046    11.749    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X51Y89         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.545    11.713    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/clock
    SLICE_X51Y89         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.165    11.878    
                         clock uncertainty           -0.130    11.748    
    SLICE_X51Y89         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.773    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 5.341ns (54.400%)  route 4.477ns (45.600%))
  Logic Levels:           46  (CARRY8=30 LUT1=2 LUT2=3 LUT3=9 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.512ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.763     1.971    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/clock
    SLICE_X60Y116        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.050 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/Q
                         net (fo=20, routed)          0.103     2.153    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/P[10]
    SLICE_X60Y115        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.251 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_6__4/O
                         net (fo=1, routed)           0.009     2.260    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_6__4_n_0
    SLICE_X60Y115        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.216     2.476 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__4/CO[4]
                         net (fo=17, routed)          0.205     2.681    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[4]
    SLICE_X58Y114        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.780 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_6__4/O
                         net (fo=1, routed)           0.009     2.789    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_6__4_n_0
    SLICE_X58Y114        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.168     2.957 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__4/CO[7]
                         net (fo=17, routed)          0.229     3.186    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[3]
    SLICE_X57Y115        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.334 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4/O
                         net (fo=1, routed)           0.014     3.348    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4_n_0
    SLICE_X57Y115        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.504 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     3.530    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4_n_0
    SLICE_X57Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.594 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__4/CO[2]
                         net (fo=17, routed)          0.209     3.803    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[2]
    SLICE_X58Y115        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.926 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_14__4/O
                         net (fo=1, routed)           0.010     3.936    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_14__4_n_0
    SLICE_X58Y115        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.091 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.117    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4_n_0
    SLICE_X58Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.201 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__4/CO[5]
                         net (fo=17, routed)          0.150     4.351    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[1]
    SLICE_X59Y116        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.474 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4/O
                         net (fo=1, routed)           0.011     4.485    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4_n_0
    SLICE_X59Y116        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.640 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.666    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4_n_0
    SLICE_X59Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.748 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__4/O[3]
                         net (fo=3, routed)           0.131     4.879    design_1_i/ddr_interface_0/inst/m_controller_n_1029
    SLICE_X60Y117        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.002 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_8__4/O
                         net (fo=1, routed)           0.011     5.013    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_11__4[5]
    SLICE_X60Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.168 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     5.194    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4_n_0
    SLICE_X60Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.250 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_2__4/O[0]
                         net (fo=17, routed)          0.232     5.482    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_13__4[0]
    SLICE_X61Y115        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     5.570 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_19__4/O
                         net (fo=1, routed)           0.021     5.591    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_19__4_n_0
    SLICE_X61Y115        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.752 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     5.778    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4_n_0
    SLICE_X61Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.793 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     5.819    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4_n_0
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.875 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_2__4/O[0]
                         net (fo=17, routed)          0.365     6.240    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_13__4[0]
    SLICE_X59Y114        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.290 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_13__4/O
                         net (fo=1, routed)           0.009     6.299    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_13__4_n_0
    SLICE_X59Y114        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.489 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     6.515    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4_n_0
    SLICE_X59Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.571 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_2__4/O[0]
                         net (fo=17, routed)          0.253     6.824    design_1_i/ddr_interface_0/inst/m_controller_n_1069
    SLICE_X60Y112        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     6.913 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_18__4/O
                         net (fo=1, routed)           0.009     6.922    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[5]_i_19__4[1]
    SLICE_X60Y112        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.076 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     7.102    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_5__4_n_0
    SLICE_X60Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.117 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     7.143    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4_n_0
    SLICE_X60Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.199 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_2__4/O[0]
                         net (fo=17, routed)          0.401     7.600    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/O[0]
    SLICE_X62Y113        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.749 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[5]_i_13__4/O
                         net (fo=1, routed)           0.009     7.758    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[5]_i_13__4_n_0
    SLICE_X62Y113        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.948 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     7.974    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4_n_0
    SLICE_X62Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.030 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_2__4/O[0]
                         net (fo=17, routed)          0.347     8.377    design_1_i/ddr_interface_0/inst/m_controller_n_1102
    SLICE_X61Y113        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     8.527 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_13__4/O
                         net (fo=1, routed)           0.013     8.540    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4_0[0]
    SLICE_X61Y113        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.732 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     8.758    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4_n_0
    SLICE_X61Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.814 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_2__4/O[0]
                         net (fo=17, routed)          0.376     9.190    design_1_i/ddr_interface_0/inst/m_controller_n_1115
    SLICE_X62Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     9.314 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_13__4/O
                         net (fo=1, routed)           0.009     9.323    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_11__4[0]
    SLICE_X62Y116        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.513 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     9.539    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4_n_0
    SLICE_X62Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.595 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_2__4/O[0]
                         net (fo=17, routed)          0.256     9.851    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[3]_i_4__4[0]
    SLICE_X63Y114        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    10.001 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_13__4/O
                         net (fo=1, routed)           0.013    10.014    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_13__4_n_0
    SLICE_X63Y114        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.206 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    10.232    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.288 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_2__4/O[0]
                         net (fo=17, routed)          0.248    10.536    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_4__4[0]
    SLICE_X64Y114        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    10.685 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[1]_i_12__4/O
                         net (fo=1, routed)           0.016    10.701    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[1]_i_12__4_n_0
    SLICE_X64Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.891 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    10.917    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4_n_0
    SLICE_X64Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.973 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_2__4/O[0]
                         net (fo=16, routed)          0.234    11.207    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[1]_i_4__4[0]
    SLICE_X65Y114        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    11.330 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_11__4/O
                         net (fo=1, routed)           0.010    11.340    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_11__4_n_0
    SLICE_X65Y114        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    11.495 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[0]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    11.521    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[0]_i_3__4_n_0
    SLICE_X65Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.577 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[0]_i_2__4/O[0]
                         net (fo=1, routed)           0.120    11.697    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X64Y115        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    11.734 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[0]_i_1__4/O
                         net (fo=1, routed)           0.055    11.789    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X64Y115        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.599    11.767    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/clock
    SLICE_X64Y115        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.164    11.931    
                         clock uncertainty           -0.130    11.802    
    SLICE_X64Y115        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.827    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 5.098ns (52.758%)  route 4.565ns (47.242%))
  Logic Levels:           47  (CARRY8=31 LUT1=1 LUT2=7 LUT3=8)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.811ns (routing 0.569ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.512ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.811     2.019    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     2.232 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=19, routed)          0.293     2.525    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/P[11]
    SLICE_X55Y111        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     2.648 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_5__5/O
                         net (fo=1, routed)           0.010     2.658    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_5__5_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.179     2.837 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1__5/CO[4]
                         net (fo=17, routed)          0.152     2.989    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X56Y111        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.111 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_6__5/O
                         net (fo=1, routed)           0.025     3.136    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_6__5_n_0
    SLICE_X56Y111        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.177     3.313 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1__5/CO[7]
                         net (fo=17, routed)          0.224     3.537    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X56Y109        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     3.589 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__5/O
                         net (fo=1, routed)           0.014     3.603    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.759 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     3.785    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__5_n_0
    SLICE_X56Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.849 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1__5/CO[2]
                         net (fo=17, routed)          0.223     4.072    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X55Y106        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.194 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13__5/O
                         net (fo=1, routed)           0.009     4.203    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13__5_n_0
    SLICE_X55Y106        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.357 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     4.383    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__5_n_0
    SLICE_X55Y107        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.467 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1__5/CO[5]
                         net (fo=17, routed)          0.162     4.629    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X54Y106        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.752 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13__5/O
                         net (fo=1, routed)           0.016     4.768    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13__5_n_0
    SLICE_X54Y106        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.885 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     4.911    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__5_n_0
    SLICE_X54Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.027 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1__5/O[5]
                         net (fo=2, routed)           0.173     5.200    design_1_i/ddr_interface_0/inst/m_controller_n_1167
    SLICE_X54Y109        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.352 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_6__5/O
                         net (fo=1, routed)           0.015     5.367    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[8]_i_11__5[7]
    SLICE_X54Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.484 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     5.510    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__5_n_0
    SLICE_X54Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.566 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_2__5/O[0]
                         net (fo=17, routed)          0.219     5.785    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[9]_i_13__5[0]
    SLICE_X55Y108        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.882 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[8]_i_16__5/O
                         net (fo=1, routed)           0.011     5.893    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[8]_i_16__5_n_0
    SLICE_X55Y108        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.048 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     6.074    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5__5_n_0
    SLICE_X55Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.089 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     6.115    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__5_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.171 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2__5/O[0]
                         net (fo=17, routed)          0.341     6.512    design_1_i/ddr_interface_0/inst/m_controller_n_1187
    SLICE_X56Y107        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     6.549 r  design_1_i/ddr_interface_0/inst/sq_root[7]_i_12__5/O
                         net (fo=1, routed)           0.016     6.565    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[6]_i_11__5[0]
    SLICE_X56Y107        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.755 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     6.781    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__5_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.837 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2__5/O[0]
                         net (fo=17, routed)          0.275     7.112    design_1_i/ddr_interface_0/inst/m_controller_n_1199
    SLICE_X53Y106        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     7.200 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_18__5/O
                         net (fo=1, routed)           0.025     7.225    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[5]_i_19__5[1]
    SLICE_X53Y106        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     7.388 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     7.414    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_5__5_n_0
    SLICE_X53Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.429 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     7.455    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__5_n_0
    SLICE_X53Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.511 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2__5/O[0]
                         net (fo=17, routed)          0.341     7.852    design_1_i/ddr_interface_0/inst/m_controller_n_1219
    SLICE_X52Y105        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     7.888 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_10__5/O
                         net (fo=1, routed)           0.009     7.897    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[4]_i_11__5[1]
    SLICE_X52Y105        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     8.051 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     8.077    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__5_n_0
    SLICE_X52Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.133 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2__5/O[0]
                         net (fo=17, routed)          0.290     8.423    design_1_i/ddr_interface_0/inst/m_controller_n_1232
    SLICE_X51Y105        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.547 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_13__5/O
                         net (fo=1, routed)           0.009     8.556    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__5_0[0]
    SLICE_X51Y105        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.746 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     8.772    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__5_n_0
    SLICE_X51Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.828 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2__5/O[0]
                         net (fo=17, routed)          0.367     9.195    design_1_i/ddr_interface_0/inst/m_controller_n_1245
    SLICE_X53Y103        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.283 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_18__5/O
                         net (fo=1, routed)           0.025     9.308    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[2]_i_19__5[1]
    SLICE_X53Y103        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.471 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     9.497    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_5__5_n_0
    SLICE_X53Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.512 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     9.538    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__5_n_0
    SLICE_X53Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.594 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2__5/O[0]
                         net (fo=17, routed)          0.221     9.815    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[3]_i_4__5[0]
    SLICE_X53Y101        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     9.965 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[2]_i_13__5/O
                         net (fo=1, routed)           0.013     9.978    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[2]_i_13__5_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.170 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026    10.196    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__5_n_0
    SLICE_X53Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.252 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2__5/O[0]
                         net (fo=17, routed)          0.214    10.466    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[2]_i_4__5[0]
    SLICE_X54Y104        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    10.591 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[1]_i_12__5/O
                         net (fo=1, routed)           0.016    10.607    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[1]_i_12__5_n_0
    SLICE_X54Y104        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.797 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026    10.823    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__5_n_0
    SLICE_X54Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.879 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2__5/O[0]
                         net (fo=16, routed)          0.257    11.136    design_1_i/ddr_interface_0/inst/m_controller_n_1284
    SLICE_X55Y104        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089    11.225 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_10__5/O
                         net (fo=1, routed)           0.009    11.234    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__5_0[2]
    SLICE_X55Y104        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    11.388 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026    11.414    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__5_n_0
    SLICE_X55Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.470 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__5/O[0]
                         net (fo=1, routed)           0.120    11.590    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X54Y105        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    11.627 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1__5/O
                         net (fo=1, routed)           0.055    11.682    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X54Y105        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.559    11.727    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X54Y105        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.164    11.891    
                         clock uncertainty           -0.130    11.762    
    SLICE_X54Y105        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.787    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 5.158ns (54.226%)  route 4.354ns (45.774%))
  Logic Levels:           46  (CARRY8=30 LUT1=2 LUT2=3 LUT3=8 LUT4=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.569ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.512ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.800     2.008    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/CLK
    DSP48E2_X5Y39        DSP_OUTPUT                                   r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y39        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[30])
                                                      0.223     2.231 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/DSP_OUTPUT_INST/P[30]
                         net (fo=20, routed)          0.416     2.647    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/P[10]
    SLICE_X61Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.699 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_6/O
                         net (fo=1, routed)           0.016     2.715    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_6_n_0
    SLICE_X61Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.220     2.935 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1/CO[4]
                         net (fo=17, routed)          0.295     3.230    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X61Y98         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     3.267 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7/O
                         net (fo=1, routed)           0.021     3.288    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7_n_0
    SLICE_X61Y98         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     3.463 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1/CO[7]
                         net (fo=17, routed)          0.266     3.729    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X60Y97         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     3.780 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9/O
                         net (fo=1, routed)           0.007     3.787    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9_n_0
    SLICE_X60Y97         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.940 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.966    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2_n_0
    SLICE_X60Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     4.030 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.160     4.190    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X60Y100        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.289 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13/O
                         net (fo=1, routed)           0.009     4.298    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13_n_0
    SLICE_X60Y100        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.452 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.478    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2_n_0
    SLICE_X60Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.562 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1/CO[5]
                         net (fo=17, routed)          0.219     4.781    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X61Y99         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     4.904 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14/O
                         net (fo=1, routed)           0.022     4.926    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14_n_0
    SLICE_X61Y99         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.085 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.111    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2_n_0
    SLICE_X61Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.193 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1/O[3]
                         net (fo=3, routed)           0.268     5.461    design_1_i/ddr_interface_0/inst/m_controller_n_379
    SLICE_X59Y98         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.550 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_8/O
                         net (fo=1, routed)           0.011     5.561    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/S[5]
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.716 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.742    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3_n_0
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.798 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.198     5.996    design_1_i/ddr_interface_0/inst/m_controller_n_395
    SLICE_X58Y100        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     6.031 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_13/O
                         net (fo=1, routed)           0.009     6.040    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[7]_i_11[0]
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.230 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.256    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3_n_0
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.312 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.211     6.523    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[8]_i_13[0]
    SLICE_X58Y97         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     6.647 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[7]_i_13/O
                         net (fo=1, routed)           0.009     6.656    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[7]_i_13_n_0
    SLICE_X58Y97         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.846 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.872    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3_n_0
    SLICE_X58Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.928 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.251     7.179    design_1_i/ddr_interface_0/inst/m_controller_n_419
    SLICE_X57Y97         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     7.232 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_13/O
                         net (fo=1, routed)           0.013     7.245    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3_0[0]
    SLICE_X57Y97         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.437 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.463    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3_n_0
    SLICE_X57Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.519 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.217     7.736    design_1_i/ddr_interface_0/inst/m_controller_n_439
    SLICE_X56Y96         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     7.824 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_18/O
                         net (fo=1, routed)           0.025     7.849    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[4]_i_19[1]
    SLICE_X56Y96         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.012 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026     8.038    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5_n_0
    SLICE_X56Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.053 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.079    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3_n_0
    SLICE_X56Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.135 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.170     8.305    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[5]_i_4[0]
    SLICE_X56Y100        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     8.430 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[4]_i_12/O
                         net (fo=1, routed)           0.016     8.446    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[4]_i_12_n_0
    SLICE_X56Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.636 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.662    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3_n_0
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.718 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.215     8.933    design_1_i/ddr_interface_0/inst/m_controller_n_465
    SLICE_X55Y100        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     9.081 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_12/O
                         net (fo=1, routed)           0.009     9.090    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[2]_i_11[1]
    SLICE_X55Y100        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.276 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.302    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.358 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.211     9.569    design_1_i/ddr_interface_0/inst/m_controller_n_478
    SLICE_X54Y99         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     9.718 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_12/O
                         net (fo=1, routed)           0.016     9.734    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[1]_i_11[0]
    SLICE_X54Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.924 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.950    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.006 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.280    10.286    design_1_i/ddr_interface_0/inst/m_controller_n_491
    SLICE_X53Y97         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    10.386 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_17/O
                         net (fo=1, routed)           0.014    10.400    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[0]_i_19[2]
    SLICE_X53Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    10.556 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    10.582    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_5_n_0
    SLICE_X53Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.597 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.623    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3_n_0
    SLICE_X53Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.679 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.212    10.891    design_1_i/ddr_interface_0/inst/m_controller_n_504
    SLICE_X52Y98         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.039 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_12/O
                         net (fo=1, routed)           0.009    11.048    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2_0[1]
    SLICE_X52Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.234 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.260    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3_n_0
    SLICE_X52Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.316 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.123    11.439    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X52Y100        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    11.474 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1/O
                         net (fo=1, routed)           0.046    11.520    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X52Y100        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.543    11.711    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X52Y100        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.165    11.876    
                         clock uncertainty           -0.130    11.746    
    SLICE_X52Y100        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.771    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[0]_i_6__1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 4.915ns (51.623%)  route 4.606ns (48.377%))
  Logic Levels:           49  (CARRY8=33 LUT1=1 LUT2=3 LUT3=9 LUT4=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.569ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.512ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.764     1.972    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/clock
    SLICE_X50Y93         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[0]_i_6__1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.051 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[0]_i_6__1_psdsp/Q
                         net (fo=19, routed)          0.117     2.168    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/P[11]
    SLICE_X51Y93         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     2.218 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_5__1/O
                         net (fo=1, routed)           0.010     2.228    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_5__1_n_0
    SLICE_X51Y93         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.179     2.407 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1__1/CO[4]
                         net (fo=17, routed)          0.136     2.543    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X51Y92         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.666 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__1/O
                         net (fo=1, routed)           0.010     2.676    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__1_n_0
    SLICE_X51Y92         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     2.845 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1__1/CO[7]
                         net (fo=17, routed)          0.376     3.221    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X56Y90         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.321 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__1/O
                         net (fo=1, routed)           0.014     3.335    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__1_n_0
    SLICE_X56Y90         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.491 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     3.517    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__1_n_0
    SLICE_X56Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.581 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1__1/CO[2]
                         net (fo=17, routed)          0.193     3.774    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X56Y92         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.873 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13__1/O
                         net (fo=1, routed)           0.025     3.898    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13__1_n_0
    SLICE_X56Y92         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.061 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     4.087    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__1_n_0
    SLICE_X56Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.171 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1__1/CO[5]
                         net (fo=17, routed)          0.209     4.380    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X57Y93         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.528 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14__1/O
                         net (fo=1, routed)           0.022     4.550    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14__1_n_0
    SLICE_X57Y93         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.709 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     4.735    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__1_n_0
    SLICE_X57Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.811 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1__1/O[1]
                         net (fo=3, routed)           0.260     5.071    design_1_i/ddr_interface_0/inst/m_controller_n_641
    SLICE_X58Y94         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     5.107 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_10__1/O
                         net (fo=1, routed)           0.009     5.116    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[8]_i_11__1[3]
    SLICE_X58Y94         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.270 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     5.296    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__1_n_0
    SLICE_X58Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.352 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_2__1/O[0]
                         net (fo=17, routed)          0.321     5.673    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[9]_i_13__1[0]
    SLICE_X55Y94         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     5.761 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[8]_i_19__1/O
                         net (fo=1, routed)           0.010     5.771    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[8]_i_19__1_n_0
    SLICE_X55Y94         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.926 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     5.952    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5__1_n_0
    SLICE_X55Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.967 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     5.993    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__1_n_0
    SLICE_X55Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.049 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2__1/O[0]
                         net (fo=17, routed)          0.273     6.322    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[8]_i_13__1[0]
    SLICE_X54Y95         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.038     6.360 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[7]_i_13__1/O
                         net (fo=1, routed)           0.013     6.373    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[7]_i_13__1_n_0
    SLICE_X54Y95         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.565 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     6.591    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__1_n_0
    SLICE_X54Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.647 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2__1/O[0]
                         net (fo=17, routed)          0.322     6.969    design_1_i/ddr_interface_0/inst/m_controller_n_679
    SLICE_X52Y94         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     7.059 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_13__1/O
                         net (fo=1, routed)           0.009     7.068    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__1_0[0]
    SLICE_X52Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.258 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     7.284    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__1_n_0
    SLICE_X52Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.340 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2__1/O[0]
                         net (fo=17, routed)          0.265     7.605    design_1_i/ddr_interface_0/inst/m_controller_n_699
    SLICE_X53Y93         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.705 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_17__1/O
                         net (fo=1, routed)           0.014     7.719    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[4]_i_19__1[2]
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.875 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     7.901    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__1_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.916 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     7.942    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__1_n_0
    SLICE_X53Y95         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.998 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2__1/O[0]
                         net (fo=17, routed)          0.282     8.280    design_1_i/ddr_interface_0/inst/m_controller_n_712
    SLICE_X52Y90         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.377 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_16__1/O
                         net (fo=1, routed)           0.011     8.388    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[3]_i_19__1[3]
    SLICE_X52Y90         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     8.543 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     8.569    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__1_n_0
    SLICE_X52Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.584 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     8.610    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__1_n_0
    SLICE_X52Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.666 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2__1/O[0]
                         net (fo=17, routed)          0.232     8.898    design_1_i/ddr_interface_0/inst/m_controller_n_725
    SLICE_X53Y90         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     8.996 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_16__1/O
                         net (fo=1, routed)           0.022     9.018    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[2]_i_19__1[3]
    SLICE_X53Y90         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.177 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     9.203    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_5__1_n_0
    SLICE_X53Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.218 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     9.244    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__1_n_0
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.300 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2__1/O[0]
                         net (fo=17, routed)          0.227     9.527    design_1_i/ddr_interface_0/inst/m_controller_n_738
    SLICE_X54Y90         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     9.625 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_16__1/O
                         net (fo=1, routed)           0.022     9.647    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[1]_i_19__1[3]
    SLICE_X54Y90         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.806 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     9.832    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__1_n_0
    SLICE_X54Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.847 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     9.873    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__1_n_0
    SLICE_X54Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.929 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2__1/O[0]
                         net (fo=17, routed)          0.283    10.212    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[2]_i_4__1[0]
    SLICE_X57Y91         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    10.337 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[1]_i_12__1/O
                         net (fo=1, routed)           0.016    10.353    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[1]_i_12__1_n_0
    SLICE_X57Y91         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.543 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026    10.569    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__1_n_0
    SLICE_X57Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.625 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2__1/O[0]
                         net (fo=16, routed)          0.251    10.876    design_1_i/ddr_interface_0/inst/m_controller_n_764
    SLICE_X58Y91         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    11.000 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_13__1/O
                         net (fo=1, routed)           0.009    11.009    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__1_0[0]
    SLICE_X58Y91         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.199 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026    11.225    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__1_n_0
    SLICE_X58Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.281 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__1/O[0]
                         net (fo=1, routed)           0.120    11.401    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X57Y92         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    11.438 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1__1/O
                         net (fo=1, routed)           0.055    11.493    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X57Y92         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.559    11.727    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X57Y92         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.165    11.892    
                         clock uncertainty           -0.130    11.762    
    SLICE_X57Y92         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.787    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[14]_i_7__6_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 4.990ns (52.576%)  route 4.501ns (47.424%))
  Logic Levels:           50  (CARRY8=34 LUT1=2 LUT2=4 LUT3=8 LUT4=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.569ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.512ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.766     1.974    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/clock
    SLICE_X53Y117        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[14]_i_7__6_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.050 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[14]_i_7__6_psdsp/Q
                         net (fo=1, routed)           0.097     2.147    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/P[9]
    SLICE_X53Y117        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     2.200 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[14]_i_7__6/O
                         net (fo=1, routed)           0.013     2.213    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[14]_i_7__6_n_0
    SLICE_X53Y117        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.223     2.436 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__6/CO[4]
                         net (fo=17, routed)          0.140     2.576    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[4]
    SLICE_X53Y116        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.698 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[13]_i_6__6/O
                         net (fo=1, routed)           0.025     2.723    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[13]_i_6__6_n_0
    SLICE_X53Y116        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.177     2.900 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__6/CO[7]
                         net (fo=17, routed)          0.168     3.068    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[3]
    SLICE_X53Y114        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.192 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[12]_i_9__6/O
                         net (fo=1, routed)           0.014     3.206    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[12]_i_9__6_n_0
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.362 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     3.388    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__6_n_0
    SLICE_X53Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.452 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__6/CO[2]
                         net (fo=17, routed)          0.213     3.665    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.787 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[11]_i_13__6/O
                         net (fo=1, routed)           0.025     3.812    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[11]_i_13__6_n_0
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.975 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     4.001    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__6_n_0
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.085 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__6/CO[5]
                         net (fo=17, routed)          0.271     4.356    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[1]
    SLICE_X52Y111        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.445 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[10]_i_14__6/O
                         net (fo=1, routed)           0.011     4.456    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[10]_i_14__6_n_0
    SLICE_X52Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.611 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     4.637    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__6_n_0
    SLICE_X52Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.029     4.666 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__6/CO[7]
                         net (fo=16, routed)          0.330     4.996    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/p_2_in[8]
    SLICE_X53Y109        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     5.086 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[9]_i_15__6/O
                         net (fo=1, routed)           0.015     5.101    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[9]_i_15__6_n_0
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.218 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026     5.244    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_5__6_n_0
    SLICE_X53Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.259 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     5.285    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_3__6_n_0
    SLICE_X53Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.341 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_2__6/O[0]
                         net (fo=17, routed)          0.215     5.556    design_1_i/ddr_interface_0/inst/m_controller_n_1305
    SLICE_X52Y109        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.680 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_13__6/O
                         net (fo=1, routed)           0.009     5.689    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[7]_i_11__6[0]
    SLICE_X52Y109        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.879 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     5.905    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_3__6_n_0
    SLICE_X52Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.961 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_2__6/O[0]
                         net (fo=17, routed)          0.345     6.306    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[8]_i_13__6[0]
    SLICE_X51Y109        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.356 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[7]_i_13__6/O
                         net (fo=1, routed)           0.009     6.365    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[7]_i_13__6_n_0
    SLICE_X51Y109        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.555 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[7]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     6.581    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[7]_i_3__6_n_0
    SLICE_X51Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.637 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[7]_i_2__6/O[0]
                         net (fo=17, routed)          0.159     6.796    design_1_i/ddr_interface_0/inst/m_controller_n_1329
    SLICE_X51Y111        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.919 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_19__6/O
                         net (fo=1, routed)           0.010     6.929    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[5]_i_19__6[0]
    SLICE_X51Y111        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.084 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026     7.110    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_5__6_n_0
    SLICE_X51Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.125 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     7.151    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_3__6_n_0
    SLICE_X51Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.207 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_2__6/O[0]
                         net (fo=17, routed)          0.162     7.369    design_1_i/ddr_interface_0/inst/m_controller_n_1349
    SLICE_X51Y114        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     7.492 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_19__6/O
                         net (fo=1, routed)           0.010     7.502    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[4]_i_19__6[0]
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.657 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026     7.683    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_5__6_n_0
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.698 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     7.724    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_3__6_n_0
    SLICE_X51Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.780 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_2__6/O[0]
                         net (fo=17, routed)          0.345     8.125    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[5]_i_4__6[0]
    SLICE_X54Y115        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     8.250 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[4]_i_12__6/O
                         net (fo=1, routed)           0.016     8.266    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[4]_i_12__6_n_0
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.456 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[4]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     8.482    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[4]_i_3__6_n_0
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.538 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[4]_i_2__6/O[0]
                         net (fo=17, routed)          0.329     8.867    design_1_i/ddr_interface_0/inst/m_controller_n_1375
    SLICE_X52Y113        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.964 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_16__6/O
                         net (fo=1, routed)           0.011     8.975    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[2]_i_19__6[3]
    SLICE_X52Y113        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     9.130 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026     9.156    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_5__6_n_0
    SLICE_X52Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.171 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     9.197    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_3__6_n_0
    SLICE_X52Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.253 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_2__6/O[0]
                         net (fo=17, routed)          0.354     9.607    design_1_i/ddr_interface_0/inst/m_controller_n_1388
    SLICE_X54Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     9.705 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_16__6/O
                         net (fo=1, routed)           0.022     9.727    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[1]_i_19__6[3]
    SLICE_X54Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.886 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026     9.912    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_5__6_n_0
    SLICE_X54Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.927 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     9.953    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_3__6_n_0
    SLICE_X54Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.009 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_2__6/O[0]
                         net (fo=17, routed)          0.252    10.261    design_1_i/ddr_interface_0/inst/m_controller_n_1401
    SLICE_X55Y114        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089    10.350 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_10__6/O
                         net (fo=1, routed)           0.009    10.359    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_3__6_0[2]
    SLICE_X55Y114        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    10.513 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026    10.539    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_3__6_n_0
    SLICE_X55Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.595 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_2__6/O[0]
                         net (fo=16, routed)          0.234    10.829    design_1_i/ddr_interface_0/inst/m_controller_n_1414
    SLICE_X56Y113        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.952 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_19__6/O
                         net (fo=1, routed)           0.021    10.973    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_3__6_1[0]
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    11.134 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026    11.160    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_5__6_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.175 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026    11.201    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_3__6_n_0
    SLICE_X56Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.257 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_2__6/O[0]
                         net (fo=1, routed)           0.127    11.384    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X55Y115        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    11.419 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[0]_i_1__6/O
                         net (fo=1, routed)           0.046    11.465    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X55Y115        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.554    11.722    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/clock
    SLICE_X55Y115        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.165    11.887    
                         clock uncertainty           -0.130    11.757    
    SLICE_X55Y115        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.782    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.782    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 5.377ns (57.147%)  route 4.032ns (42.853%))
  Logic Levels:           46  (CARRY8=30 LUT1=2 LUT2=4 LUT3=7 LUT4=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 11.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.811ns (routing 0.569ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.512ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.811     2.019    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X63Y111        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.097 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_psdsp/Q
                         net (fo=1, routed)           0.056     2.153    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/P[9]
    SLICE_X63Y111        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     2.278 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3/O
                         net (fo=1, routed)           0.013     2.291    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_n_0
    SLICE_X63Y111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.223     2.514 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1__3/CO[4]
                         net (fo=17, routed)          0.161     2.675    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X63Y109        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     2.798 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__3/O
                         net (fo=1, routed)           0.021     2.819    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__3_n_0
    SLICE_X63Y109        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     2.994 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1__3/CO[7]
                         net (fo=17, routed)          0.226     3.220    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X63Y106        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.344 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__3/O
                         net (fo=1, routed)           0.014     3.358    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__3_n_0
    SLICE_X63Y106        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.514 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     3.540    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__3_n_0
    SLICE_X63Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.604 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1__3/CO[2]
                         net (fo=17, routed)          0.204     3.808    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X62Y109        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.907 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13__3/O
                         net (fo=1, routed)           0.009     3.916    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13__3_n_0
    SLICE_X62Y109        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.070 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     4.096    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__3_n_0
    SLICE_X62Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.180 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1__3/CO[5]
                         net (fo=17, routed)          0.332     4.512    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X64Y109        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.635 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13__3/O
                         net (fo=1, routed)           0.016     4.651    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13__3_n_0
    SLICE_X64Y109        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.768 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     4.794    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__3_n_0
    SLICE_X64Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.861 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1__3/O[2]
                         net (fo=3, routed)           0.229     5.090    design_1_i/ddr_interface_0/inst/m_controller_n_900
    SLICE_X65Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.187 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_8__3/O
                         net (fo=1, routed)           0.011     5.198    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[8]_i_11__3[5]
    SLICE_X65Y110        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.353 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     5.379    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__3_n_0
    SLICE_X65Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.435 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_2__3/O[0]
                         net (fo=17, routed)          0.199     5.634    design_1_i/ddr_interface_0/inst/m_controller_n_915
    SLICE_X65Y107        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.758 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_13__3/O
                         net (fo=1, routed)           0.009     5.767    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[7]_i_11__3[0]
    SLICE_X65Y107        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.957 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     5.983    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__3_n_0
    SLICE_X65Y108        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.039 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2__3/O[0]
                         net (fo=17, routed)          0.248     6.287    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[8]_i_13__3[0]
    SLICE_X64Y107        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.340 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[7]_i_13__3/O
                         net (fo=1, routed)           0.013     6.353    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[7]_i_13__3_n_0
    SLICE_X64Y107        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.545 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     6.571    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__3_n_0
    SLICE_X64Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.627 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2__3/O[0]
                         net (fo=17, routed)          0.220     6.847    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[7]_i_13__3_0[1]
    SLICE_X64Y104        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     6.996 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[6]_i_12__3/O
                         net (fo=1, routed)           0.016     7.012    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[6]_i_12__3_n_0
    SLICE_X64Y104        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.202 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     7.228    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__3_n_0
    SLICE_X64Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.284 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2__3/O[0]
                         net (fo=17, routed)          0.225     7.509    design_1_i/ddr_interface_0/inst/m_controller_n_959
    SLICE_X65Y103        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     7.632 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_19__3/O
                         net (fo=1, routed)           0.010     7.642    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[4]_i_19__3[0]
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.797 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__3/CO[7]
                         net (fo=1, routed)           0.026     7.823    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__3_n_0
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.838 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     7.864    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__3_n_0
    SLICE_X65Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.920 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2__3/O[0]
                         net (fo=17, routed)          0.266     8.186    design_1_i/ddr_interface_0/inst/m_controller_n_972
    SLICE_X63Y103        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     8.308 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_18__3/O
                         net (fo=1, routed)           0.025     8.333    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[3]_i_19__3[1]
    SLICE_X63Y103        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.496 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__3/CO[7]
                         net (fo=1, routed)           0.026     8.522    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__3_n_0
    SLICE_X63Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.537 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     8.563    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__3_n_0
    SLICE_X63Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.619 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2__3/O[0]
                         net (fo=17, routed)          0.173     8.792    design_1_i/ddr_interface_0/inst/m_controller_n_985
    SLICE_X62Y105        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     8.940 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_12__3/O
                         net (fo=1, routed)           0.009     8.949    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[2]_i_11__3[1]
    SLICE_X62Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.135 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     9.161    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__3_n_0
    SLICE_X62Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.217 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2__3/O[0]
                         net (fo=17, routed)          0.347     9.564    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[3]_i_4__3[0]
    SLICE_X61Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     9.714 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[2]_i_13__3/O
                         net (fo=1, routed)           0.013     9.727    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[2]_i_13__3_n_0
    SLICE_X61Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.919 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     9.945    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__3_n_0
    SLICE_X61Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.001 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2__3/O[0]
                         net (fo=17, routed)          0.168    10.169    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[2]_i_4__3[0]
    SLICE_X60Y107        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    10.317 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[1]_i_12__3/O
                         net (fo=1, routed)           0.009    10.326    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[1]_i_12__3_n_0
    SLICE_X60Y107        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.512 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026    10.538    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__3_n_0
    SLICE_X60Y108        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.594 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2__3/O[0]
                         net (fo=16, routed)          0.205    10.799    design_1_i/ddr_interface_0/inst/m_controller_n_1024
    SLICE_X61Y109        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    10.924 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_12__3/O
                         net (fo=1, routed)           0.016    10.940    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__3_0[1]
    SLICE_X61Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.130 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026    11.156    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__3_n_0
    SLICE_X61Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.212 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__3/O[0]
                         net (fo=1, routed)           0.124    11.336    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X61Y111        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    11.373 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1__3/O
                         net (fo=1, routed)           0.055    11.428    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X61Y111        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.574    11.742    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X61Y111        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.164    11.906    
                         clock uncertainty           -0.130    11.776    
    SLICE_X61Y111        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.801    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_6__2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 4.834ns (51.585%)  route 4.537ns (48.415%))
  Logic Levels:           46  (CARRY8=31 LUT1=2 LUT2=5 LUT3=6 LUT4=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.569ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.512ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.790     1.998    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/clock
    SLICE_X63Y88         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_6__2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.076 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_6__2_psdsp_1/Q
                         net (fo=20, routed)          0.108     2.184    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/P[10]
    SLICE_X63Y87         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.273 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[14]_i_6__2/O
                         net (fo=1, routed)           0.016     2.289    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[14]_i_6__2_n_0
    SLICE_X63Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.220     2.509 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__2/CO[4]
                         net (fo=17, routed)          0.194     2.703    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[4]
    SLICE_X63Y88         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.801 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[13]_i_7__2/O
                         net (fo=1, routed)           0.021     2.822    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[13]_i_7__2_n_0
    SLICE_X63Y88         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     2.997 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__2/CO[7]
                         net (fo=17, routed)          0.169     3.166    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[3]
    SLICE_X63Y89         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.290 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[12]_i_9__2/O
                         net (fo=1, routed)           0.014     3.304    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[12]_i_9__2_n_0
    SLICE_X63Y89         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.460 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__2/CO[7]
                         net (fo=1, routed)           0.052     3.512    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__2_n_0
    SLICE_X63Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.576 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__2/CO[2]
                         net (fo=17, routed)          0.237     3.813    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[2]
    SLICE_X62Y89         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.862 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[11]_i_11__2/O
                         net (fo=1, routed)           0.011     3.873    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[11]_i_11__2_n_0
    SLICE_X62Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.028 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__2/CO[7]
                         net (fo=1, routed)           0.052     4.080    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__2_n_0
    SLICE_X62Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.164 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__2/CO[5]
                         net (fo=17, routed)          0.162     4.326    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[1]
    SLICE_X62Y91         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.475 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[10]_i_13__2/O
                         net (fo=1, routed)           0.008     4.483    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[10]_i_13__2_n_0
    SLICE_X62Y91         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.598 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.624    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__2_n_0
    SLICE_X62Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.691 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__2/O[2]
                         net (fo=3, routed)           0.241     4.932    design_1_i/ddr_interface_0/inst/m_controller_n_770
    SLICE_X63Y92         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.030 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_8__2/O
                         net (fo=1, routed)           0.022     5.052    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[8]_i_11__2[5]
    SLICE_X63Y92         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.211 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     5.237    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_3__2_n_0
    SLICE_X63Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.293 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_2__2/O[0]
                         net (fo=17, routed)          0.248     5.541    design_1_i/ddr_interface_0/inst/m_controller_n_785
    SLICE_X62Y94         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     5.576 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_13__2/O
                         net (fo=1, routed)           0.009     5.585    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[7]_i_11__2[0]
    SLICE_X62Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.775 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     5.801    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_3__2_n_0
    SLICE_X62Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.857 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_2__2/O[0]
                         net (fo=17, routed)          0.255     6.112    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[8]_i_13__2[0]
    SLICE_X62Y97         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     6.147 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[7]_i_13__2/O
                         net (fo=1, routed)           0.009     6.156    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[7]_i_13__2_n_0
    SLICE_X62Y97         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.346 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[7]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     6.372    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[7]_i_3__2_n_0
    SLICE_X62Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.428 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[7]_i_2__2/O[0]
                         net (fo=17, routed)          0.465     6.893    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[7]_i_13__2_0[1]
    SLICE_X63Y95         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110     7.003 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[6]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     7.029    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[6]_i_3__2_n_0
    SLICE_X63Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.085 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[6]_i_2__2/O[0]
                         net (fo=17, routed)          0.221     7.306    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/O[0]
    SLICE_X64Y95         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.404 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[5]_i_16__2/O
                         net (fo=1, routed)           0.022     7.426    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[5]_i_16__2_n_0
    SLICE_X64Y95         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.585 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026     7.611    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_5__2_n_0
    SLICE_X64Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.626 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     7.652    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_3__2_n_0
    SLICE_X64Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.708 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_2__2/O[0]
                         net (fo=17, routed)          0.268     7.976    design_1_i/ddr_interface_0/inst/m_controller_n_842
    SLICE_X65Y94         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.100 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_13__2/O
                         net (fo=1, routed)           0.009     8.109    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_3__2_0[0]
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.299 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.325    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_3__2_n_0
    SLICE_X65Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.381 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_2__2/O[0]
                         net (fo=17, routed)          0.243     8.624    design_1_i/ddr_interface_0/inst/m_controller_n_855
    SLICE_X64Y92         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     8.747 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_19__2/O
                         net (fo=1, routed)           0.021     8.768    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[2]_i_19__2[0]
    SLICE_X64Y92         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     8.929 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026     8.955    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_5__2_n_0
    SLICE_X64Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.970 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.996    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_3__2_n_0
    SLICE_X64Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.052 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_2__2/O[0]
                         net (fo=17, routed)          0.261     9.313    design_1_i/ddr_interface_0/inst/m_controller_n_868
    SLICE_X65Y91         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     9.461 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_12__2/O
                         net (fo=1, routed)           0.009     9.470    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[1]_i_11__2[0]
    SLICE_X65Y91         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.656 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[2]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     9.682    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[2]_i_3__2_n_0
    SLICE_X65Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.738 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[2]_i_2__2/O[0]
                         net (fo=17, routed)          0.286    10.024    design_1_i/ddr_interface_0/inst/m_controller_n_881
    SLICE_X64Y89         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088    10.112 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_18__2/O
                         net (fo=1, routed)           0.025    10.137    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_19__2[1]
    SLICE_X64Y89         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    10.300 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_5__2/CO[7]
                         net (fo=1, routed)           0.052    10.352    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_5__2_n_0
    SLICE_X64Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.367 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026    10.393    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_3__2_n_0
    SLICE_X64Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.449 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_2__2/O[0]
                         net (fo=16, routed)          0.272    10.721    design_1_i/ddr_interface_0/inst/m_controller_n_894
    SLICE_X65Y88         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    10.845 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_13__2/O
                         net (fo=1, routed)           0.009    10.854    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_2__2_0[0]
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.044 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026    11.070    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_3__2_n_0
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.126 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_2__2/O[0]
                         net (fo=1, routed)           0.162    11.288    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X65Y89         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    11.323 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[0]_i_1__2/O
                         net (fo=1, routed)           0.046    11.369    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X65Y89         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.571    11.739    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/clock
    SLICE_X65Y89         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.164    11.903    
                         clock uncertainty           -0.130    11.774    
    SLICE_X65Y89         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.799    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 5.020ns (53.776%)  route 4.315ns (46.224%))
  Logic Levels:           43  (CARRY8=28 LUT1=2 LUT2=3 LUT3=8 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.512ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.763     1.971    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/clock
    SLICE_X60Y116        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.050 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/Q
                         net (fo=20, routed)          0.103     2.153    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/P[10]
    SLICE_X60Y115        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.251 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_6__4/O
                         net (fo=1, routed)           0.009     2.260    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_6__4_n_0
    SLICE_X60Y115        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.216     2.476 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__4/CO[4]
                         net (fo=17, routed)          0.205     2.681    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[4]
    SLICE_X58Y114        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.780 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_6__4/O
                         net (fo=1, routed)           0.009     2.789    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_6__4_n_0
    SLICE_X58Y114        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.168     2.957 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__4/CO[7]
                         net (fo=17, routed)          0.229     3.186    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[3]
    SLICE_X57Y115        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.334 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4/O
                         net (fo=1, routed)           0.014     3.348    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4_n_0
    SLICE_X57Y115        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.504 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     3.530    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4_n_0
    SLICE_X57Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.594 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__4/CO[2]
                         net (fo=17, routed)          0.209     3.803    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[2]
    SLICE_X58Y115        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.926 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_14__4/O
                         net (fo=1, routed)           0.010     3.936    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_14__4_n_0
    SLICE_X58Y115        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.091 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.117    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4_n_0
    SLICE_X58Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.201 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__4/CO[5]
                         net (fo=17, routed)          0.150     4.351    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[1]
    SLICE_X59Y116        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.474 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4/O
                         net (fo=1, routed)           0.011     4.485    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4_n_0
    SLICE_X59Y116        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.640 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.666    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4_n_0
    SLICE_X59Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.748 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__4/O[3]
                         net (fo=3, routed)           0.131     4.879    design_1_i/ddr_interface_0/inst/m_controller_n_1029
    SLICE_X60Y117        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.002 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_8__4/O
                         net (fo=1, routed)           0.011     5.013    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_11__4[5]
    SLICE_X60Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.168 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     5.194    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4_n_0
    SLICE_X60Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.250 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_2__4/O[0]
                         net (fo=17, routed)          0.232     5.482    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_13__4[0]
    SLICE_X61Y115        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     5.570 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_19__4/O
                         net (fo=1, routed)           0.021     5.591    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_19__4_n_0
    SLICE_X61Y115        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.752 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     5.778    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4_n_0
    SLICE_X61Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.793 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     5.819    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4_n_0
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.875 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_2__4/O[0]
                         net (fo=17, routed)          0.365     6.240    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_13__4[0]
    SLICE_X59Y114        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.290 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_13__4/O
                         net (fo=1, routed)           0.009     6.299    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_13__4_n_0
    SLICE_X59Y114        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.489 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     6.515    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4_n_0
    SLICE_X59Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.571 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_2__4/O[0]
                         net (fo=17, routed)          0.253     6.824    design_1_i/ddr_interface_0/inst/m_controller_n_1069
    SLICE_X60Y112        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     6.913 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_18__4/O
                         net (fo=1, routed)           0.009     6.922    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[5]_i_19__4[1]
    SLICE_X60Y112        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.076 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     7.102    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_5__4_n_0
    SLICE_X60Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.117 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     7.143    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4_n_0
    SLICE_X60Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.199 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_2__4/O[0]
                         net (fo=17, routed)          0.401     7.600    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/O[0]
    SLICE_X62Y113        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.749 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[5]_i_13__4/O
                         net (fo=1, routed)           0.009     7.758    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[5]_i_13__4_n_0
    SLICE_X62Y113        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.948 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     7.974    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4_n_0
    SLICE_X62Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.030 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_2__4/O[0]
                         net (fo=17, routed)          0.347     8.377    design_1_i/ddr_interface_0/inst/m_controller_n_1102
    SLICE_X61Y113        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     8.527 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_13__4/O
                         net (fo=1, routed)           0.013     8.540    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4_0[0]
    SLICE_X61Y113        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.732 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     8.758    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4_n_0
    SLICE_X61Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.814 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_2__4/O[0]
                         net (fo=17, routed)          0.376     9.190    design_1_i/ddr_interface_0/inst/m_controller_n_1115
    SLICE_X62Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     9.314 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_13__4/O
                         net (fo=1, routed)           0.009     9.323    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_11__4[0]
    SLICE_X62Y116        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.513 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     9.539    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4_n_0
    SLICE_X62Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.595 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_2__4/O[0]
                         net (fo=17, routed)          0.256     9.851    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[3]_i_4__4[0]
    SLICE_X63Y114        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    10.001 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_13__4/O
                         net (fo=1, routed)           0.013    10.014    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_13__4_n_0
    SLICE_X63Y114        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.206 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    10.232    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.288 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_2__4/O[0]
                         net (fo=17, routed)          0.248    10.536    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_4__4[0]
    SLICE_X64Y114        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    10.685 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[1]_i_12__4/O
                         net (fo=1, routed)           0.016    10.701    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[1]_i_12__4_n_0
    SLICE_X64Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.891 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    10.917    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4_n_0
    SLICE_X64Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.973 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_2__4/O[0]
                         net (fo=16, routed)          0.233    11.206    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]_0[0]
    SLICE_X65Y112        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    11.256 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[1]_i_1__4/O
                         net (fo=1, routed)           0.050    11.306    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root0
    SLICE_X65Y112        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.600    11.768    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/clock
    SLICE_X65Y112        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]/C
                         clock pessimism              0.164    11.932    
                         clock uncertainty           -0.130    11.803    
    SLICE_X65Y112        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.828    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 4.683ns (51.108%)  route 4.480ns (48.892%))
  Logic Levels:           44  (CARRY8=29 LUT1=2 LUT2=6 LUT3=6 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.569ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.512ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.796     2.004    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/CLK
    DSP48E2_X4Y35        DSP_OUTPUT                                   r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[30])
                                                      0.223     2.227 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/DSP_OUTPUT_INST/P[30]
                         net (fo=20, routed)          0.353     2.580    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/P[10]
    SLICE_X54Y83         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.632 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_6__0/O
                         net (fo=1, routed)           0.016     2.648    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_6__0_n_0
    SLICE_X54Y83         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.220     2.868 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__0/CO[4]
                         net (fo=17, routed)          0.225     3.093    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[4]
    SLICE_X53Y83         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.216 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0/O
                         net (fo=1, routed)           0.021     3.237    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0_n_0
    SLICE_X53Y83         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     3.412 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__0/CO[7]
                         net (fo=17, routed)          0.261     3.673    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[3]
    SLICE_X52Y85         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.796 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_9__0/O
                         net (fo=1, routed)           0.007     3.803    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_9__0_n_0
    SLICE_X52Y85         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.956 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     3.982    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0_n_0
    SLICE_X52Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     4.046 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__0/CO[2]
                         net (fo=17, routed)          0.244     4.290    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[2]
    SLICE_X53Y84         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.341 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0/O
                         net (fo=1, routed)           0.025     4.366    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0_n_0
    SLICE_X53Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.529 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.555    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0_n_0
    SLICE_X53Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.639 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__0/CO[5]
                         net (fo=17, routed)          0.262     4.901    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[1]
    SLICE_X55Y86         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.050 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0/O
                         net (fo=1, routed)           0.008     5.058    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0_n_0
    SLICE_X55Y86         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.173 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     5.199    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0_n_0
    SLICE_X55Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.281 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__0/O[3]
                         net (fo=3, routed)           0.180     5.461    design_1_i/ddr_interface_0/inst/m_controller_n_509
    SLICE_X56Y88         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.584 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_8__0/O
                         net (fo=1, routed)           0.022     5.606    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_11__0[5]
    SLICE_X56Y88         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.765 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     5.791    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0_n_0
    SLICE_X56Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.847 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_2__0/O[0]
                         net (fo=17, routed)          0.261     6.108    design_1_i/ddr_interface_0/inst/m_controller_n_525
    SLICE_X57Y88         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     6.146 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_13__0/O
                         net (fo=1, routed)           0.013     6.159    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_11__0[0]
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.351 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.377    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0_n_0
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.433 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_2__0/O[0]
                         net (fo=17, routed)          0.257     6.690    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_13__0[0]
    SLICE_X58Y86         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.789 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0/O
                         net (fo=1, routed)           0.009     6.798    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0_n_0
    SLICE_X58Y86         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.952 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     6.978    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0_n_0
    SLICE_X58Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.993 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.019    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0_n_0
    SLICE_X58Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.075 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_2__0/O[0]
                         net (fo=17, routed)          0.299     7.374    design_1_i/ddr_interface_0/inst/m_controller_n_549
    SLICE_X57Y85         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     7.411 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_11__0/O
                         net (fo=1, routed)           0.021     7.432    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0_0[1]
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     7.593 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.619    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0_n_0
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.675 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_2__0/O[0]
                         net (fo=17, routed)          0.266     7.941    design_1_i/ddr_interface_0/inst/m_controller_n_569
    SLICE_X56Y85         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     8.029 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_10__0/O
                         net (fo=1, routed)           0.025     8.054    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[4]_i_11__0[1]
    SLICE_X56Y85         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.217 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     8.243    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0_n_0
    SLICE_X56Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.299 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_2__0/O[0]
                         net (fo=17, routed)          0.272     8.571    design_1_i/ddr_interface_0/inst/m_controller_n_582
    SLICE_X55Y83         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     8.670 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_17__0/O
                         net (fo=1, routed)           0.007     8.677    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[3]_i_19__0[2]
    SLICE_X55Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     8.830 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     8.856    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_5__0_n_0
    SLICE_X55Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.871 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     8.897    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0_n_0
    SLICE_X55Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.953 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_2__0/O[0]
                         net (fo=17, routed)          0.222     9.175    design_1_i/ddr_interface_0/inst/m_controller_n_595
    SLICE_X54Y87         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.300 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_12__0/O
                         net (fo=1, routed)           0.016     9.316    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_11__0[1]
    SLICE_X54Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.506 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     9.532    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0_n_0
    SLICE_X54Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.588 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_2__0/O[0]
                         net (fo=17, routed)          0.316     9.904    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[3]_i_4__0[0]
    SLICE_X53Y87         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.957 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_13__0/O
                         net (fo=1, routed)           0.013     9.970    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_13__0_n_0
    SLICE_X53Y87         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.162 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    10.188    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0_n_0
    SLICE_X53Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.244 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_2__0/O[0]
                         net (fo=17, routed)          0.196    10.440    design_1_i/ddr_interface_0/inst/m_controller_n_621
    SLICE_X52Y87         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    10.563 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_19__0/O
                         net (fo=1, routed)           0.010    10.573    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[0]_i_19__0[0]
    SLICE_X52Y87         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    10.728 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026    10.754    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0_n_0
    SLICE_X52Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.769 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    10.795    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0_n_0
    SLICE_X52Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.851 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_2__0/O[0]
                         net (fo=16, routed)          0.205    11.056    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]_0[0]
    SLICE_X54Y89         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    11.109 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[1]_i_1__0/O
                         net (fo=1, routed)           0.058    11.167    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root0
    SLICE_X54Y89         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.554    11.722    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/clock
    SLICE_X54Y89         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]/C
                         clock pessimism              0.165    11.887    
                         clock uncertainty           -0.130    11.757    
    SLICE_X54Y89         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.782    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]
  -------------------------------------------------------------------
                         required time                         11.782    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  0.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.096ns (53.631%)  route 0.083ns (46.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.709ns (routing 0.512ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.569ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.709     1.877    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y251        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y251        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.937 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=7, routed)           0.059     1.996    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[4]
    SLICE_X32Y251        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.032 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.024     2.056    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X32Y251        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.953     2.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y251        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.176     1.985    
    SLICE_X32Y251        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.045    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.095ns (53.977%)  route 0.081ns (46.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.709ns (routing 0.512ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.569ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.709     1.877    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y251        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y251        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.937 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=7, routed)           0.057     1.994    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[4]
    SLICE_X32Y251        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     2.029 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1/O
                         net (fo=1, routed)           0.024     2.053    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1_n_0
    SLICE_X32Y251        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.948     2.156    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y251        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.176     1.980    
    SLICE_X32Y251        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.040    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.060ns (24.292%)  route 0.187ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.703ns (routing 0.512ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.703     1.871    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y245        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.187     2.118    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.984     2.192    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X35Y244        RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.176     2.016    
    SLICE_X35Y244        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.104    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y36  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y36  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y38  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y38  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y37  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y37  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y36  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y36  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y36  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y36  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.204ns (11.902%)  route 1.510ns (88.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.247     3.633    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.553    11.721    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.101    11.822    
                         clock uncertainty           -0.130    11.692    
    SLICE_X51Y86         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.204ns (11.902%)  route 1.510ns (88.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.247     3.633    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.553    11.721    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.101    11.822    
                         clock uncertainty           -0.130    11.692    
    SLICE_X51Y86         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.204ns (11.902%)  route 1.510ns (88.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.247     3.633    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.553    11.721    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.101    11.822    
                         clock uncertainty           -0.130    11.692    
    SLICE_X51Y86         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.204ns (11.909%)  route 1.509ns (88.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.246     3.632    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.555    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.101    11.824    
                         clock uncertainty           -0.130    11.694    
    SLICE_X51Y86         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.628    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.204ns (11.909%)  route 1.509ns (88.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.246     3.632    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.555    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.101    11.824    
                         clock uncertainty           -0.130    11.694    
    SLICE_X51Y86         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.628    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.204ns (11.909%)  route 1.509ns (88.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.246     3.632    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.555    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.101    11.824    
                         clock uncertainty           -0.130    11.694    
    SLICE_X51Y86         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.628    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.204ns (11.909%)  route 1.509ns (88.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.246     3.632    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.555    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.101    11.824    
                         clock uncertainty           -0.130    11.694    
    SLICE_X51Y86         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.628    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.204ns (11.909%)  route 1.509ns (88.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.246     3.632    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X51Y86         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.555    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y86         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.101    11.824    
                         clock uncertainty           -0.130    11.694    
    SLICE_X51Y86         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.628    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.204ns (12.554%)  route 1.421ns (87.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.512ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.158     3.544    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X49Y87         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.549    11.717    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X49Y87         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.101    11.818    
                         clock uncertainty           -0.130    11.688    
    SLICE_X49Y87         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.622    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.204ns (12.554%)  route 1.421ns (87.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.569ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.512ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.711     1.919    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.000 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     2.263    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.386 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.158     3.544    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_alias
    SLICE_X49Y87         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.549    11.717    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X49Y87         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.101    11.818    
                         clock uncertainty           -0.130    11.688    
    SLICE_X49Y87         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    11.622    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  8.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.586%)  route 0.105ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.951ns (routing 0.311ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.352ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       0.951     1.090    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y148        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.130 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.105     1.235    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X52Y150        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.067     1.239    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X52Y150        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.113     1.126    
    SLICE_X52Y150        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.106    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.586%)  route 0.105ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.951ns (routing 0.311ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.352ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       0.951     1.090    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y148        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.130 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.105     1.235    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X52Y150        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.067     1.239    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X52Y150        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.113     1.126    
    SLICE_X52Y150        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.106    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.944ns (routing 0.311ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.352ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       0.944     1.083    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.123 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     1.218    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.073     1.245    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y145        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.142     1.103    
    SLICE_X51Y145        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.083    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.944ns (routing 0.311ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.352ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       0.944     1.083    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.123 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     1.218    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.073     1.245    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y145        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.142     1.103    
    SLICE_X51Y145        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.083    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.944ns (routing 0.311ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.352ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       0.944     1.083    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.123 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     1.218    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y145        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.073     1.245    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y145        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.142     1.103    
    SLICE_X51Y145        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.083    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.040ns (20.408%)  route 0.156ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.352ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       0.948     1.087    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y145        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.127 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.156     1.283    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X52Y144        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.077     1.249    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X52Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.113     1.136    
    SLICE_X52Y144        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.116    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.040ns (20.408%)  route 0.156ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.352ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       0.948     1.087    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y145        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.127 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.156     1.283    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X52Y144        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.077     1.249    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X52Y144        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.113     1.136    
    SLICE_X52Y144        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.116    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.054ns (32.335%)  route 0.113ns (67.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.047ns (routing 0.311ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.352ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.047     1.186    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y254        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y254        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.225 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.025     1.250    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y254        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.088     1.353    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y254        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.190     1.362    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y254        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.161     1.201    
    SLICE_X36Y254        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.181    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.054ns (32.335%)  route 0.113ns (67.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.047ns (routing 0.311ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.352ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.047     1.186    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y254        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y254        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.225 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.025     1.250    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y254        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.088     1.353    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y254        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.190     1.362    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y254        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.161     1.201    
    SLICE_X36Y254        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.181    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.054ns (32.335%)  route 0.113ns (67.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.047ns (routing 0.311ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.352ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.047     1.186    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y254        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y254        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.225 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.025     1.250    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y254        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.088     1.353    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y254        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=11313, routed)       1.190     1.362    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y254        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.161     1.201    
    SLICE_X36Y254        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.181    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.172    





