

================================================================
== Vivado HLS Report for 'biquadv2'
================================================================
* Date:           Sun Dec 22 21:59:44 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   40|   40|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   35|   35|         7|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!tmp_1)
	11  / (tmp_1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: inData_V_read (18)  [1/1] 1.00ns
.preheader82.preheader:8  %inData_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %inData_V)

ST_1: a2_a0_V_read (19)  [1/1] 1.00ns
.preheader82.preheader:9  %a2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a2_a0_V)

ST_1: a1_a0_V_read (20)  [1/1] 1.00ns
.preheader82.preheader:10  %a1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a1_a0_V)

ST_1: b2_a0_V_read (21)  [1/1] 1.00ns
.preheader82.preheader:11  %b2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b2_a0_V)

ST_1: b1_a0_V_read (22)  [1/1] 1.00ns
.preheader82.preheader:12  %b1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b1_a0_V)

ST_1: b0_a0_V_read (23)  [1/1] 1.00ns
.preheader82.preheader:13  %b0_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b0_a0_V)

ST_1: StgValue_19 (32)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:15
.preheader82.preheader:22  store i27 %b0_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 0), align 16

ST_1: StgValue_20 (33)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:16
.preheader82.preheader:23  store i27 %b1_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 1), align 4


 <State 2>: 2.32ns
ST_2: StgValue_21 (34)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:17
.preheader82.preheader:24  store i27 %b2_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 2), align 8

ST_2: StgValue_22 (35)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:18
.preheader82.preheader:25  store i27 %a1_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 3), align 4


 <State 3>: 2.32ns
ST_3: StgValue_23 (10)  [1/1] 0.00ns
.preheader82.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b0_a0_V), !map !99

ST_3: StgValue_24 (11)  [1/1] 0.00ns
.preheader82.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b1_a0_V), !map !105

ST_3: StgValue_25 (12)  [1/1] 0.00ns
.preheader82.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b2_a0_V), !map !109

ST_3: StgValue_26 (13)  [1/1] 0.00ns
.preheader82.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a1_a0_V), !map !113

ST_3: StgValue_27 (14)  [1/1] 0.00ns
.preheader82.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a2_a0_V), !map !117

ST_3: StgValue_28 (15)  [1/1] 0.00ns
.preheader82.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inData_V), !map !121

ST_3: StgValue_29 (16)  [1/1] 0.00ns
.preheader82.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outData_V), !map !125

ST_3: StgValue_30 (17)  [1/1] 0.00ns
.preheader82.preheader:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @biquadv2_str) nounwind

ST_3: StgValue_31 (24)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:5
.preheader82.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i24* %outData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_32 (25)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:6
.preheader82.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i24 %inData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_33 (26)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:7
.preheader82.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i27 %b0_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_34 (27)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:8
.preheader82.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i27 %b1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_35 (28)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:9
.preheader82.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i27 %b2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_36 (29)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:10
.preheader82.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i27 %a1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_37 (30)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:11
.preheader82.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i27 %a2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_38 (31)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:12
.preheader82.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_39 (36)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:19
.preheader82.preheader:26  store i27 %a2_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 4), align 16

ST_3: StgValue_40 (37)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:28
.preheader82.preheader:27  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 0), align 16

ST_3: StgValue_41 (38)  [1/1] 1.59ns  loc: Biquadv2/biquadv2.cpp:32
.preheader82.preheader:28  br label %0


 <State 4>: 2.32ns
ST_4: p_Val2_s (40)  [1/1] 0.00ns
:0  %p_Val2_s = phi i24 [ 0, %.preheader82.preheader ], [ %result_V, %_ifconv ]

ST_4: p_s (41)  [1/1] 0.00ns
:1  %p_s = phi i3 [ 0, %.preheader82.preheader ], [ %i_V, %_ifconv ]

ST_4: tmp_1 (42)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:32
:2  %tmp_1 = icmp eq i3 %p_s, -3

ST_4: empty (43)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: i_V (44)  [1/1] 2.26ns  loc: Biquadv2/biquadv2.cpp:32
:4  %i_V = add i3 %p_s, 1

ST_4: StgValue_47 (45)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:32
:5  br i1 %tmp_1, label %1, label %_ifconv

ST_4: tmp_2 (47)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:0  %tmp_2 = zext i3 %p_s to i32

ST_4: coeffs_V_addr (48)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:1  %coeffs_V_addr = getelementptr [5 x i27]* @coeffs_V, i32 0, i32 %tmp_2

ST_4: coeffs_V_load (49)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:2  %coeffs_V_load = load i27* %coeffs_V_addr, align 4

ST_4: samples_V_addr (51)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:4  %samples_V_addr = getelementptr [5 x i24]* @samples_V, i32 0, i32 %tmp_2

ST_4: samples_V_load_2 (52)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4

ST_4: samples_V_load (94)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:36
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_4: samples_V_load_1 (97)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:38
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 5>: 2.32ns
ST_5: coeffs_V_load (49)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:2  %coeffs_V_load = load i27* %coeffs_V_addr, align 4

ST_5: samples_V_load_2 (52)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4


 <State 6>: 8.42ns
ST_6: OP1_V (50)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:3  %OP1_V = sext i27 %coeffs_V_load to i51

ST_6: OP2_V (53)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:6  %OP2_V = sext i24 %samples_V_load_2 to i51

ST_6: p_Val2_1 (54)  [2/2] 8.42ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:7  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V


 <State 7>: 8.42ns
ST_7: p_Val2_1 (54)  [1/2] 8.42ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:7  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_7: tmp_10 (60)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:13  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_1, i32 23)


 <State 8>: 8.07ns
ST_8: tmp_7 (55)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:8  %tmp_7 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_s, i24 0)

ST_8: tmp_7_cast (56)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:9  %tmp_7_cast = sext i48 %tmp_7 to i51

ST_8: p_Val2_2 (57)  [1/1] 3.40ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:10  %p_Val2_2 = add i51 %tmp_7_cast, %p_Val2_1

ST_8: signbit (58)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:11  %signbit = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 50)

ST_8: p_Val2_3 (59)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:12  %p_Val2_3 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_2, i32 24, i32 47)

ST_8: tmp_4 (61)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:14  %tmp_4 = zext i1 %tmp_10 to i24

ST_8: tmp_11 (62)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node carry)
_ifconv:15  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 47)

ST_8: p_Val2_4 (63)  [1/1] 2.60ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:16  %p_Val2_4 = add i24 %p_Val2_3, %tmp_4

ST_8: newsignbit (64)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:17  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_4, i32 23)

ST_8: tmp_s (65)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node carry)
_ifconv:18  %tmp_s = xor i1 %newsignbit, true

ST_8: carry (66)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:19  %carry = and i1 %tmp_11, %tmp_s

ST_8: tmp_6 (68)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:21  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_2, i32 49, i32 50)

ST_8: Range2_all_ones (69)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:22  %Range2_all_ones = icmp eq i2 %tmp_6, -1

ST_8: tmp_8 (70)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:23  %tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_2, i32 48, i32 50)

ST_8: Range1_all_ones (71)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:24  %Range1_all_ones = icmp eq i3 %tmp_8, -1

ST_8: Range1_all_zeros (72)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:25  %Range1_all_zeros = icmp eq i3 %tmp_8, 0


 <State 9>: 6.21ns
ST_9: tmp_13 (67)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:20  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 48)

ST_9: deleted_zeros (73)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:26  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_9: tmp_5 (74)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:27  %tmp_5 = xor i1 %tmp_13, true

ST_9: p_41_i_i (75)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %p_41_i_i = and i1 %Range2_all_ones, %tmp_5

ST_9: deleted_ones (76)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:29  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_9: p_38_i_i (77)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:30  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_9: p_not_i_i (78)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

ST_9: brmerge_i_i (79)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_9: tmp_9 (80)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:33  %tmp_9 = xor i1 %signbit, true

ST_9: overflow (81)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_9

ST_9: brmerge40_demorgan_i (82)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:35  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_9: tmp_demorgan (83)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node underflow)
_ifconv:36  %tmp_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_9: tmp (84)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node underflow)
_ifconv:37  %tmp = xor i1 %tmp_demorgan, true

ST_9: underflow (85)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:38  %underflow = and i1 %signbit, %tmp

ST_9: brmerge_i_i_i (86)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 10>: 4.14ns
ST_10: tmp1 (87)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node result_V)
_ifconv:40  %tmp1 = or i1 %brmerge40_demorgan_i, %tmp_9

ST_10: underflow_not (88)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node result_V)
_ifconv:41  %underflow_not = or i1 %tmp1, %p_38_i_i

ST_10: p_Val2_4_mux (89)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:42  %p_Val2_4_mux = select i1 %brmerge_i_i_i, i24 8388607, i24 %p_Val2_4

ST_10: p_Val2_4_4 (90)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node result_V)
_ifconv:43  %p_Val2_4_4 = select i1 %underflow, i24 -8388608, i24 %p_Val2_4

ST_10: result_V (91)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:44  %result_V = select i1 %underflow_not, i24 %p_Val2_4_mux, i24 %p_Val2_4_4

ST_10: StgValue_98 (92)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:32
_ifconv:45  br label %0


 <State 11>: 4.64ns
ST_11: samples_V_load (94)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:36
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_11: StgValue_100 (95)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:36
:1  store i24 %samples_V_load, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 4), align 16

ST_11: StgValue_101 (96)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:37
:2  store i24 %p_Val2_s, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_11: samples_V_load_1 (97)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:38
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 12>: 2.32ns
ST_12: StgValue_103 (98)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:38
:4  store i24 %samples_V_load_1, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 2), align 8

ST_12: StgValue_104 (99)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:39
:5  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4

ST_12: StgValue_105 (100)  [1/1] 1.00ns  loc: Biquadv2/biquadv2.cpp:41
:6  call void @_ssdm_op_Write.s_axilite.i24P(i24* %outData_V, i24 %p_Val2_s)

ST_12: StgValue_106 (101)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:42
:7  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	s_axi read on port 'b1_a0_V' [22]  (1 ns)
	'store' operation (Biquadv2/biquadv2.cpp:16) of variable 'op.V' on array 'coeffs_V' [33]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'store' operation (Biquadv2/biquadv2.cpp:17) of variable 'op.V' on array 'coeffs_V' [34]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation (Biquadv2/biquadv2.cpp:19) of variable 'op.V' on array 'coeffs_V' [36]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', Biquadv2/biquadv2.cpp:32) [41]  (0 ns)
	'getelementptr' operation ('samples_V_addr', Biquadv2/biquadv2.cpp:33) [51]  (0 ns)
	'load' operation ('samples_V_load_2', Biquadv2/biquadv2.cpp:33) on array 'samples_V' [52]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('coeffs_V_load', Biquadv2/biquadv2.cpp:33) on array 'coeffs_V' [49]  (2.32 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Biquadv2/biquadv2.cpp:33) [54]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Biquadv2/biquadv2.cpp:33) [54]  (8.42 ns)

 <State 8>: 8.07ns
The critical path consists of the following:
	'add' operation ('__Val2__', Biquadv2/biquadv2.cpp:33) [57]  (3.4 ns)
	'add' operation ('__Val2__', Biquadv2/biquadv2.cpp:33) [63]  (2.6 ns)
	'xor' operation ('tmp_s', Biquadv2/biquadv2.cpp:33) [65]  (0 ns)
	'and' operation ('carry', Biquadv2/biquadv2.cpp:33) [66]  (2.07 ns)

 <State 9>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_5', Biquadv2/biquadv2.cpp:33) [74]  (0 ns)
	'and' operation ('p_41_i_i', Biquadv2/biquadv2.cpp:33) [75]  (0 ns)
	'select' operation ('deleted_ones', Biquadv2/biquadv2.cpp:33) [76]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', Biquadv2/biquadv2.cpp:33) [82]  (2.07 ns)
	'or' operation ('tmp_demorgan', Biquadv2/biquadv2.cpp:33) [83]  (0 ns)
	'xor' operation ('tmp', Biquadv2/biquadv2.cpp:33) [84]  (0 ns)
	'and' operation ('underflow', Biquadv2/biquadv2.cpp:33) [85]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', Biquadv2/biquadv2.cpp:33) [86]  (2.07 ns)

 <State 10>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_4_mux', Biquadv2/biquadv2.cpp:33) [89]  (2.07 ns)
	'select' operation ('result.V', Biquadv2/biquadv2.cpp:33) [91]  (2.07 ns)

 <State 11>: 4.64ns
The critical path consists of the following:
	'load' operation ('samples_V_load', Biquadv2/biquadv2.cpp:36) on array 'samples_V' [94]  (2.32 ns)
	'store' operation (Biquadv2/biquadv2.cpp:36) of variable 'samples_V_load', Biquadv2/biquadv2.cpp:36 on array 'samples_V' [95]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'store' operation (Biquadv2/biquadv2.cpp:38) of variable 'samples_V_load_1', Biquadv2/biquadv2.cpp:38 on array 'samples_V' [98]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
