#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x942aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x91b6e0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x943da0 .functor NOT 1, L_0x96d260, C4<0>, C4<0>, C4<0>;
L_0x96d040 .functor XOR 2, L_0x96cf00, L_0x96cfa0, C4<00>, C4<00>;
L_0x96d150 .functor XOR 2, L_0x96d040, L_0x96d0b0, C4<00>, C4<00>;
v0x96a250_0 .net "Y1_dut", 0 0, L_0x96bee0;  1 drivers
v0x96a310_0 .net "Y1_ref", 0 0, L_0x9205f0;  1 drivers
v0x96a3b0_0 .net "Y3_dut", 0 0, L_0x96cb00;  1 drivers
v0x96a480_0 .net "Y3_ref", 0 0, L_0x96b8e0;  1 drivers
v0x96a550_0 .net *"_ivl_10", 1 0, L_0x96d0b0;  1 drivers
v0x96a640_0 .net *"_ivl_12", 1 0, L_0x96d150;  1 drivers
v0x96a6e0_0 .net *"_ivl_2", 1 0, L_0x96ce60;  1 drivers
v0x96a7a0_0 .net *"_ivl_4", 1 0, L_0x96cf00;  1 drivers
v0x96a880_0 .net *"_ivl_6", 1 0, L_0x96cfa0;  1 drivers
v0x96a960_0 .net *"_ivl_8", 1 0, L_0x96d040;  1 drivers
v0x96aa40_0 .var "clk", 0 0;
v0x96aae0_0 .var/2u "stats1", 223 0;
v0x96aba0_0 .var/2u "strobe", 0 0;
v0x96ac60_0 .net "tb_match", 0 0, L_0x96d260;  1 drivers
v0x96ad30_0 .net "tb_mismatch", 0 0, L_0x943da0;  1 drivers
v0x96add0_0 .net "w", 0 0, v0x968770_0;  1 drivers
v0x96ae70_0 .net "y", 5 0, v0x968810_0;  1 drivers
L_0x96ce60 .concat [ 1 1 0 0], L_0x96b8e0, L_0x9205f0;
L_0x96cf00 .concat [ 1 1 0 0], L_0x96b8e0, L_0x9205f0;
L_0x96cfa0 .concat [ 1 1 0 0], L_0x96cb00, L_0x96bee0;
L_0x96d0b0 .concat [ 1 1 0 0], L_0x96b8e0, L_0x9205f0;
L_0x96d260 .cmp/eeq 2, L_0x96ce60, L_0x96d150;
S_0x91b360 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x91b6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x9205f0 .functor AND 1, L_0x96b090, v0x968770_0, C4<1>, C4<1>;
L_0x936140 .functor OR 1, L_0x96b250, L_0x96b2f0, C4<0>, C4<0>;
L_0x943e10 .functor OR 1, L_0x936140, L_0x96b410, C4<0>, C4<0>;
L_0x96b730 .functor OR 1, L_0x943e10, L_0x96b580, C4<0>, C4<0>;
L_0x96b870 .functor NOT 1, v0x968770_0, C4<0>, C4<0>, C4<0>;
L_0x96b8e0 .functor AND 1, L_0x96b730, L_0x96b870, C4<1>, C4<1>;
v0x943f10_0 .net "Y1", 0 0, L_0x9205f0;  alias, 1 drivers
v0x943fb0_0 .net "Y3", 0 0, L_0x96b8e0;  alias, 1 drivers
v0x920700_0 .net *"_ivl_1", 0 0, L_0x96b090;  1 drivers
v0x9207d0_0 .net *"_ivl_11", 0 0, L_0x96b410;  1 drivers
v0x967780_0 .net *"_ivl_12", 0 0, L_0x943e10;  1 drivers
v0x9678b0_0 .net *"_ivl_15", 0 0, L_0x96b580;  1 drivers
v0x967990_0 .net *"_ivl_16", 0 0, L_0x96b730;  1 drivers
v0x967a70_0 .net *"_ivl_18", 0 0, L_0x96b870;  1 drivers
v0x967b50_0 .net *"_ivl_5", 0 0, L_0x96b250;  1 drivers
v0x967cc0_0 .net *"_ivl_7", 0 0, L_0x96b2f0;  1 drivers
v0x967da0_0 .net *"_ivl_8", 0 0, L_0x936140;  1 drivers
v0x967e80_0 .net "w", 0 0, v0x968770_0;  alias, 1 drivers
v0x967f40_0 .net "y", 5 0, v0x968810_0;  alias, 1 drivers
L_0x96b090 .part v0x968810_0, 0, 1;
L_0x96b250 .part v0x968810_0, 1, 1;
L_0x96b2f0 .part v0x968810_0, 2, 1;
L_0x96b410 .part v0x968810_0, 4, 1;
L_0x96b580 .part v0x968810_0, 5, 1;
S_0x9680a0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x91b6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x968300_0 .net "clk", 0 0, v0x96aa40_0;  1 drivers
v0x9683e0_0 .var/2s "errored1", 31 0;
v0x9684c0_0 .var/2s "onehot_error", 31 0;
v0x968580_0 .net "tb_match", 0 0, L_0x96d260;  alias, 1 drivers
v0x968640_0 .var/2s "temp", 31 0;
v0x968770_0 .var "w", 0 0;
v0x968810_0 .var "y", 5 0;
E_0x92f7f0/0 .event negedge, v0x968300_0;
E_0x92f7f0/1 .event posedge, v0x968300_0;
E_0x92f7f0 .event/or E_0x92f7f0/0, E_0x92f7f0/1;
S_0x968910 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x91b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x96bee0 .functor AND 1, L_0x96ba80, v0x968770_0, C4<1>, C4<1>;
L_0x96bff0 .functor NOT 1, v0x968770_0, C4<0>, C4<0>, C4<0>;
L_0x96c060 .functor AND 1, L_0x96bb20, L_0x96bff0, C4<1>, C4<1>;
L_0x96c170 .functor NOT 1, v0x968770_0, C4<0>, C4<0>, C4<0>;
L_0x96c320 .functor AND 1, L_0x96bbc0, L_0x96c170, C4<1>, C4<1>;
L_0x96c430 .functor OR 1, L_0x96c060, L_0x96c320, C4<0>, C4<0>;
L_0x96c580 .functor NOT 1, v0x968770_0, C4<0>, C4<0>, C4<0>;
L_0x96c5f0 .functor AND 1, L_0x96bc60, L_0x96c580, C4<1>, C4<1>;
L_0x96c750 .functor OR 1, L_0x96c430, L_0x96c5f0, C4<0>, C4<0>;
L_0x96c860 .functor NOT 1, v0x968770_0, C4<0>, C4<0>, C4<0>;
L_0x96c930 .functor AND 1, L_0x96bd30, L_0x96c860, C4<1>, C4<1>;
L_0x96c9f0 .functor OR 1, L_0x96c750, L_0x96c930, C4<0>, C4<0>;
L_0x96cb70 .functor NOT 1, v0x968770_0, C4<0>, C4<0>, C4<0>;
L_0x96cbe0 .functor AND 1, L_0x96bdd0, L_0x96cb70, C4<1>, C4<1>;
L_0x96cb00 .functor OR 1, L_0x96c9f0, L_0x96cbe0, C4<0>, C4<0>;
v0x968bb0_0 .net "A", 0 0, L_0x96ba80;  1 drivers
v0x968c70_0 .net "B", 0 0, L_0x96bb20;  1 drivers
v0x968d30_0 .net "C", 0 0, L_0x96bbc0;  1 drivers
v0x968e00_0 .net "D", 0 0, L_0x96bc60;  1 drivers
v0x968ec0_0 .net "E", 0 0, L_0x96bd30;  1 drivers
v0x968fd0_0 .net "F", 0 0, L_0x96bdd0;  1 drivers
v0x969090_0 .net "Y1", 0 0, L_0x96bee0;  alias, 1 drivers
v0x969150_0 .net "Y3", 0 0, L_0x96cb00;  alias, 1 drivers
v0x969210_0 .net *"_ivl_14", 0 0, L_0x96bff0;  1 drivers
v0x969380_0 .net *"_ivl_16", 0 0, L_0x96c060;  1 drivers
v0x969460_0 .net *"_ivl_18", 0 0, L_0x96c170;  1 drivers
v0x969540_0 .net *"_ivl_20", 0 0, L_0x96c320;  1 drivers
v0x969620_0 .net *"_ivl_22", 0 0, L_0x96c430;  1 drivers
v0x969700_0 .net *"_ivl_24", 0 0, L_0x96c580;  1 drivers
v0x9697e0_0 .net *"_ivl_26", 0 0, L_0x96c5f0;  1 drivers
v0x9698c0_0 .net *"_ivl_28", 0 0, L_0x96c750;  1 drivers
v0x9699a0_0 .net *"_ivl_30", 0 0, L_0x96c860;  1 drivers
v0x969a80_0 .net *"_ivl_32", 0 0, L_0x96c930;  1 drivers
v0x969b60_0 .net *"_ivl_34", 0 0, L_0x96c9f0;  1 drivers
v0x969c40_0 .net *"_ivl_36", 0 0, L_0x96cb70;  1 drivers
v0x969d20_0 .net *"_ivl_38", 0 0, L_0x96cbe0;  1 drivers
v0x969e00_0 .net "w", 0 0, v0x968770_0;  alias, 1 drivers
v0x969ea0_0 .net "y", 5 0, v0x968810_0;  alias, 1 drivers
L_0x96ba80 .part v0x968810_0, 0, 1;
L_0x96bb20 .part v0x968810_0, 1, 1;
L_0x96bbc0 .part v0x968810_0, 2, 1;
L_0x96bc60 .part v0x968810_0, 3, 1;
L_0x96bd30 .part v0x968810_0, 4, 1;
L_0x96bdd0 .part v0x968810_0, 5, 1;
S_0x96a030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x91b6e0;
 .timescale -12 -12;
E_0x92f340 .event anyedge, v0x96aba0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x96aba0_0;
    %nor/r;
    %assign/vec4 v0x96aba0_0, 0;
    %wait E_0x92f340;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9680a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9683e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9684c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x9680a0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x92f7f0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x968810_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x968770_0, 0;
    %load/vec4 v0x968580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9684c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9684c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9683e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x92f7f0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x968640_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x968640_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x968640_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x968640_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x968640_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x968640_0;
    %pad/s 6;
    %assign/vec4 v0x968810_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x968770_0, 0;
    %load/vec4 v0x968580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9683e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9683e0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x9684c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x9683e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x9684c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x9683e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x91b6e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96aa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96aba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x91b6e0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x96aa40_0;
    %inv;
    %store/vec4 v0x96aa40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x91b6e0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x968300_0, v0x96ad30_0, v0x96ae70_0, v0x96add0_0, v0x96a310_0, v0x96a250_0, v0x96a480_0, v0x96a3b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x91b6e0;
T_6 ;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x91b6e0;
T_7 ;
    %wait E_0x92f7f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x96aae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96aae0_0, 4, 32;
    %load/vec4 v0x96ac60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96aae0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x96aae0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96aae0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x96a310_0;
    %load/vec4 v0x96a310_0;
    %load/vec4 v0x96a250_0;
    %xor;
    %load/vec4 v0x96a310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96aae0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96aae0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x96a480_0;
    %load/vec4 v0x96a480_0;
    %load/vec4 v0x96a3b0_0;
    %xor;
    %load/vec4 v0x96a480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96aae0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x96aae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96aae0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/2012_q2b/iter0/response10/top_module.sv";
