# RISC-V Architecture in VHDL
This is a project for the "Advanced Logic Design" course of the University of Trento