
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//talk_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402260 <.init>:
  402260:	stp	x29, x30, [sp, #-16]!
  402264:	mov	x29, sp
  402268:	bl	402930 <setlocale@plt+0x60>
  40226c:	ldp	x29, x30, [sp], #16
  402270:	ret

Disassembly of section .plt:

0000000000402280 <memcpy@plt-0x20>:
  402280:	stp	x16, x30, [sp, #-16]!
  402284:	adrp	x16, 420000 <argp_failure@@Base+0x14cdc>
  402288:	ldr	x17, [x16, #4088]
  40228c:	add	x16, x16, #0xff8
  402290:	br	x17
  402294:	nop
  402298:	nop
  40229c:	nop

00000000004022a0 <memcpy@plt>:
  4022a0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4022a4:	ldr	x17, [x16]
  4022a8:	add	x16, x16, #0x0
  4022ac:	br	x17

00000000004022b0 <memmove@plt>:
  4022b0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #8]
  4022b8:	add	x16, x16, #0x8
  4022bc:	br	x17

00000000004022c0 <gai_strerror@plt>:
  4022c0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #16]
  4022c8:	add	x16, x16, #0x10
  4022cc:	br	x17

00000000004022d0 <sendto@plt>:
  4022d0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #24]
  4022d8:	add	x16, x16, #0x18
  4022dc:	br	x17

00000000004022e0 <freeaddrinfo@plt>:
  4022e0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #32]
  4022e8:	add	x16, x16, #0x20
  4022ec:	br	x17

00000000004022f0 <fwrite_unlocked@plt>:
  4022f0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #40]
  4022f8:	add	x16, x16, #0x28
  4022fc:	br	x17

0000000000402300 <strlen@plt>:
  402300:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #48]
  402308:	add	x16, x16, #0x30
  40230c:	br	x17

0000000000402310 <fputs@plt>:
  402310:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #56]
  402318:	add	x16, x16, #0x38
  40231c:	br	x17

0000000000402320 <exit@plt>:
  402320:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #64]
  402328:	add	x16, x16, #0x40
  40232c:	br	x17

0000000000402330 <_setjmp@plt>:
  402330:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #72]
  402338:	add	x16, x16, #0x48
  40233c:	br	x17

0000000000402340 <error@plt>:
  402340:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #80]
  402348:	add	x16, x16, #0x50
  40234c:	br	x17

0000000000402350 <perror@plt>:
  402350:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #88]
  402358:	add	x16, x16, #0x58
  40235c:	br	x17

0000000000402360 <flockfile@plt>:
  402360:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #96]
  402368:	add	x16, x16, #0x60
  40236c:	br	x17

0000000000402370 <listen@plt>:
  402370:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #104]
  402378:	add	x16, x16, #0x68
  40237c:	br	x17

0000000000402380 <htonl@plt>:
  402380:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #112]
  402388:	add	x16, x16, #0x70
  40238c:	br	x17

0000000000402390 <getnameinfo@plt>:
  402390:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #120]
  402398:	add	x16, x16, #0x78
  40239c:	br	x17

00000000004023a0 <bind@plt>:
  4023a0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #128]
  4023a8:	add	x16, x16, #0x80
  4023ac:	br	x17

00000000004023b0 <ntohl@plt>:
  4023b0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #136]
  4023b8:	add	x16, x16, #0x88
  4023bc:	br	x17

00000000004023c0 <waddch@plt>:
  4023c0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #144]
  4023c8:	add	x16, x16, #0x90
  4023cc:	br	x17

00000000004023d0 <getuid@plt>:
  4023d0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #152]
  4023d8:	add	x16, x16, #0x98
  4023dc:	br	x17

00000000004023e0 <cbreak@plt>:
  4023e0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #160]
  4023e8:	add	x16, x16, #0xa0
  4023ec:	br	x17

00000000004023f0 <fputc@plt>:
  4023f0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #168]
  4023f8:	add	x16, x16, #0xa8
  4023fc:	br	x17

0000000000402400 <qsort@plt>:
  402400:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #176]
  402408:	add	x16, x16, #0xb0
  40240c:	br	x17

0000000000402410 <tcgetattr@plt>:
  402410:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #184]
  402418:	add	x16, x16, #0xb8
  40241c:	br	x17

0000000000402420 <fileno@plt>:
  402420:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #192]
  402428:	add	x16, x16, #0xc0
  40242c:	br	x17

0000000000402430 <wborder@plt>:
  402430:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #200]
  402438:	add	x16, x16, #0xc8
  40243c:	br	x17

0000000000402440 <putc_unlocked@plt>:
  402440:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #208]
  402448:	add	x16, x16, #0xd0
  40244c:	br	x17

0000000000402450 <wclrtoeol@plt>:
  402450:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #216]
  402458:	add	x16, x16, #0xd8
  40245c:	br	x17

0000000000402460 <signal@plt>:
  402460:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #224]
  402468:	add	x16, x16, #0xe0
  40246c:	br	x17

0000000000402470 <atoi@plt>:
  402470:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #232]
  402478:	add	x16, x16, #0xe8
  40247c:	br	x17

0000000000402480 <getpid@plt>:
  402480:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #240]
  402488:	add	x16, x16, #0xf0
  40248c:	br	x17

0000000000402490 <ntohs@plt>:
  402490:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #248]
  402498:	add	x16, x16, #0xf8
  40249c:	br	x17

00000000004024a0 <malloc@plt>:
  4024a0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #256]
  4024a8:	add	x16, x16, #0x100
  4024ac:	br	x17

00000000004024b0 <wrefresh@plt>:
  4024b0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #264]
  4024b8:	add	x16, x16, #0x108
  4024bc:	br	x17

00000000004024c0 <initscr@plt>:
  4024c0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #272]
  4024c8:	add	x16, x16, #0x110
  4024cc:	br	x17

00000000004024d0 <funlockfile@plt>:
  4024d0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #280]
  4024d8:	add	x16, x16, #0x118
  4024dc:	br	x17

00000000004024e0 <strncmp@plt>:
  4024e0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #288]
  4024e8:	add	x16, x16, #0x120
  4024ec:	br	x17

00000000004024f0 <newwin@plt>:
  4024f0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #296]
  4024f8:	add	x16, x16, #0x128
  4024fc:	br	x17

0000000000402500 <__libc_start_main@plt>:
  402500:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #304]
  402508:	add	x16, x16, #0x130
  40250c:	br	x17

0000000000402510 <memset@plt>:
  402510:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #312]
  402518:	add	x16, x16, #0x138
  40251c:	br	x17

0000000000402520 <sleep@plt>:
  402520:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #320]
  402528:	add	x16, x16, #0x140
  40252c:	br	x17

0000000000402530 <accept@plt>:
  402530:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #328]
  402538:	add	x16, x16, #0x148
  40253c:	br	x17

0000000000402540 <strerror_r@plt>:
  402540:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #336]
  402548:	add	x16, x16, #0x150
  40254c:	br	x17

0000000000402550 <strcasecmp@plt>:
  402550:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #344]
  402558:	add	x16, x16, #0x158
  40255c:	br	x17

0000000000402560 <realloc@plt>:
  402560:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #352]
  402568:	add	x16, x16, #0x160
  40256c:	br	x17

0000000000402570 <htons@plt>:
  402570:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #360]
  402578:	add	x16, x16, #0x168
  40257c:	br	x17

0000000000402580 <winch@plt>:
  402580:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #368]
  402588:	add	x16, x16, #0x170
  40258c:	br	x17

0000000000402590 <beep@plt>:
  402590:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #376]
  402598:	add	x16, x16, #0x178
  40259c:	br	x17

00000000004025a0 <strdup@plt>:
  4025a0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #384]
  4025a8:	add	x16, x16, #0x180
  4025ac:	br	x17

00000000004025b0 <strerror@plt>:
  4025b0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #392]
  4025b8:	add	x16, x16, #0x188
  4025bc:	br	x17

00000000004025c0 <close@plt>:
  4025c0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #400]
  4025c8:	add	x16, x16, #0x190
  4025cc:	br	x17

00000000004025d0 <sigaction@plt>:
  4025d0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #408]
  4025d8:	add	x16, x16, #0x198
  4025dc:	br	x17

00000000004025e0 <strrchr@plt>:
  4025e0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #416]
  4025e8:	add	x16, x16, #0x1a0
  4025ec:	br	x17

00000000004025f0 <recv@plt>:
  4025f0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #424]
  4025f8:	add	x16, x16, #0x1a8
  4025fc:	br	x17

0000000000402600 <__gmon_start__@plt>:
  402600:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #432]
  402608:	add	x16, x16, #0x1b0
  40260c:	br	x17

0000000000402610 <write@plt>:
  402610:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #440]
  402618:	add	x16, x16, #0x1b8
  40261c:	br	x17

0000000000402620 <abort@plt>:
  402620:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #448]
  402628:	add	x16, x16, #0x1c0
  40262c:	br	x17

0000000000402630 <puts@plt>:
  402630:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #456]
  402638:	add	x16, x16, #0x1c8
  40263c:	br	x17

0000000000402640 <strcmp@plt>:
  402640:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #464]
  402648:	add	x16, x16, #0x1d0
  40264c:	br	x17

0000000000402650 <getpwuid@plt>:
  402650:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #472]
  402658:	add	x16, x16, #0x1d8
  40265c:	br	x17

0000000000402660 <wprintw@plt>:
  402660:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #480]
  402668:	add	x16, x16, #0x1e0
  40266c:	br	x17

0000000000402670 <__ctype_b_loc@plt>:
  402670:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #488]
  402678:	add	x16, x16, #0x1e8
  40267c:	br	x17

0000000000402680 <free@plt>:
  402680:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #496]
  402688:	add	x16, x16, #0x1f0
  40268c:	br	x17

0000000000402690 <mempcpy@plt>:
  402690:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #504]
  402698:	add	x16, x16, #0x1f8
  40269c:	br	x17

00000000004026a0 <connect@plt>:
  4026a0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #512]
  4026a8:	add	x16, x16, #0x200
  4026ac:	br	x17

00000000004026b0 <strndup@plt>:
  4026b0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #520]
  4026b8:	add	x16, x16, #0x208
  4026bc:	br	x17

00000000004026c0 <strchr@plt>:
  4026c0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #528]
  4026c8:	add	x16, x16, #0x210
  4026cc:	br	x17

00000000004026d0 <setitimer@plt>:
  4026d0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #536]
  4026d8:	add	x16, x16, #0x218
  4026dc:	br	x17

00000000004026e0 <fwrite@plt>:
  4026e0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #544]
  4026e8:	add	x16, x16, #0x220
  4026ec:	br	x17

00000000004026f0 <scrollok@plt>:
  4026f0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #552]
  4026f8:	add	x16, x16, #0x228
  4026fc:	br	x17

0000000000402700 <socket@plt>:
  402700:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #560]
  402708:	add	x16, x16, #0x230
  40270c:	br	x17

0000000000402710 <endwin@plt>:
  402710:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #568]
  402718:	add	x16, x16, #0x238
  40271c:	br	x17

0000000000402720 <wgetch@plt>:
  402720:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #576]
  402728:	add	x16, x16, #0x240
  40272c:	br	x17

0000000000402730 <wclear@plt>:
  402730:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #584]
  402738:	add	x16, x16, #0x248
  40273c:	br	x17

0000000000402740 <getaddrinfo@plt>:
  402740:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #592]
  402748:	add	x16, x16, #0x250
  40274c:	br	x17

0000000000402750 <read@plt>:
  402750:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #600]
  402758:	add	x16, x16, #0x258
  40275c:	br	x17

0000000000402760 <memchr@plt>:
  402760:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #608]
  402768:	add	x16, x16, #0x260
  40276c:	br	x17

0000000000402770 <isatty@plt>:
  402770:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #616]
  402778:	add	x16, x16, #0x268
  40277c:	br	x17

0000000000402780 <gethostname@plt>:
  402780:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #624]
  402788:	add	x16, x16, #0x270
  40278c:	br	x17

0000000000402790 <select@plt>:
  402790:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #632]
  402798:	add	x16, x16, #0x278
  40279c:	br	x17

00000000004027a0 <noecho@plt>:
  4027a0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #640]
  4027a8:	add	x16, x16, #0x280
  4027ac:	br	x17

00000000004027b0 <strchrnul@plt>:
  4027b0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #648]
  4027b8:	add	x16, x16, #0x288
  4027bc:	br	x17

00000000004027c0 <vsnprintf@plt>:
  4027c0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #656]
  4027c8:	add	x16, x16, #0x290
  4027cc:	br	x17

00000000004027d0 <fputs_unlocked@plt>:
  4027d0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #664]
  4027d8:	add	x16, x16, #0x298
  4027dc:	br	x17

00000000004027e0 <longjmp@plt>:
  4027e0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #672]
  4027e8:	add	x16, x16, #0x2a0
  4027ec:	br	x17

00000000004027f0 <strncpy@plt>:
  4027f0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #680]
  4027f8:	add	x16, x16, #0x2a8
  4027fc:	br	x17

0000000000402800 <sigaddset@plt>:
  402800:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #688]
  402808:	add	x16, x16, #0x2b0
  40280c:	br	x17

0000000000402810 <wmove@plt>:
  402810:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #696]
  402818:	add	x16, x16, #0x2b8
  40281c:	br	x17

0000000000402820 <vfprintf@plt>:
  402820:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #704]
  402828:	add	x16, x16, #0x2c0
  40282c:	br	x17

0000000000402830 <printf@plt>:
  402830:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #712]
  402838:	add	x16, x16, #0x2c8
  40283c:	br	x17

0000000000402840 <__assert_fail@plt>:
  402840:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #720]
  402848:	add	x16, x16, #0x2d0
  40284c:	br	x17

0000000000402850 <__errno_location@plt>:
  402850:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #728]
  402858:	add	x16, x16, #0x2d8
  40285c:	br	x17

0000000000402860 <tolower@plt>:
  402860:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #736]
  402868:	add	x16, x16, #0x2e0
  40286c:	br	x17

0000000000402870 <getenv@plt>:
  402870:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #744]
  402878:	add	x16, x16, #0x2e8
  40287c:	br	x17

0000000000402880 <getsockname@plt>:
  402880:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #752]
  402888:	add	x16, x16, #0x2f0
  40288c:	br	x17

0000000000402890 <getservbyname@plt>:
  402890:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #760]
  402898:	add	x16, x16, #0x2f8
  40289c:	br	x17

00000000004028a0 <getlogin@plt>:
  4028a0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #768]
  4028a8:	add	x16, x16, #0x300
  4028ac:	br	x17

00000000004028b0 <fprintf@plt>:
  4028b0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #776]
  4028b8:	add	x16, x16, #0x308
  4028bc:	br	x17

00000000004028c0 <ioctl@plt>:
  4028c0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #784]
  4028c8:	add	x16, x16, #0x310
  4028cc:	br	x17

00000000004028d0 <setlocale@plt>:
  4028d0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #792]
  4028d8:	add	x16, x16, #0x318
  4028dc:	br	x17

Disassembly of section .text:

00000000004028e0 <argp_parse@@Base-0x42e0>:
  4028e0:	mov	x29, #0x0                   	// #0
  4028e4:	mov	x30, #0x0                   	// #0
  4028e8:	mov	x5, x0
  4028ec:	ldr	x1, [sp]
  4028f0:	add	x2, sp, #0x8
  4028f4:	mov	x6, sp
  4028f8:	movz	x0, #0x0, lsl #48
  4028fc:	movk	x0, #0x0, lsl #32
  402900:	movk	x0, #0x40, lsl #16
  402904:	movk	x0, #0x50e0
  402908:	movz	x3, #0x0, lsl #48
  40290c:	movk	x3, #0x0, lsl #32
  402910:	movk	x3, #0x40, lsl #16
  402914:	movk	x3, #0xde60
  402918:	movz	x4, #0x0, lsl #48
  40291c:	movk	x4, #0x0, lsl #32
  402920:	movk	x4, #0x40, lsl #16
  402924:	movk	x4, #0xdee0
  402928:	bl	402500 <__libc_start_main@plt>
  40292c:	bl	402620 <abort@plt>
  402930:	adrp	x0, 420000 <argp_failure@@Base+0x14cdc>
  402934:	ldr	x0, [x0, #4064]
  402938:	cbz	x0, 402940 <setlocale@plt+0x70>
  40293c:	b	402600 <__gmon_start__@plt>
  402940:	ret
  402944:	stp	x29, x30, [sp, #-32]!
  402948:	mov	x29, sp
  40294c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402950:	add	x0, x0, #0x408
  402954:	str	x0, [sp, #24]
  402958:	ldr	x0, [sp, #24]
  40295c:	str	x0, [sp, #24]
  402960:	ldr	x1, [sp, #24]
  402964:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402968:	add	x0, x0, #0x408
  40296c:	cmp	x1, x0
  402970:	b.eq	4029ac <setlocale@plt+0xdc>  // b.none
  402974:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402978:	add	x0, x0, #0xf00
  40297c:	ldr	x0, [x0]
  402980:	str	x0, [sp, #16]
  402984:	ldr	x0, [sp, #16]
  402988:	str	x0, [sp, #16]
  40298c:	ldr	x0, [sp, #16]
  402990:	cmp	x0, #0x0
  402994:	b.eq	4029b0 <setlocale@plt+0xe0>  // b.none
  402998:	ldr	x1, [sp, #16]
  40299c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4029a0:	add	x0, x0, #0x408
  4029a4:	blr	x1
  4029a8:	b	4029b0 <setlocale@plt+0xe0>
  4029ac:	nop
  4029b0:	ldp	x29, x30, [sp], #32
  4029b4:	ret
  4029b8:	stp	x29, x30, [sp, #-48]!
  4029bc:	mov	x29, sp
  4029c0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4029c4:	add	x0, x0, #0x408
  4029c8:	str	x0, [sp, #40]
  4029cc:	ldr	x0, [sp, #40]
  4029d0:	str	x0, [sp, #40]
  4029d4:	ldr	x1, [sp, #40]
  4029d8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4029dc:	add	x0, x0, #0x408
  4029e0:	sub	x0, x1, x0
  4029e4:	asr	x0, x0, #3
  4029e8:	lsr	x1, x0, #63
  4029ec:	add	x0, x1, x0
  4029f0:	asr	x0, x0, #1
  4029f4:	str	x0, [sp, #32]
  4029f8:	ldr	x0, [sp, #32]
  4029fc:	cmp	x0, #0x0
  402a00:	b.eq	402a40 <setlocale@plt+0x170>  // b.none
  402a04:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402a08:	add	x0, x0, #0xf08
  402a0c:	ldr	x0, [x0]
  402a10:	str	x0, [sp, #24]
  402a14:	ldr	x0, [sp, #24]
  402a18:	str	x0, [sp, #24]
  402a1c:	ldr	x0, [sp, #24]
  402a20:	cmp	x0, #0x0
  402a24:	b.eq	402a44 <setlocale@plt+0x174>  // b.none
  402a28:	ldr	x2, [sp, #24]
  402a2c:	ldr	x1, [sp, #32]
  402a30:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402a34:	add	x0, x0, #0x408
  402a38:	blr	x2
  402a3c:	b	402a44 <setlocale@plt+0x174>
  402a40:	nop
  402a44:	ldp	x29, x30, [sp], #48
  402a48:	ret
  402a4c:	stp	x29, x30, [sp, #-16]!
  402a50:	mov	x29, sp
  402a54:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402a58:	add	x0, x0, #0x450
  402a5c:	ldrb	w0, [x0]
  402a60:	and	x0, x0, #0xff
  402a64:	cmp	x0, #0x0
  402a68:	b.ne	402a84 <setlocale@plt+0x1b4>  // b.any
  402a6c:	bl	402944 <setlocale@plt+0x74>
  402a70:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402a74:	add	x0, x0, #0x450
  402a78:	mov	w1, #0x1                   	// #1
  402a7c:	strb	w1, [x0]
  402a80:	b	402a88 <setlocale@plt+0x1b8>
  402a84:	nop
  402a88:	ldp	x29, x30, [sp], #16
  402a8c:	ret
  402a90:	stp	x29, x30, [sp, #-16]!
  402a94:	mov	x29, sp
  402a98:	bl	4029b8 <setlocale@plt+0xe8>
  402a9c:	nop
  402aa0:	ldp	x29, x30, [sp], #16
  402aa4:	ret
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	mov	x29, sp
  402ab0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402ab4:	add	x0, x0, #0x4c0
  402ab8:	mov	w1, #0x2                   	// #2
  402abc:	strh	w1, [x0]
  402ac0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402ac4:	add	x0, x0, #0x4c0
  402ac8:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  402acc:	add	x1, x1, #0x4e0
  402ad0:	ldr	w1, [x1]
  402ad4:	str	w1, [x0, #4]
  402ad8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402adc:	add	x0, x0, #0x4c0
  402ae0:	strh	wzr, [x0, #2]
  402ae4:	mov	w2, #0x0                   	// #0
  402ae8:	mov	w1, #0x1                   	// #1
  402aec:	mov	w0, #0x2                   	// #2
  402af0:	bl	402700 <socket@plt>
  402af4:	mov	w1, w0
  402af8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402afc:	add	x0, x0, #0x4e8
  402b00:	str	w1, [x0]
  402b04:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402b08:	add	x0, x0, #0x4e8
  402b0c:	ldr	w0, [x0]
  402b10:	cmp	w0, #0x0
  402b14:	b.gt	402b24 <setlocale@plt+0x254>
  402b18:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402b1c:	add	x0, x0, #0xf10
  402b20:	bl	404b70 <setlocale@plt+0x22a0>
  402b24:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402b28:	add	x0, x0, #0x4e8
  402b2c:	ldr	w3, [x0]
  402b30:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402b34:	add	x0, x0, #0x4c0
  402b38:	mov	w2, #0x10                  	// #16
  402b3c:	mov	x1, x0
  402b40:	mov	w0, w3
  402b44:	bl	4023a0 <bind@plt>
  402b48:	cmp	w0, #0x0
  402b4c:	b.eq	402b5c <setlocale@plt+0x28c>  // b.none
  402b50:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402b54:	add	x0, x0, #0xf20
  402b58:	bl	404b70 <setlocale@plt+0x22a0>
  402b5c:	mov	w0, #0x10                  	// #16
  402b60:	str	w0, [sp, #28]
  402b64:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402b68:	add	x0, x0, #0x4e8
  402b6c:	ldr	w3, [x0]
  402b70:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402b74:	add	x0, x0, #0x4c0
  402b78:	add	x1, sp, #0x1c
  402b7c:	mov	x2, x1
  402b80:	mov	x1, x0
  402b84:	mov	w0, w3
  402b88:	bl	402880 <getsockname@plt>
  402b8c:	cmn	w0, #0x1
  402b90:	b.ne	402ba0 <setlocale@plt+0x2d0>  // b.any
  402b94:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402b98:	add	x0, x0, #0xf38
  402b9c:	bl	404b70 <setlocale@plt+0x22a0>
  402ba0:	mov	w0, #0x0                   	// #0
  402ba4:	ldp	x29, x30, [sp], #32
  402ba8:	ret
  402bac:	stp	x29, x30, [sp, #-32]!
  402bb0:	mov	x29, sp
  402bb4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402bb8:	add	x0, x0, #0x4f0
  402bbc:	mov	w1, #0x2                   	// #2
  402bc0:	strh	w1, [x0]
  402bc4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402bc8:	add	x0, x0, #0x4f0
  402bcc:	strh	wzr, [x0, #2]
  402bd0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402bd4:	add	x0, x0, #0x4f0
  402bd8:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  402bdc:	add	x1, x1, #0x4e0
  402be0:	ldr	w1, [x1]
  402be4:	str	w1, [x0, #4]
  402be8:	mov	w2, #0x0                   	// #0
  402bec:	mov	w1, #0x2                   	// #2
  402bf0:	mov	w0, #0x2                   	// #2
  402bf4:	bl	402700 <socket@plt>
  402bf8:	mov	w1, w0
  402bfc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402c00:	add	x0, x0, #0x4e4
  402c04:	str	w1, [x0]
  402c08:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402c0c:	add	x0, x0, #0x4e4
  402c10:	ldr	w0, [x0]
  402c14:	cmp	w0, #0x0
  402c18:	b.gt	402c28 <setlocale@plt+0x358>
  402c1c:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402c20:	add	x0, x0, #0xf10
  402c24:	bl	404b70 <setlocale@plt+0x22a0>
  402c28:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402c2c:	add	x0, x0, #0x4e4
  402c30:	ldr	w3, [x0]
  402c34:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402c38:	add	x0, x0, #0x4f0
  402c3c:	mov	w2, #0x10                  	// #16
  402c40:	mov	x1, x0
  402c44:	mov	w0, w3
  402c48:	bl	4023a0 <bind@plt>
  402c4c:	cmp	w0, #0x0
  402c50:	b.eq	402c60 <setlocale@plt+0x390>  // b.none
  402c54:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402c58:	add	x0, x0, #0xf50
  402c5c:	bl	404b70 <setlocale@plt+0x22a0>
  402c60:	mov	w0, #0x10                  	// #16
  402c64:	str	w0, [sp, #28]
  402c68:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402c6c:	add	x0, x0, #0x4e4
  402c70:	ldr	w3, [x0]
  402c74:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402c78:	add	x0, x0, #0x4f0
  402c7c:	add	x1, sp, #0x1c
  402c80:	mov	x2, x1
  402c84:	mov	x1, x0
  402c88:	mov	w0, w3
  402c8c:	bl	402880 <getsockname@plt>
  402c90:	cmn	w0, #0x1
  402c94:	b.ne	402ca4 <setlocale@plt+0x3d4>  // b.any
  402c98:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402c9c:	add	x0, x0, #0xf70
  402ca0:	bl	404b70 <setlocale@plt+0x22a0>
  402ca4:	mov	w0, #0x0                   	// #0
  402ca8:	ldp	x29, x30, [sp], #32
  402cac:	ret
  402cb0:	stp	x29, x30, [sp, #-352]!
  402cb4:	mov	x29, sp
  402cb8:	str	x19, [sp, #16]
  402cbc:	str	w0, [sp, #40]
  402cc0:	mov	x19, x1
  402cc4:	str	w2, [sp, #44]
  402cc8:	str	x3, [sp, #32]
  402ccc:	ldr	w0, [sp, #44]
  402cd0:	and	w0, w0, #0xff
  402cd4:	strb	w0, [x19, #1]
  402cd8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402cdc:	add	x0, x0, #0x4d0
  402ce0:	mov	w1, #0x2                   	// #2
  402ce4:	strh	w1, [x0]
  402ce8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402cec:	add	x0, x0, #0x4d0
  402cf0:	ldr	w1, [sp, #40]
  402cf4:	str	w1, [x0, #4]
  402cf8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402cfc:	add	x0, x0, #0x500
  402d00:	ldrh	w0, [x0]
  402d04:	bl	402570 <htons@plt>
  402d08:	and	w1, w0, #0xffff
  402d0c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402d10:	add	x0, x0, #0x4d0
  402d14:	strh	w1, [x0, #2]
  402d18:	add	x0, sp, #0x48
  402d1c:	str	x0, [sp, #336]
  402d20:	str	wzr, [sp, #344]
  402d24:	b	402d40 <setlocale@plt+0x470>
  402d28:	ldr	x0, [sp, #336]
  402d2c:	ldr	w1, [sp, #344]
  402d30:	str	xzr, [x0, x1, lsl #3]
  402d34:	ldr	w0, [sp, #344]
  402d38:	add	w0, w0, #0x1
  402d3c:	str	w0, [sp, #344]
  402d40:	ldr	w0, [sp, #344]
  402d44:	cmp	w0, #0xf
  402d48:	b.ls	402d28 <setlocale@plt+0x458>  // b.plast
  402d4c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402d50:	add	x0, x0, #0x4e4
  402d54:	ldr	w0, [x0]
  402d58:	add	w1, w0, #0x3f
  402d5c:	cmp	w0, #0x0
  402d60:	csel	w0, w1, w0, lt  // lt = tstop
  402d64:	asr	w0, w0, #6
  402d68:	mov	w3, w0
  402d6c:	sxtw	x0, w3
  402d70:	lsl	x0, x0, #3
  402d74:	add	x1, sp, #0x48
  402d78:	ldr	x1, [x1, x0]
  402d7c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402d80:	add	x0, x0, #0x4e4
  402d84:	ldr	w0, [x0]
  402d88:	negs	w2, w0
  402d8c:	and	w0, w0, #0x3f
  402d90:	and	w2, w2, #0x3f
  402d94:	csneg	w0, w0, w2, mi  // mi = first
  402d98:	mov	x2, #0x1                   	// #1
  402d9c:	lsl	x0, x2, x0
  402da0:	orr	x2, x1, x0
  402da4:	sxtw	x0, w3
  402da8:	lsl	x0, x0, #3
  402dac:	add	x1, sp, #0x48
  402db0:	str	x2, [x1, x0]
  402db4:	mov	x0, #0x2                   	// #2
  402db8:	str	x0, [sp, #56]
  402dbc:	str	xzr, [sp, #64]
  402dc0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402dc4:	add	x0, x0, #0x4e4
  402dc8:	ldr	w6, [x0]
  402dcc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402dd0:	add	x0, x0, #0x4d0
  402dd4:	mov	w5, #0x10                  	// #16
  402dd8:	mov	x4, x0
  402ddc:	mov	w3, #0x0                   	// #0
  402de0:	mov	x2, #0x54                  	// #84
  402de4:	mov	x1, x19
  402de8:	mov	w0, w6
  402dec:	bl	4022d0 <sendto@plt>
  402df0:	str	w0, [sp, #332]
  402df4:	ldr	w0, [sp, #332]
  402df8:	cmp	w0, #0x54
  402dfc:	b.eq	402e1c <setlocale@plt+0x54c>  // b.none
  402e00:	bl	402850 <__errno_location@plt>
  402e04:	ldr	w0, [x0]
  402e08:	cmp	w0, #0x4
  402e0c:	b.eq	402eb4 <setlocale@plt+0x5e4>  // b.none
  402e10:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402e14:	add	x0, x0, #0xf90
  402e18:	bl	404b70 <setlocale@plt+0x22a0>
  402e1c:	add	x0, sp, #0xc8
  402e20:	add	x1, sp, #0x48
  402e24:	ldp	x2, x3, [x1]
  402e28:	stp	x2, x3, [x0]
  402e2c:	ldp	x2, x3, [x1, #16]
  402e30:	stp	x2, x3, [x0, #16]
  402e34:	ldp	x2, x3, [x1, #32]
  402e38:	stp	x2, x3, [x0, #32]
  402e3c:	ldp	x2, x3, [x1, #48]
  402e40:	stp	x2, x3, [x0, #48]
  402e44:	ldp	x2, x3, [x1, #64]
  402e48:	stp	x2, x3, [x0, #64]
  402e4c:	ldp	x2, x3, [x1, #80]
  402e50:	stp	x2, x3, [x0, #80]
  402e54:	ldp	x2, x3, [x1, #96]
  402e58:	stp	x2, x3, [x0, #96]
  402e5c:	ldp	x2, x3, [x1, #112]
  402e60:	stp	x2, x3, [x0, #112]
  402e64:	add	x1, sp, #0x38
  402e68:	add	x0, sp, #0xc8
  402e6c:	mov	x4, x1
  402e70:	mov	x3, #0x0                   	// #0
  402e74:	mov	x2, #0x0                   	// #0
  402e78:	mov	x1, x0
  402e7c:	mov	w0, #0x20                  	// #32
  402e80:	bl	402790 <select@plt>
  402e84:	str	w0, [sp, #348]
  402e88:	ldr	w0, [sp, #348]
  402e8c:	cmp	w0, #0x0
  402e90:	b.ge	402ec0 <setlocale@plt+0x5f0>  // b.tcont
  402e94:	bl	402850 <__errno_location@plt>
  402e98:	ldr	w0, [x0]
  402e9c:	cmp	w0, #0x4
  402ea0:	b.eq	402ebc <setlocale@plt+0x5ec>  // b.none
  402ea4:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402ea8:	add	x0, x0, #0xfb0
  402eac:	bl	404b70 <setlocale@plt+0x22a0>
  402eb0:	b	402ec0 <setlocale@plt+0x5f0>
  402eb4:	nop
  402eb8:	b	402ec0 <setlocale@plt+0x5f0>
  402ebc:	nop
  402ec0:	ldr	w0, [sp, #348]
  402ec4:	cmp	w0, #0x0
  402ec8:	b.eq	402dc0 <setlocale@plt+0x4f0>  // b.none
  402ecc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  402ed0:	add	x0, x0, #0x4e4
  402ed4:	ldr	w0, [x0]
  402ed8:	mov	w3, #0x0                   	// #0
  402edc:	mov	x2, #0x18                  	// #24
  402ee0:	ldr	x1, [sp, #32]
  402ee4:	bl	4025f0 <recv@plt>
  402ee8:	str	w0, [sp, #332]
  402eec:	ldr	w0, [sp, #332]
  402ef0:	cmp	w0, #0x0
  402ef4:	b.ge	402f14 <setlocale@plt+0x644>  // b.tcont
  402ef8:	bl	402850 <__errno_location@plt>
  402efc:	ldr	w0, [x0]
  402f00:	cmp	w0, #0x4
  402f04:	b.eq	402f90 <setlocale@plt+0x6c0>  // b.none
  402f08:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  402f0c:	add	x0, x0, #0xfd8
  402f10:	bl	404b70 <setlocale@plt+0x22a0>
  402f14:	add	x0, sp, #0xc8
  402f18:	add	x1, sp, #0x48
  402f1c:	ldp	x2, x3, [x1]
  402f20:	stp	x2, x3, [x0]
  402f24:	ldp	x2, x3, [x1, #16]
  402f28:	stp	x2, x3, [x0, #16]
  402f2c:	ldp	x2, x3, [x1, #32]
  402f30:	stp	x2, x3, [x0, #32]
  402f34:	ldp	x2, x3, [x1, #48]
  402f38:	stp	x2, x3, [x0, #48]
  402f3c:	ldp	x2, x3, [x1, #64]
  402f40:	stp	x2, x3, [x0, #64]
  402f44:	ldp	x2, x3, [x1, #80]
  402f48:	stp	x2, x3, [x0, #80]
  402f4c:	ldp	x2, x3, [x1, #96]
  402f50:	stp	x2, x3, [x0, #96]
  402f54:	ldp	x2, x3, [x1, #112]
  402f58:	stp	x2, x3, [x0, #112]
  402f5c:	str	xzr, [sp, #64]
  402f60:	ldr	x0, [sp, #64]
  402f64:	str	x0, [sp, #56]
  402f68:	add	x1, sp, #0x38
  402f6c:	add	x0, sp, #0xc8
  402f70:	mov	x4, x1
  402f74:	mov	x3, #0x0                   	// #0
  402f78:	mov	x2, #0x0                   	// #0
  402f7c:	mov	x1, x0
  402f80:	mov	w0, #0x20                  	// #32
  402f84:	bl	402790 <select@plt>
  402f88:	str	w0, [sp, #348]
  402f8c:	b	402f94 <setlocale@plt+0x6c4>
  402f90:	nop
  402f94:	ldr	w0, [sp, #348]
  402f98:	cmp	w0, #0x0
  402f9c:	b.le	402fc8 <setlocale@plt+0x6f8>
  402fa0:	ldr	x0, [sp, #32]
  402fa4:	ldrb	w0, [x0]
  402fa8:	cmp	w0, #0x1
  402fac:	b.ne	402ecc <setlocale@plt+0x5fc>  // b.any
  402fb0:	ldr	x0, [sp, #32]
  402fb4:	ldrb	w0, [x0, #1]
  402fb8:	mov	w1, w0
  402fbc:	ldr	w0, [sp, #44]
  402fc0:	cmp	w0, w1
  402fc4:	b.ne	402ecc <setlocale@plt+0x5fc>  // b.any
  402fc8:	ldr	x0, [sp, #32]
  402fcc:	ldrb	w0, [x0]
  402fd0:	cmp	w0, #0x1
  402fd4:	b.ne	402db4 <setlocale@plt+0x4e4>  // b.any
  402fd8:	ldr	x0, [sp, #32]
  402fdc:	ldrb	w0, [x0, #1]
  402fe0:	mov	w1, w0
  402fe4:	ldr	w0, [sp, #44]
  402fe8:	cmp	w0, w1
  402fec:	b.ne	402db4 <setlocale@plt+0x4e4>  // b.any
  402ff0:	ldr	x0, [sp, #32]
  402ff4:	ldr	w0, [x0, #4]
  402ff8:	bl	4023b0 <ntohl@plt>
  402ffc:	mov	w1, w0
  403000:	ldr	x0, [sp, #32]
  403004:	str	w1, [x0, #4]
  403008:	ldr	x0, [sp, #32]
  40300c:	ldrh	w0, [x0, #8]
  403010:	bl	402490 <ntohs@plt>
  403014:	and	w1, w0, #0xffff
  403018:	ldr	x0, [sp, #32]
  40301c:	strh	w1, [x0, #8]
  403020:	mov	w0, #0x0                   	// #0
  403024:	ldr	x19, [sp, #16]
  403028:	ldp	x29, x30, [sp], #352
  40302c:	ret
  403030:	sub	sp, sp, #0x10
  403034:	str	w0, [sp, #12]
  403038:	str	w1, [sp, #8]
  40303c:	ldr	w0, [sp, #12]
  403040:	ldr	w2, [sp, #8]
  403044:	ldr	w1, [sp, #8]
  403048:	cmp	w2, w0
  40304c:	csel	w0, w1, w0, ge  // ge = tcont
  403050:	add	sp, sp, #0x10
  403054:	ret
  403058:	stp	x29, x30, [sp, #-64]!
  40305c:	mov	x29, sp
  403060:	str	x19, [sp, #16]
  403064:	str	x0, [sp, #40]
  403068:	str	w1, [sp, #36]
  40306c:	str	w2, [sp, #32]
  403070:	ldr	x0, [sp, #40]
  403074:	cmp	x0, #0x0
  403078:	b.eq	403088 <setlocale@plt+0x7b8>  // b.none
  40307c:	ldr	x0, [sp, #40]
  403080:	ldrsh	w0, [x0]
  403084:	b	40308c <setlocale@plt+0x7bc>
  403088:	mov	w0, #0xffffffff            	// #-1
  40308c:	str	w0, [sp, #60]
  403090:	ldr	x0, [sp, #40]
  403094:	cmp	x0, #0x0
  403098:	b.eq	4030a8 <setlocale@plt+0x7d8>  // b.none
  40309c:	ldr	x0, [sp, #40]
  4030a0:	ldrsh	w0, [x0, #2]
  4030a4:	b	4030ac <setlocale@plt+0x7dc>
  4030a8:	mov	w0, #0xffffffff            	// #-1
  4030ac:	str	w0, [sp, #56]
  4030b0:	ldr	w2, [sp, #32]
  4030b4:	ldr	w1, [sp, #36]
  4030b8:	ldr	x0, [sp, #40]
  4030bc:	bl	402810 <wmove@plt>
  4030c0:	ldr	x0, [sp, #40]
  4030c4:	bl	402580 <winch@plt>
  4030c8:	mov	w19, w0
  4030cc:	ldr	w2, [sp, #56]
  4030d0:	ldr	w1, [sp, #60]
  4030d4:	ldr	x0, [sp, #40]
  4030d8:	bl	402810 <wmove@plt>
  4030dc:	mov	w0, w19
  4030e0:	ldr	x19, [sp, #16]
  4030e4:	ldp	x29, x30, [sp], #64
  4030e8:	ret
  4030ec:	stp	x29, x30, [sp, #-48]!
  4030f0:	mov	x29, sp
  4030f4:	str	x19, [sp, #16]
  4030f8:	mov	x19, x0
  4030fc:	str	w1, [sp, #44]
  403100:	ldr	w0, [sp, #44]
  403104:	cmn	w0, #0x1
  403108:	b.ne	403128 <setlocale@plt+0x858>  // b.any
  40310c:	ldr	x0, [x19]
  403110:	mov	w2, #0x0                   	// #0
  403114:	mov	w1, #0x0                   	// #0
  403118:	bl	402810 <wmove@plt>
  40311c:	str	wzr, [x19, #16]
  403120:	str	wzr, [x19, #20]
  403124:	b	4031a8 <setlocale@plt+0x8d8>
  403128:	ldr	w0, [x19, #16]
  40312c:	add	w0, w0, #0x1
  403130:	ldr	w1, [x19, #8]
  403134:	sdiv	w2, w0, w1
  403138:	mul	w1, w2, w1
  40313c:	sub	w0, w0, w1
  403140:	str	w0, [x19, #16]
  403144:	str	wzr, [x19, #20]
  403148:	ldr	x0, [x19]
  40314c:	ldr	w1, [x19, #16]
  403150:	ldr	w2, [x19, #20]
  403154:	bl	402810 <wmove@plt>
  403158:	ldr	x0, [x19]
  40315c:	bl	402450 <wclrtoeol@plt>
  403160:	ldr	x3, [x19]
  403164:	ldr	w0, [x19, #16]
  403168:	add	w0, w0, #0x1
  40316c:	ldr	w1, [x19, #8]
  403170:	sdiv	w2, w0, w1
  403174:	mul	w1, w2, w1
  403178:	sub	w0, w0, w1
  40317c:	ldr	w1, [x19, #20]
  403180:	mov	w2, w1
  403184:	mov	w1, w0
  403188:	mov	x0, x3
  40318c:	bl	402810 <wmove@plt>
  403190:	ldr	x0, [x19]
  403194:	bl	402450 <wclrtoeol@plt>
  403198:	ldr	x0, [x19]
  40319c:	ldr	w1, [x19, #16]
  4031a0:	ldr	w2, [x19, #20]
  4031a4:	bl	402810 <wmove@plt>
  4031a8:	ldr	x19, [sp, #16]
  4031ac:	ldp	x29, x30, [sp], #48
  4031b0:	ret
  4031b4:	stp	x29, x30, [sp, #-112]!
  4031b8:	mov	x29, sp
  4031bc:	stp	x19, x20, [sp, #16]
  4031c0:	stp	x21, x22, [sp, #32]
  4031c4:	str	x23, [sp, #48]
  4031c8:	mov	x19, x0
  4031cc:	mov	x20, x1
  4031d0:	str	w2, [sp, #76]
  4031d4:	mov	w21, #0x0                   	// #0
  4031d8:	b	4036bc <setlocale@plt+0xdec>
  4031dc:	ldrb	w0, [x20]
  4031e0:	cmp	w0, #0xa
  4031e4:	b.ne	4031fc <setlocale@plt+0x92c>  // b.any
  4031e8:	mov	w1, #0x0                   	// #0
  4031ec:	mov	x0, x19
  4031f0:	bl	4030ec <setlocale@plt+0x81c>
  4031f4:	add	x20, x20, #0x1
  4031f8:	b	4036b8 <setlocale@plt+0xde8>
  4031fc:	ldrb	w0, [x20]
  403200:	cmp	w0, #0x7
  403204:	b.ne	403224 <setlocale@plt+0x954>  // b.any
  403208:	bl	402590 <beep@plt>
  40320c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403210:	add	x0, x0, #0x408
  403214:	ldr	x0, [x0]
  403218:	bl	4024b0 <wrefresh@plt>
  40321c:	add	x20, x20, #0x1
  403220:	b	4036b8 <setlocale@plt+0xde8>
  403224:	ldrb	w1, [x20]
  403228:	ldrb	w0, [x19, #25]
  40322c:	cmp	w1, w0
  403230:	b.ne	403308 <setlocale@plt+0xa38>  // b.any
  403234:	ldr	x22, [x19]
  403238:	ldr	w23, [x19, #16]
  40323c:	ldr	w0, [x19, #20]
  403240:	sub	w0, w0, #0x1
  403244:	str	w0, [x19, #20]
  403248:	ldr	w0, [x19, #20]
  40324c:	mov	w1, #0x0                   	// #0
  403250:	bl	403030 <setlocale@plt+0x760>
  403254:	mov	w2, w0
  403258:	mov	w1, w23
  40325c:	mov	x0, x22
  403260:	bl	402810 <wmove@plt>
  403264:	ldr	x0, [x19]
  403268:	cmp	x0, #0x0
  40326c:	b.eq	40327c <setlocale@plt+0x9ac>  // b.none
  403270:	ldr	x0, [x19]
  403274:	ldrsh	w0, [x0]
  403278:	b	403280 <setlocale@plt+0x9b0>
  40327c:	mov	w0, #0xffffffff            	// #-1
  403280:	str	w0, [x19, #16]
  403284:	ldr	x0, [x19]
  403288:	cmp	x0, #0x0
  40328c:	b.eq	40329c <setlocale@plt+0x9cc>  // b.none
  403290:	ldr	x0, [x19]
  403294:	ldrsh	w0, [x0, #2]
  403298:	b	4032a0 <setlocale@plt+0x9d0>
  40329c:	mov	w0, #0xffffffff            	// #-1
  4032a0:	str	w0, [x19, #20]
  4032a4:	ldr	x0, [x19]
  4032a8:	mov	w1, #0x20                  	// #32
  4032ac:	bl	4023c0 <waddch@plt>
  4032b0:	ldr	x0, [x19]
  4032b4:	ldr	w1, [x19, #16]
  4032b8:	ldr	w2, [x19, #20]
  4032bc:	bl	402810 <wmove@plt>
  4032c0:	ldr	x0, [x19]
  4032c4:	cmp	x0, #0x0
  4032c8:	b.eq	4032d8 <setlocale@plt+0xa08>  // b.none
  4032cc:	ldr	x0, [x19]
  4032d0:	ldrsh	w0, [x0]
  4032d4:	b	4032dc <setlocale@plt+0xa0c>
  4032d8:	mov	w0, #0xffffffff            	// #-1
  4032dc:	str	w0, [x19, #16]
  4032e0:	ldr	x0, [x19]
  4032e4:	cmp	x0, #0x0
  4032e8:	b.eq	4032f8 <setlocale@plt+0xa28>  // b.none
  4032ec:	ldr	x0, [x19]
  4032f0:	ldrsh	w0, [x0, #2]
  4032f4:	b	4032fc <setlocale@plt+0xa2c>
  4032f8:	mov	w0, #0xffffffff            	// #-1
  4032fc:	str	w0, [x19, #20]
  403300:	add	x20, x20, #0x1
  403304:	b	4036b8 <setlocale@plt+0xde8>
  403308:	ldrb	w1, [x20]
  40330c:	ldrb	w0, [x19, #26]
  403310:	cmp	w1, w0
  403314:	b.ne	40346c <setlocale@plt+0xb9c>  // b.any
  403318:	ldr	w0, [x19, #20]
  40331c:	str	w0, [sp, #96]
  403320:	ldr	w0, [sp, #96]
  403324:	sub	w0, w0, #0x1
  403328:	str	w0, [sp, #108]
  40332c:	b	40335c <setlocale@plt+0xa8c>
  403330:	ldr	x0, [x19]
  403334:	ldr	w1, [x19, #16]
  403338:	ldr	w2, [sp, #108]
  40333c:	bl	403058 <setlocale@plt+0x788>
  403340:	str	w0, [sp, #92]
  403344:	ldr	w0, [sp, #92]
  403348:	cmp	w0, #0x20
  40334c:	b.ne	40336c <setlocale@plt+0xa9c>  // b.any
  403350:	ldr	w0, [sp, #108]
  403354:	sub	w0, w0, #0x1
  403358:	str	w0, [sp, #108]
  40335c:	ldr	w0, [sp, #108]
  403360:	cmp	w0, #0x0
  403364:	b.ge	403330 <setlocale@plt+0xa60>  // b.tcont
  403368:	b	4033a0 <setlocale@plt+0xad0>
  40336c:	nop
  403370:	b	4033a0 <setlocale@plt+0xad0>
  403374:	ldr	x0, [x19]
  403378:	ldr	w1, [x19, #16]
  40337c:	ldr	w2, [sp, #108]
  403380:	bl	403058 <setlocale@plt+0x788>
  403384:	str	w0, [sp, #92]
  403388:	ldr	w0, [sp, #92]
  40338c:	cmp	w0, #0x20
  403390:	b.eq	4033b0 <setlocale@plt+0xae0>  // b.none
  403394:	ldr	w0, [sp, #108]
  403398:	sub	w0, w0, #0x1
  40339c:	str	w0, [sp, #108]
  4033a0:	ldr	w0, [sp, #108]
  4033a4:	cmp	w0, #0x0
  4033a8:	b.ge	403374 <setlocale@plt+0xaa4>  // b.tcont
  4033ac:	b	4033b4 <setlocale@plt+0xae4>
  4033b0:	nop
  4033b4:	ldr	x3, [x19]
  4033b8:	ldr	w1, [x19, #16]
  4033bc:	ldr	w0, [sp, #108]
  4033c0:	add	w0, w0, #0x1
  4033c4:	mov	w2, w0
  4033c8:	mov	x0, x3
  4033cc:	bl	402810 <wmove@plt>
  4033d0:	ldr	w0, [sp, #108]
  4033d4:	add	w0, w0, #0x1
  4033d8:	str	w0, [sp, #104]
  4033dc:	b	4033f8 <setlocale@plt+0xb28>
  4033e0:	ldr	x0, [x19]
  4033e4:	mov	w1, #0x20                  	// #32
  4033e8:	bl	4023c0 <waddch@plt>
  4033ec:	ldr	w0, [sp, #104]
  4033f0:	add	w0, w0, #0x1
  4033f4:	str	w0, [sp, #104]
  4033f8:	ldr	w1, [sp, #104]
  4033fc:	ldr	w0, [sp, #96]
  403400:	cmp	w1, w0
  403404:	b.lt	4033e0 <setlocale@plt+0xb10>  // b.tstop
  403408:	ldr	x3, [x19]
  40340c:	ldr	w1, [x19, #16]
  403410:	ldr	w0, [sp, #108]
  403414:	add	w0, w0, #0x1
  403418:	mov	w2, w0
  40341c:	mov	x0, x3
  403420:	bl	402810 <wmove@plt>
  403424:	ldr	x0, [x19]
  403428:	cmp	x0, #0x0
  40342c:	b.eq	40343c <setlocale@plt+0xb6c>  // b.none
  403430:	ldr	x0, [x19]
  403434:	ldrsh	w0, [x0]
  403438:	b	403440 <setlocale@plt+0xb70>
  40343c:	mov	w0, #0xffffffff            	// #-1
  403440:	str	w0, [x19, #16]
  403444:	ldr	x0, [x19]
  403448:	cmp	x0, #0x0
  40344c:	b.eq	40345c <setlocale@plt+0xb8c>  // b.none
  403450:	ldr	x0, [x19]
  403454:	ldrsh	w0, [x0, #2]
  403458:	b	403460 <setlocale@plt+0xb90>
  40345c:	mov	w0, #0xffffffff            	// #-1
  403460:	str	w0, [x19, #20]
  403464:	add	x20, x20, #0x1
  403468:	b	4036b8 <setlocale@plt+0xde8>
  40346c:	ldrb	w1, [x20]
  403470:	ldrb	w0, [x19, #24]
  403474:	cmp	w1, w0
  403478:	b.ne	4034dc <setlocale@plt+0xc0c>  // b.any
  40347c:	ldr	x0, [x19]
  403480:	ldr	w1, [x19, #16]
  403484:	mov	w2, #0x0                   	// #0
  403488:	bl	402810 <wmove@plt>
  40348c:	ldr	x0, [x19]
  403490:	bl	402450 <wclrtoeol@plt>
  403494:	ldr	x0, [x19]
  403498:	cmp	x0, #0x0
  40349c:	b.eq	4034ac <setlocale@plt+0xbdc>  // b.none
  4034a0:	ldr	x0, [x19]
  4034a4:	ldrsh	w0, [x0]
  4034a8:	b	4034b0 <setlocale@plt+0xbe0>
  4034ac:	mov	w0, #0xffffffff            	// #-1
  4034b0:	str	w0, [x19, #16]
  4034b4:	ldr	x0, [x19]
  4034b8:	cmp	x0, #0x0
  4034bc:	b.eq	4034cc <setlocale@plt+0xbfc>  // b.none
  4034c0:	ldr	x0, [x19]
  4034c4:	ldrsh	w0, [x0, #2]
  4034c8:	b	4034d0 <setlocale@plt+0xc00>
  4034cc:	mov	w0, #0xffffffff            	// #-1
  4034d0:	str	w0, [x19, #20]
  4034d4:	add	x20, x20, #0x1
  4034d8:	b	4036b8 <setlocale@plt+0xde8>
  4034dc:	ldrb	w0, [x20]
  4034e0:	cmp	w0, #0xc
  4034e4:	b.ne	403510 <setlocale@plt+0xc40>  // b.any
  4034e8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4034ec:	add	x0, x0, #0x568
  4034f0:	cmp	x19, x0
  4034f4:	b.ne	403508 <setlocale@plt+0xc38>  // b.any
  4034f8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4034fc:	add	x0, x0, #0x408
  403500:	ldr	x0, [x0]
  403504:	bl	4024b0 <wrefresh@plt>
  403508:	add	x20, x20, #0x1
  40350c:	b	4036b8 <setlocale@plt+0xde8>
  403510:	ldrb	w0, [x20]
  403514:	cmp	w0, #0x4
  403518:	b.ne	403574 <setlocale@plt+0xca4>  // b.any
  40351c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403520:	add	x0, x0, #0x568
  403524:	cmp	x19, x0
  403528:	b.ne	403574 <setlocale@plt+0xca4>  // b.any
  40352c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403530:	add	x0, x0, #0x568
  403534:	ldr	x0, [x0]
  403538:	bl	402730 <wclear@plt>
  40353c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403540:	add	x0, x0, #0x588
  403544:	ldr	x0, [x0]
  403548:	bl	402730 <wclear@plt>
  40354c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403550:	add	x0, x0, #0x568
  403554:	ldr	x0, [x0]
  403558:	bl	4024b0 <wrefresh@plt>
  40355c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403560:	add	x0, x0, #0x588
  403564:	ldr	x0, [x0]
  403568:	bl	4024b0 <wrefresh@plt>
  40356c:	add	x20, x20, #0x1
  403570:	b	4036b8 <setlocale@plt+0xde8>
  403574:	ldr	w1, [x19, #20]
  403578:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40357c:	add	x0, x0, #0x430
  403580:	ldr	w0, [x0]
  403584:	sub	w0, w0, #0x1
  403588:	cmp	w1, w0
  40358c:	b.ne	40359c <setlocale@plt+0xccc>  // b.any
  403590:	mov	w1, #0x0                   	// #0
  403594:	mov	x0, x19
  403598:	bl	4030ec <setlocale@plt+0x81c>
  40359c:	bl	402670 <__ctype_b_loc@plt>
  4035a0:	ldr	x1, [x0]
  4035a4:	ldrb	w0, [x20]
  4035a8:	and	x0, x0, #0xff
  4035ac:	lsl	x0, x0, #1
  4035b0:	add	x0, x1, x0
  4035b4:	ldrh	w0, [x0]
  4035b8:	and	w0, w0, #0x4000
  4035bc:	cmp	w0, #0x0
  4035c0:	b.ne	4035d0 <setlocale@plt+0xd00>  // b.any
  4035c4:	ldrb	w0, [x20]
  4035c8:	cmp	w0, #0x9
  4035cc:	b.ne	4035e0 <setlocale@plt+0xd10>  // b.any
  4035d0:	ldr	x0, [x19]
  4035d4:	ldrb	w1, [x20]
  4035d8:	bl	4023c0 <waddch@plt>
  4035dc:	b	403674 <setlocale@plt+0xda4>
  4035e0:	ldr	x0, [x19]
  4035e4:	mov	w1, #0x5e                  	// #94
  4035e8:	bl	4023c0 <waddch@plt>
  4035ec:	ldr	x0, [x19]
  4035f0:	cmp	x0, #0x0
  4035f4:	b.eq	403604 <setlocale@plt+0xd34>  // b.none
  4035f8:	ldr	x0, [x19]
  4035fc:	ldrsh	w0, [x0]
  403600:	b	403608 <setlocale@plt+0xd38>
  403604:	mov	w0, #0xffffffff            	// #-1
  403608:	str	w0, [x19, #16]
  40360c:	ldr	x0, [x19]
  403610:	cmp	x0, #0x0
  403614:	b.eq	403624 <setlocale@plt+0xd54>  // b.none
  403618:	ldr	x0, [x19]
  40361c:	ldrsh	w0, [x0, #2]
  403620:	b	403628 <setlocale@plt+0xd58>
  403624:	mov	w0, #0xffffffff            	// #-1
  403628:	str	w0, [x19, #20]
  40362c:	ldr	w1, [x19, #20]
  403630:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403634:	add	x0, x0, #0x430
  403638:	ldr	w0, [x0]
  40363c:	sub	w0, w0, #0x1
  403640:	cmp	w1, w0
  403644:	b.ne	403654 <setlocale@plt+0xd84>  // b.any
  403648:	mov	w1, #0x0                   	// #0
  40364c:	mov	x0, x19
  403650:	bl	4030ec <setlocale@plt+0x81c>
  403654:	ldrb	w0, [x20]
  403658:	and	w0, w0, #0x3f
  40365c:	and	w0, w0, #0xff
  403660:	add	w0, w0, #0x40
  403664:	strb	w0, [sp, #103]
  403668:	ldr	x0, [x19]
  40366c:	ldrb	w1, [sp, #103]
  403670:	bl	4023c0 <waddch@plt>
  403674:	ldr	x0, [x19]
  403678:	cmp	x0, #0x0
  40367c:	b.eq	40368c <setlocale@plt+0xdbc>  // b.none
  403680:	ldr	x0, [x19]
  403684:	ldrsh	w0, [x0]
  403688:	b	403690 <setlocale@plt+0xdc0>
  40368c:	mov	w0, #0xffffffff            	// #-1
  403690:	str	w0, [x19, #16]
  403694:	ldr	x0, [x19]
  403698:	cmp	x0, #0x0
  40369c:	b.eq	4036ac <setlocale@plt+0xddc>  // b.none
  4036a0:	ldr	x0, [x19]
  4036a4:	ldrsh	w0, [x0, #2]
  4036a8:	b	4036b0 <setlocale@plt+0xde0>
  4036ac:	mov	w0, #0xffffffff            	// #-1
  4036b0:	str	w0, [x19, #20]
  4036b4:	add	x20, x20, #0x1
  4036b8:	add	w21, w21, #0x1
  4036bc:	ldr	w0, [sp, #76]
  4036c0:	cmp	w21, w0
  4036c4:	b.lt	4031dc <setlocale@plt+0x90c>  // b.tstop
  4036c8:	ldr	x0, [x19]
  4036cc:	bl	4024b0 <wrefresh@plt>
  4036d0:	mov	w0, #0x0                   	// #0
  4036d4:	ldp	x19, x20, [sp, #16]
  4036d8:	ldp	x21, x22, [sp, #32]
  4036dc:	ldr	x23, [sp, #48]
  4036e0:	ldp	x29, x30, [sp], #112
  4036e4:	ret
  4036e8:	stp	x29, x30, [sp, #-160]!
  4036ec:	mov	x29, sp
  4036f0:	str	x19, [sp, #16]
  4036f4:	str	x0, [sp, #40]
  4036f8:	str	x1, [sp, #32]
  4036fc:	ldr	x0, [sp, #40]
  403700:	str	x0, [sp, #144]
  403704:	ldr	x0, [sp, #32]
  403708:	str	x0, [sp, #136]
  40370c:	bl	402480 <getpid@plt>
  403710:	bl	402380 <htonl@plt>
  403714:	mov	w1, w0
  403718:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40371c:	add	x0, x0, #0x510
  403720:	str	w1, [x0, #40]
  403724:	add	x0, sp, #0x40
  403728:	mov	x2, #0x30                  	// #48
  40372c:	mov	w1, #0x0                   	// #0
  403730:	bl	402510 <memset@plt>
  403734:	mov	w0, #0x2                   	// #2
  403738:	str	w0, [sp, #68]
  40373c:	mov	w0, #0x2                   	// #2
  403740:	str	w0, [sp, #72]
  403744:	ldr	w0, [sp, #64]
  403748:	orr	w0, w0, #0x40
  40374c:	str	w0, [sp, #64]
  403750:	add	x1, sp, #0x38
  403754:	add	x0, sp, #0x40
  403758:	mov	x3, x1
  40375c:	mov	x2, x0
  403760:	mov	x1, #0x0                   	// #0
  403764:	ldr	x0, [sp, #144]
  403768:	bl	402740 <getaddrinfo@plt>
  40376c:	str	w0, [sp, #132]
  403770:	ldr	w0, [sp, #132]
  403774:	cmp	w0, #0x0
  403778:	b.eq	4037b0 <setlocale@plt+0xee0>  // b.none
  40377c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403780:	add	x0, x0, #0x418
  403784:	ldr	x19, [x0]
  403788:	ldr	w0, [sp, #132]
  40378c:	bl	4022c0 <gai_strerror@plt>
  403790:	mov	x3, x0
  403794:	ldr	x2, [sp, #144]
  403798:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  40379c:	add	x1, x0, #0xff8
  4037a0:	mov	x0, x19
  4037a4:	bl	4028b0 <fprintf@plt>
  4037a8:	mov	w0, #0xffffffff            	// #-1
  4037ac:	bl	402320 <exit@plt>
  4037b0:	ldr	x0, [sp, #56]
  4037b4:	str	x0, [sp, #152]
  4037b8:	b	403860 <setlocale@plt+0xf90>
  4037bc:	ldr	x0, [sp, #152]
  4037c0:	ldr	w0, [x0, #4]
  4037c4:	cmp	w0, #0x2
  4037c8:	b.ne	403848 <setlocale@plt+0xf78>  // b.any
  4037cc:	ldr	x0, [sp, #152]
  4037d0:	ldr	w3, [x0, #4]
  4037d4:	ldr	x0, [sp, #152]
  4037d8:	ldr	w1, [x0, #8]
  4037dc:	ldr	x0, [sp, #152]
  4037e0:	ldr	w0, [x0, #12]
  4037e4:	mov	w2, w0
  4037e8:	mov	w0, w3
  4037ec:	bl	402700 <socket@plt>
  4037f0:	str	w0, [sp, #128]
  4037f4:	ldr	w0, [sp, #128]
  4037f8:	cmp	w0, #0x0
  4037fc:	b.lt	403850 <setlocale@plt+0xf80>  // b.tstop
  403800:	ldr	x0, [sp, #152]
  403804:	ldr	x0, [x0, #24]
  403808:	mov	x1, x0
  40380c:	ldr	x0, [sp, #152]
  403810:	ldr	w0, [x0, #16]
  403814:	mov	w2, w0
  403818:	ldr	w0, [sp, #128]
  40381c:	bl	4023a0 <bind@plt>
  403820:	cmp	w0, #0x0
  403824:	b.eq	40383c <setlocale@plt+0xf6c>  // b.none
  403828:	ldr	w0, [sp, #128]
  40382c:	bl	4025c0 <close@plt>
  403830:	mov	w0, #0xffffffff            	// #-1
  403834:	str	w0, [sp, #128]
  403838:	b	403854 <setlocale@plt+0xf84>
  40383c:	ldr	w0, [sp, #128]
  403840:	bl	4025c0 <close@plt>
  403844:	b	40386c <setlocale@plt+0xf9c>
  403848:	nop
  40384c:	b	403854 <setlocale@plt+0xf84>
  403850:	nop
  403854:	ldr	x0, [sp, #152]
  403858:	ldr	x0, [x0, #40]
  40385c:	str	x0, [sp, #152]
  403860:	ldr	x0, [sp, #152]
  403864:	cmp	x0, #0x0
  403868:	b.ne	4037bc <setlocale@plt+0xeec>  // b.any
  40386c:	ldr	x0, [sp, #152]
  403870:	cmp	x0, #0x0
  403874:	b.eq	403894 <setlocale@plt+0xfc4>  // b.none
  403878:	ldr	x0, [sp, #152]
  40387c:	ldr	x0, [x0, #24]
  403880:	add	x0, x0, #0x4
  403884:	ldr	w1, [x0]
  403888:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40388c:	add	x0, x0, #0x4e0
  403890:	str	w1, [x0]
  403894:	ldr	x0, [sp, #56]
  403898:	bl	4022e0 <freeaddrinfo@plt>
  40389c:	ldr	x0, [sp, #152]
  4038a0:	cmp	x0, #0x0
  4038a4:	b.ne	4038d8 <setlocale@plt+0x1008>  // b.any
  4038a8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4038ac:	add	x0, x0, #0x418
  4038b0:	ldr	x4, [x0]
  4038b4:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4038b8:	add	x3, x0, #0x8
  4038bc:	ldr	x2, [sp, #144]
  4038c0:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  4038c4:	add	x1, x0, #0xff8
  4038c8:	mov	x0, x4
  4038cc:	bl	4028b0 <fprintf@plt>
  4038d0:	mov	w0, #0xffffffff            	// #-1
  4038d4:	bl	402320 <exit@plt>
  4038d8:	ldr	x1, [sp, #144]
  4038dc:	ldr	x0, [sp, #136]
  4038e0:	bl	402640 <strcmp@plt>
  4038e4:	cmp	w0, #0x0
  4038e8:	b.eq	403a38 <setlocale@plt+0x1168>  // b.none
  4038ec:	add	x1, sp, #0x38
  4038f0:	add	x0, sp, #0x40
  4038f4:	mov	x3, x1
  4038f8:	mov	x2, x0
  4038fc:	mov	x1, #0x0                   	// #0
  403900:	ldr	x0, [sp, #136]
  403904:	bl	402740 <getaddrinfo@plt>
  403908:	str	w0, [sp, #132]
  40390c:	ldr	w0, [sp, #132]
  403910:	cmp	w0, #0x0
  403914:	b.eq	40394c <setlocale@plt+0x107c>  // b.none
  403918:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40391c:	add	x0, x0, #0x418
  403920:	ldr	x19, [x0]
  403924:	ldr	w0, [sp, #132]
  403928:	bl	4022c0 <gai_strerror@plt>
  40392c:	mov	x3, x0
  403930:	ldr	x2, [sp, #136]
  403934:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  403938:	add	x1, x0, #0xff8
  40393c:	mov	x0, x19
  403940:	bl	4028b0 <fprintf@plt>
  403944:	mov	w0, #0xffffffff            	// #-1
  403948:	bl	402320 <exit@plt>
  40394c:	ldr	x0, [sp, #56]
  403950:	str	x0, [sp, #152]
  403954:	b	4039c0 <setlocale@plt+0x10f0>
  403958:	ldr	x0, [sp, #152]
  40395c:	ldr	w0, [x0, #4]
  403960:	cmp	w0, #0x2
  403964:	b.ne	4039a8 <setlocale@plt+0x10d8>  // b.any
  403968:	ldr	x0, [sp, #152]
  40396c:	ldr	w3, [x0, #4]
  403970:	ldr	x0, [sp, #152]
  403974:	ldr	w1, [x0, #8]
  403978:	ldr	x0, [sp, #152]
  40397c:	ldr	w0, [x0, #12]
  403980:	mov	w2, w0
  403984:	mov	w0, w3
  403988:	bl	402700 <socket@plt>
  40398c:	str	w0, [sp, #124]
  403990:	ldr	w0, [sp, #124]
  403994:	cmp	w0, #0x0
  403998:	b.lt	4039b0 <setlocale@plt+0x10e0>  // b.tstop
  40399c:	ldr	w0, [sp, #124]
  4039a0:	bl	4025c0 <close@plt>
  4039a4:	b	4039cc <setlocale@plt+0x10fc>
  4039a8:	nop
  4039ac:	b	4039b4 <setlocale@plt+0x10e4>
  4039b0:	nop
  4039b4:	ldr	x0, [sp, #152]
  4039b8:	ldr	x0, [x0, #40]
  4039bc:	str	x0, [sp, #152]
  4039c0:	ldr	x0, [sp, #152]
  4039c4:	cmp	x0, #0x0
  4039c8:	b.ne	403958 <setlocale@plt+0x1088>  // b.any
  4039cc:	ldr	x0, [sp, #152]
  4039d0:	cmp	x0, #0x0
  4039d4:	b.eq	4039f4 <setlocale@plt+0x1124>  // b.none
  4039d8:	ldr	x0, [sp, #152]
  4039dc:	ldr	x0, [x0, #24]
  4039e0:	add	x0, x0, #0x4
  4039e4:	ldr	w1, [x0]
  4039e8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4039ec:	add	x0, x0, #0x508
  4039f0:	str	w1, [x0]
  4039f4:	ldr	x0, [sp, #56]
  4039f8:	bl	4022e0 <freeaddrinfo@plt>
  4039fc:	ldr	x0, [sp, #152]
  403a00:	cmp	x0, #0x0
  403a04:	b.ne	403a50 <setlocale@plt+0x1180>  // b.any
  403a08:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403a0c:	add	x0, x0, #0x418
  403a10:	ldr	x4, [x0]
  403a14:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403a18:	add	x3, x0, #0x8
  403a1c:	ldr	x2, [sp, #136]
  403a20:	adrp	x0, 40d000 <argp_failure@@Base+0x1cdc>
  403a24:	add	x1, x0, #0xff8
  403a28:	mov	x0, x4
  403a2c:	bl	4028b0 <fprintf@plt>
  403a30:	mov	w0, #0xffffffff            	// #-1
  403a34:	bl	402320 <exit@plt>
  403a38:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403a3c:	add	x0, x0, #0x508
  403a40:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  403a44:	add	x1, x1, #0x4e0
  403a48:	ldr	w1, [x1]
  403a4c:	str	w1, [x0]
  403a50:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403a54:	add	x1, x0, #0x20
  403a58:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403a5c:	add	x0, x0, #0x28
  403a60:	bl	402890 <getservbyname@plt>
  403a64:	str	x0, [sp, #112]
  403a68:	ldr	x0, [sp, #112]
  403a6c:	cmp	x0, #0x0
  403a70:	b.ne	403aa8 <setlocale@plt+0x11d8>  // b.any
  403a74:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403a78:	add	x0, x0, #0x418
  403a7c:	ldr	x4, [x0]
  403a80:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403a84:	add	x3, x0, #0x20
  403a88:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403a8c:	add	x2, x0, #0x28
  403a90:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403a94:	add	x1, x0, #0x30
  403a98:	mov	x0, x4
  403a9c:	bl	4028b0 <fprintf@plt>
  403aa0:	mov	w0, #0xffffffff            	// #-1
  403aa4:	bl	402320 <exit@plt>
  403aa8:	ldr	x0, [sp, #112]
  403aac:	ldr	w0, [x0, #16]
  403ab0:	and	w0, w0, #0xffff
  403ab4:	bl	402490 <ntohs@plt>
  403ab8:	and	w1, w0, #0xffff
  403abc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ac0:	add	x0, x0, #0x500
  403ac4:	strh	w1, [x0]
  403ac8:	mov	w0, #0x0                   	// #0
  403acc:	ldr	x19, [sp, #16]
  403ad0:	ldp	x29, x30, [sp], #160
  403ad4:	ret
  403ad8:	stp	x29, x30, [sp, #-96]!
  403adc:	mov	x29, sp
  403ae0:	str	x19, [sp, #16]
  403ae4:	str	w0, [sp, #44]
  403ae8:	str	x1, [sp, #32]
  403aec:	bl	4028a0 <getlogin@plt>
  403af0:	str	x0, [sp, #80]
  403af4:	ldr	x0, [sp, #80]
  403af8:	cmp	x0, #0x0
  403afc:	b.ne	403b38 <setlocale@plt+0x1268>  // b.any
  403b00:	bl	4023d0 <getuid@plt>
  403b04:	bl	402650 <getpwuid@plt>
  403b08:	str	x0, [sp, #56]
  403b0c:	ldr	x0, [sp, #56]
  403b10:	cmp	x0, #0x0
  403b14:	b.ne	403b2c <setlocale@plt+0x125c>  // b.any
  403b18:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403b1c:	add	x0, x0, #0x60
  403b20:	bl	402630 <puts@plt>
  403b24:	mov	w0, #0xffffffff            	// #-1
  403b28:	bl	402320 <exit@plt>
  403b2c:	ldr	x0, [sp, #56]
  403b30:	ldr	x0, [x0]
  403b34:	str	x0, [sp, #80]
  403b38:	bl	405260 <setlocale@plt+0x2990>
  403b3c:	str	x0, [sp, #48]
  403b40:	ldr	x0, [sp, #48]
  403b44:	cmp	x0, #0x0
  403b48:	b.ne	403b60 <setlocale@plt+0x1290>  // b.any
  403b4c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403b50:	add	x0, x0, #0x80
  403b54:	bl	402350 <perror@plt>
  403b58:	mov	w0, #0xffffffff            	// #-1
  403b5c:	bl	402320 <exit@plt>
  403b60:	ldr	x0, [sp, #32]
  403b64:	ldr	x19, [x0]
  403b68:	b	403b70 <setlocale@plt+0x12a0>
  403b6c:	add	x19, x19, #0x1
  403b70:	ldrb	w0, [x19]
  403b74:	cmp	w0, #0x0
  403b78:	b.eq	403b98 <setlocale@plt+0x12c8>  // b.none
  403b7c:	ldrb	w0, [x19]
  403b80:	mov	w1, w0
  403b84:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403b88:	add	x0, x0, #0xa0
  403b8c:	bl	4026c0 <strchr@plt>
  403b90:	cmp	x0, #0x0
  403b94:	b.eq	403b6c <setlocale@plt+0x129c>  // b.none
  403b98:	ldrb	w0, [x19]
  403b9c:	cmp	w0, #0x0
  403ba0:	b.ne	403bbc <setlocale@plt+0x12ec>  // b.any
  403ba4:	ldr	x0, [sp, #32]
  403ba8:	ldr	x0, [x0]
  403bac:	str	x0, [sp, #88]
  403bb0:	ldr	x0, [sp, #48]
  403bb4:	str	x0, [sp, #72]
  403bb8:	b	403bfc <setlocale@plt+0x132c>
  403bbc:	mov	x0, x19
  403bc0:	add	x19, x0, #0x1
  403bc4:	ldrb	w0, [x0]
  403bc8:	cmp	w0, #0x40
  403bcc:	b.ne	403be4 <setlocale@plt+0x1314>  // b.any
  403bd0:	ldr	x0, [sp, #32]
  403bd4:	ldr	x0, [x0]
  403bd8:	str	x0, [sp, #88]
  403bdc:	str	x19, [sp, #72]
  403be0:	b	403bf4 <setlocale@plt+0x1324>
  403be4:	str	x19, [sp, #88]
  403be8:	ldr	x0, [sp, #32]
  403bec:	ldr	x0, [x0]
  403bf0:	str	x0, [sp, #72]
  403bf4:	sub	x19, x19, #0x1
  403bf8:	strb	wzr, [x19]
  403bfc:	ldr	w0, [sp, #44]
  403c00:	cmp	w0, #0x1
  403c04:	b.le	403c18 <setlocale@plt+0x1348>
  403c08:	ldr	x0, [sp, #32]
  403c0c:	ldr	x0, [x0, #8]
  403c10:	str	x0, [sp, #64]
  403c14:	b	403c24 <setlocale@plt+0x1354>
  403c18:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403c1c:	add	x0, x0, #0xa8
  403c20:	str	x0, [sp, #64]
  403c24:	ldr	x1, [sp, #72]
  403c28:	ldr	x0, [sp, #48]
  403c2c:	bl	4036e8 <setlocale@plt+0xe18>
  403c30:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403c34:	add	x0, x0, #0x510
  403c38:	mov	w1, #0x1                   	// #1
  403c3c:	strb	w1, [x0]
  403c40:	mov	w0, #0x2                   	// #2
  403c44:	bl	402570 <htons@plt>
  403c48:	and	w1, w0, #0xffff
  403c4c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403c50:	add	x0, x0, #0x510
  403c54:	strh	w1, [x0, #8]
  403c58:	mov	w0, #0x2                   	// #2
  403c5c:	bl	402570 <htons@plt>
  403c60:	and	w1, w0, #0xffff
  403c64:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403c68:	add	x0, x0, #0x510
  403c6c:	strh	w1, [x0, #24]
  403c70:	mov	w0, #0x0                   	// #0
  403c74:	bl	402380 <htonl@plt>
  403c78:	mov	w1, w0
  403c7c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403c80:	add	x0, x0, #0x510
  403c84:	str	w1, [x0, #4]
  403c88:	mov	x2, #0xc                   	// #12
  403c8c:	ldr	x1, [sp, #80]
  403c90:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403c94:	add	x0, x0, #0x53c
  403c98:	bl	4027f0 <strncpy@plt>
  403c9c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ca0:	add	x0, x0, #0x510
  403ca4:	strb	wzr, [x0, #55]
  403ca8:	mov	x2, #0xc                   	// #12
  403cac:	ldr	x1, [sp, #88]
  403cb0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403cb4:	add	x0, x0, #0x548
  403cb8:	bl	4027f0 <strncpy@plt>
  403cbc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403cc0:	add	x0, x0, #0x510
  403cc4:	strb	wzr, [x0, #67]
  403cc8:	mov	x2, #0x10                  	// #16
  403ccc:	ldr	x1, [sp, #64]
  403cd0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403cd4:	add	x0, x0, #0x554
  403cd8:	bl	4027f0 <strncpy@plt>
  403cdc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ce0:	add	x0, x0, #0x510
  403ce4:	strb	wzr, [x0, #83]
  403ce8:	ldr	x0, [sp, #48]
  403cec:	bl	402680 <free@plt>
  403cf0:	mov	w0, #0x0                   	// #0
  403cf4:	ldr	x19, [sp, #16]
  403cf8:	ldp	x29, x30, [sp], #96
  403cfc:	ret
  403d00:	stp	x29, x30, [sp, #-32]!
  403d04:	mov	x29, sp
  403d08:	str	w0, [sp, #28]
  403d0c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403d10:	add	x0, x0, #0xb0
  403d14:	bl	404c80 <setlocale@plt+0x23b0>
  403d18:	bl	40416c <setlocale@plt+0x189c>
  403d1c:	nop
  403d20:	ldp	x29, x30, [sp], #32
  403d24:	ret
  403d28:	sub	sp, sp, #0xc0
  403d2c:	stp	x29, x30, [sp, #16]
  403d30:	add	x29, sp, #0x10
  403d34:	bl	4024c0 <initscr@plt>
  403d38:	cmp	x0, #0x0
  403d3c:	b.ne	403d54 <setlocale@plt+0x1484>  // b.any
  403d40:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  403d44:	add	x2, x0, #0xd0
  403d48:	mov	w1, #0x0                   	// #0
  403d4c:	mov	w0, #0x1                   	// #1
  403d50:	bl	402340 <error@plt>
  403d54:	add	x0, sp, #0x28
  403d58:	mov	x2, x0
  403d5c:	mov	x1, #0x0                   	// #0
  403d60:	mov	w0, #0x14                  	// #20
  403d64:	bl	4025d0 <sigaction@plt>
  403d68:	add	x0, sp, #0x28
  403d6c:	add	x0, x0, #0x8
  403d70:	mov	w1, #0xe                   	// #14
  403d74:	bl	402800 <sigaddset@plt>
  403d78:	add	x0, sp, #0x28
  403d7c:	mov	x2, #0x0                   	// #0
  403d80:	mov	x1, x0
  403d84:	mov	w0, #0x14                  	// #20
  403d88:	bl	4025d0 <sigaction@plt>
  403d8c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403d90:	add	x0, x0, #0x458
  403d94:	mov	w1, #0x1                   	// #1
  403d98:	str	w1, [x0]
  403d9c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403da0:	add	x0, x0, #0x438
  403da4:	ldr	x0, [x0]
  403da8:	bl	402730 <wclear@plt>
  403dac:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403db0:	add	x0, x0, #0x438
  403db4:	ldr	x0, [x0]
  403db8:	bl	4024b0 <wrefresh@plt>
  403dbc:	bl	4027a0 <noecho@plt>
  403dc0:	bl	4023e0 <cbreak@plt>
  403dc4:	adrp	x0, 403000 <setlocale@plt+0x730>
  403dc8:	add	x1, x0, #0xd00
  403dcc:	mov	w0, #0x3                   	// #3
  403dd0:	bl	402460 <signal@plt>
  403dd4:	adrp	x0, 403000 <setlocale@plt+0x730>
  403dd8:	add	x1, x0, #0xd00
  403ddc:	mov	w0, #0x2                   	// #2
  403de0:	bl	402460 <signal@plt>
  403de4:	adrp	x0, 403000 <setlocale@plt+0x730>
  403de8:	add	x1, x0, #0xd00
  403dec:	mov	w0, #0xd                   	// #13
  403df0:	bl	402460 <signal@plt>
  403df4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403df8:	add	x0, x0, #0x440
  403dfc:	ldr	w0, [x0]
  403e00:	lsr	w1, w0, #31
  403e04:	add	w0, w1, w0
  403e08:	asr	w0, w0, #1
  403e0c:	mov	w1, w0
  403e10:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e14:	add	x0, x0, #0x568
  403e18:	str	w1, [x0, #8]
  403e1c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e20:	add	x0, x0, #0x430
  403e24:	ldr	w1, [x0]
  403e28:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e2c:	add	x0, x0, #0x568
  403e30:	str	w1, [x0, #12]
  403e34:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e38:	add	x0, x0, #0x568
  403e3c:	ldr	w4, [x0, #8]
  403e40:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e44:	add	x0, x0, #0x568
  403e48:	ldr	w0, [x0, #12]
  403e4c:	mov	w3, #0x0                   	// #0
  403e50:	mov	w2, #0x0                   	// #0
  403e54:	mov	w1, w0
  403e58:	mov	w0, w4
  403e5c:	bl	4024f0 <newwin@plt>
  403e60:	mov	x1, x0
  403e64:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e68:	add	x0, x0, #0x568
  403e6c:	str	x1, [x0]
  403e70:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e74:	add	x0, x0, #0x568
  403e78:	ldr	x0, [x0]
  403e7c:	mov	w1, #0x0                   	// #0
  403e80:	bl	4026f0 <scrollok@plt>
  403e84:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e88:	add	x0, x0, #0x568
  403e8c:	ldr	x0, [x0]
  403e90:	bl	402730 <wclear@plt>
  403e94:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403e98:	add	x0, x0, #0x440
  403e9c:	ldr	w0, [x0]
  403ea0:	lsr	w1, w0, #31
  403ea4:	add	w0, w1, w0
  403ea8:	asr	w0, w0, #1
  403eac:	sub	w1, w0, #0x1
  403eb0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403eb4:	add	x0, x0, #0x588
  403eb8:	str	w1, [x0, #8]
  403ebc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ec0:	add	x0, x0, #0x430
  403ec4:	ldr	w1, [x0]
  403ec8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ecc:	add	x0, x0, #0x588
  403ed0:	str	w1, [x0, #12]
  403ed4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ed8:	add	x0, x0, #0x588
  403edc:	ldr	w4, [x0, #8]
  403ee0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ee4:	add	x0, x0, #0x588
  403ee8:	ldr	w1, [x0, #12]
  403eec:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403ef0:	add	x0, x0, #0x568
  403ef4:	ldr	w0, [x0, #8]
  403ef8:	add	w0, w0, #0x1
  403efc:	mov	w3, #0x0                   	// #0
  403f00:	mov	w2, w0
  403f04:	mov	w0, w4
  403f08:	bl	4024f0 <newwin@plt>
  403f0c:	mov	x1, x0
  403f10:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403f14:	add	x0, x0, #0x588
  403f18:	str	x1, [x0]
  403f1c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403f20:	add	x0, x0, #0x588
  403f24:	ldr	x0, [x0]
  403f28:	mov	w1, #0x0                   	// #0
  403f2c:	bl	4026f0 <scrollok@plt>
  403f30:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403f34:	add	x0, x0, #0x588
  403f38:	ldr	x0, [x0]
  403f3c:	bl	402730 <wclear@plt>
  403f40:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403f44:	add	x0, x0, #0x430
  403f48:	ldr	w1, [x0]
  403f4c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403f50:	add	x0, x0, #0x568
  403f54:	ldr	w0, [x0, #8]
  403f58:	mov	w3, #0x0                   	// #0
  403f5c:	mov	w2, w0
  403f60:	mov	w0, #0x1                   	// #1
  403f64:	bl	4024f0 <newwin@plt>
  403f68:	mov	x1, x0
  403f6c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403f70:	add	x0, x0, #0x5a8
  403f74:	str	x1, [x0]
  403f78:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403f7c:	add	x0, x0, #0x5a8
  403f80:	ldr	x0, [x0]
  403f84:	str	wzr, [sp]
  403f88:	mov	w7, #0x0                   	// #0
  403f8c:	mov	w6, #0x0                   	// #0
  403f90:	mov	w5, #0x0                   	// #0
  403f94:	mov	w4, #0x2d                  	// #45
  403f98:	mov	w3, #0x2d                  	// #45
  403f9c:	mov	w2, #0x2d                  	// #45
  403fa0:	mov	w1, #0x2d                  	// #45
  403fa4:	bl	402430 <wborder@plt>
  403fa8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  403fac:	add	x0, x0, #0x5a8
  403fb0:	ldr	x0, [x0]
  403fb4:	bl	4024b0 <wrefresh@plt>
  403fb8:	mov	w0, #0x0                   	// #0
  403fbc:	ldp	x29, x30, [sp, #16]
  403fc0:	add	sp, sp, #0xc0
  403fc4:	ret
  403fc8:	stp	x29, x30, [sp, #-96]!
  403fcc:	mov	x29, sp
  403fd0:	mov	w0, #0xffffffff            	// #-1
  403fd4:	strb	w0, [sp, #92]
  403fd8:	ldrb	w0, [sp, #92]
  403fdc:	strb	w0, [sp, #93]
  403fe0:	ldrb	w0, [sp, #93]
  403fe4:	strb	w0, [sp, #94]
  403fe8:	ldrb	w0, [sp, #94]
  403fec:	strb	w0, [sp, #95]
  403ff0:	add	x0, sp, #0x10
  403ff4:	mov	x1, x0
  403ff8:	mov	w0, #0x0                   	// #0
  403ffc:	bl	402410 <tcgetattr@plt>
  404000:	cmp	w0, #0x0
  404004:	b.lt	404020 <setlocale@plt+0x1750>  // b.tstop
  404008:	ldrb	w0, [sp, #35]
  40400c:	strb	w0, [sp, #95]
  404010:	ldrb	w0, [sp, #47]
  404014:	strb	w0, [sp, #94]
  404018:	ldrb	w0, [sp, #36]
  40401c:	strb	w0, [sp, #93]
  404020:	ldrb	w1, [sp, #95]
  404024:	ldrb	w0, [sp, #92]
  404028:	cmp	w1, w0
  40402c:	b.ne	404038 <setlocale@plt+0x1768>  // b.any
  404030:	mov	w0, #0x7f                  	// #127
  404034:	strb	w0, [sp, #95]
  404038:	ldrb	w1, [sp, #94]
  40403c:	ldrb	w0, [sp, #92]
  404040:	cmp	w1, w0
  404044:	b.ne	404050 <setlocale@plt+0x1780>  // b.any
  404048:	mov	w0, #0x17                  	// #23
  40404c:	strb	w0, [sp, #94]
  404050:	ldrb	w1, [sp, #93]
  404054:	ldrb	w0, [sp, #92]
  404058:	cmp	w1, w0
  40405c:	b.ne	404068 <setlocale@plt+0x1798>  // b.any
  404060:	mov	w0, #0x15                  	// #21
  404064:	strb	w0, [sp, #93]
  404068:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40406c:	add	x0, x0, #0x568
  404070:	ldrb	w1, [sp, #95]
  404074:	strb	w1, [x0, #25]
  404078:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40407c:	add	x0, x0, #0x568
  404080:	ldrb	w1, [sp, #94]
  404084:	strb	w1, [x0, #26]
  404088:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40408c:	add	x0, x0, #0x568
  404090:	ldrb	w1, [sp, #93]
  404094:	strb	w1, [x0, #24]
  404098:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40409c:	add	x0, x0, #0x568
  4040a0:	ldrb	w0, [x0, #25]
  4040a4:	strb	w0, [sp, #80]
  4040a8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4040ac:	add	x0, x0, #0x568
  4040b0:	ldrb	w0, [x0, #24]
  4040b4:	strb	w0, [sp, #81]
  4040b8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4040bc:	add	x0, x0, #0x568
  4040c0:	ldrb	w0, [x0, #26]
  4040c4:	strb	w0, [sp, #82]
  4040c8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4040cc:	add	x0, x0, #0x4e8
  4040d0:	ldr	w0, [x0]
  4040d4:	add	x1, sp, #0x50
  4040d8:	mov	x2, #0x3                   	// #3
  4040dc:	bl	402610 <write@plt>
  4040e0:	str	w0, [sp, #88]
  4040e4:	ldr	w0, [sp, #88]
  4040e8:	cmp	w0, #0x3
  4040ec:	b.eq	4040fc <setlocale@plt+0x182c>  // b.none
  4040f0:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4040f4:	add	x0, x0, #0x108
  4040f8:	bl	404b70 <setlocale@plt+0x22a0>
  4040fc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404100:	add	x0, x0, #0x4e8
  404104:	ldr	w0, [x0]
  404108:	add	x1, sp, #0x50
  40410c:	mov	x2, #0x3                   	// #3
  404110:	bl	402750 <read@plt>
  404114:	str	w0, [sp, #88]
  404118:	ldr	w0, [sp, #88]
  40411c:	cmp	w0, #0x3
  404120:	b.eq	404130 <setlocale@plt+0x1860>  // b.none
  404124:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404128:	add	x0, x0, #0x108
  40412c:	bl	404b70 <setlocale@plt+0x22a0>
  404130:	ldrb	w1, [sp, #80]
  404134:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404138:	add	x0, x0, #0x588
  40413c:	strb	w1, [x0, #25]
  404140:	ldrb	w1, [sp, #81]
  404144:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404148:	add	x0, x0, #0x588
  40414c:	strb	w1, [x0, #24]
  404150:	ldrb	w1, [sp, #82]
  404154:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404158:	add	x0, x0, #0x588
  40415c:	strb	w1, [x0, #26]
  404160:	mov	w0, #0x0                   	// #0
  404164:	ldp	x29, x30, [sp], #96
  404168:	ret
  40416c:	stp	x29, x30, [sp, #-16]!
  404170:	mov	x29, sp
  404174:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404178:	add	x0, x0, #0x458
  40417c:	ldr	w0, [x0]
  404180:	cmp	w0, #0x0
  404184:	b.eq	4041d8 <setlocale@plt+0x1908>  // b.none
  404188:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40418c:	add	x0, x0, #0x588
  404190:	ldr	x3, [x0]
  404194:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404198:	add	x0, x0, #0x588
  40419c:	ldr	w0, [x0, #8]
  4041a0:	sub	w0, w0, #0x1
  4041a4:	mov	w2, #0x0                   	// #0
  4041a8:	mov	w1, w0
  4041ac:	mov	x0, x3
  4041b0:	bl	402810 <wmove@plt>
  4041b4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4041b8:	add	x0, x0, #0x588
  4041bc:	ldr	x0, [x0]
  4041c0:	bl	402450 <wclrtoeol@plt>
  4041c4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4041c8:	add	x0, x0, #0x588
  4041cc:	ldr	x0, [x0]
  4041d0:	bl	4024b0 <wrefresh@plt>
  4041d4:	bl	402710 <endwin@plt>
  4041d8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4041dc:	add	x0, x0, #0x454
  4041e0:	ldr	w0, [x0]
  4041e4:	cmp	w0, #0x0
  4041e8:	b.eq	4041f0 <setlocale@plt+0x1920>  // b.none
  4041ec:	bl	40462c <setlocale@plt+0x1d5c>
  4041f0:	mov	w0, #0x0                   	// #0
  4041f4:	bl	402320 <exit@plt>
  4041f8:	stp	x29, x30, [sp, #-144]!
  4041fc:	mov	x29, sp
  404200:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404204:	add	x0, x0, #0x6f8
  404208:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  40420c:	add	x1, x1, #0x290
  404210:	str	x1, [x0]
  404214:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404218:	add	x1, x0, #0x510
  40421c:	add	x0, sp, #0x10
  404220:	ldp	x2, x3, [x1]
  404224:	stp	x2, x3, [x0]
  404228:	ldp	x2, x3, [x1, #16]
  40422c:	stp	x2, x3, [x0, #16]
  404230:	ldp	x2, x3, [x1, #32]
  404234:	stp	x2, x3, [x0, #32]
  404238:	ldp	x2, x3, [x1, #48]
  40423c:	stp	x2, x3, [x0, #48]
  404240:	ldp	x2, x3, [x1, #64]
  404244:	stp	x2, x3, [x0, #64]
  404248:	ldr	w1, [x1, #80]
  40424c:	str	w1, [x0, #80]
  404250:	add	x2, sp, #0x78
  404254:	add	x1, sp, #0x10
  404258:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40425c:	add	x0, x0, #0x508
  404260:	mov	x3, x2
  404264:	mov	w2, #0x3                   	// #3
  404268:	ldr	w0, [x0]
  40426c:	bl	402cb0 <setlocale@plt+0x3e0>
  404270:	ldr	w0, [sp, #124]
  404274:	mov	w1, w0
  404278:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40427c:	add	x0, x0, #0x5b0
  404280:	str	w1, [x0]
  404284:	ldrb	w0, [sp, #122]
  404288:	cmp	w0, #0x0
  40428c:	b.eq	4042bc <setlocale@plt+0x19ec>  // b.none
  404290:	ldrb	w0, [sp, #122]
  404294:	cmp	w0, #0x8
  404298:	b.hi	4042b8 <setlocale@plt+0x19e8>  // b.pmore
  40429c:	ldrb	w0, [sp, #122]
  4042a0:	mov	w1, w0
  4042a4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4042a8:	add	x0, x0, #0x330
  4042ac:	sxtw	x1, w1
  4042b0:	ldr	x0, [x0, x1, lsl #3]
  4042b4:	bl	404c80 <setlocale@plt+0x23b0>
  4042b8:	bl	40416c <setlocale@plt+0x189c>
  4042bc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4042c0:	add	x1, x0, #0x510
  4042c4:	add	x0, sp, #0x10
  4042c8:	ldp	x2, x3, [x1]
  4042cc:	stp	x2, x3, [x0]
  4042d0:	ldp	x2, x3, [x1, #16]
  4042d4:	stp	x2, x3, [x0, #16]
  4042d8:	ldp	x2, x3, [x1, #32]
  4042dc:	stp	x2, x3, [x0, #32]
  4042e0:	ldp	x2, x3, [x1, #48]
  4042e4:	stp	x2, x3, [x0, #48]
  4042e8:	ldp	x2, x3, [x1, #64]
  4042ec:	stp	x2, x3, [x0, #64]
  4042f0:	ldr	w1, [x1, #80]
  4042f4:	str	w1, [x0, #80]
  4042f8:	add	x2, sp, #0x78
  4042fc:	add	x1, sp, #0x10
  404300:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404304:	add	x0, x0, #0x4e0
  404308:	mov	x3, x2
  40430c:	mov	w2, #0x0                   	// #0
  404310:	ldr	w0, [x0]
  404314:	bl	402cb0 <setlocale@plt+0x3e0>
  404318:	ldr	w0, [sp, #124]
  40431c:	mov	w1, w0
  404320:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404324:	add	x0, x0, #0x6f0
  404328:	str	w1, [x0]
  40432c:	mov	w0, #0x0                   	// #0
  404330:	ldp	x29, x30, [sp], #144
  404334:	ret
  404338:	stp	x29, x30, [sp, #-32]!
  40433c:	mov	x29, sp
  404340:	str	w0, [sp, #28]
  404344:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404348:	add	x0, x0, #0x2c0
  40434c:	bl	404c80 <setlocale@plt+0x23b0>
  404350:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404354:	add	x0, x0, #0x45c
  404358:	ldr	w0, [x0]
  40435c:	add	w1, w0, #0x1
  404360:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404364:	add	x0, x0, #0x45c
  404368:	str	w1, [x0]
  40436c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404370:	add	x0, x0, #0x5b0
  404374:	ldr	w0, [x0]
  404378:	add	w0, w0, #0x1
  40437c:	bl	402380 <htonl@plt>
  404380:	mov	w1, w0
  404384:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404388:	add	x0, x0, #0x510
  40438c:	str	w1, [x0, #4]
  404390:	bl	4041f8 <setlocale@plt+0x1928>
  404394:	mov	w1, #0x1                   	// #1
  404398:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40439c:	add	x0, x0, #0x5b8
  4043a0:	bl	4027e0 <longjmp@plt>
  4043a4:	stp	x29, x30, [sp, #-176]!
  4043a8:	mov	x29, sp
  4043ac:	mov	x0, #0x1e                  	// #30
  4043b0:	str	x0, [sp, #152]
  4043b4:	str	xzr, [sp, #160]
  4043b8:	ldp	x0, x1, [sp, #152]
  4043bc:	stp	x0, x1, [sp, #136]
  4043c0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4043c4:	add	x0, x0, #0x4e8
  4043c8:	ldr	w0, [x0]
  4043cc:	mov	w1, #0x5                   	// #5
  4043d0:	bl	402370 <listen@plt>
  4043d4:	cmp	w0, #0x0
  4043d8:	b.eq	4043e8 <setlocale@plt+0x1b18>  // b.none
  4043dc:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4043e0:	add	x0, x0, #0x2e0
  4043e4:	bl	404b70 <setlocale@plt+0x22a0>
  4043e8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4043ec:	add	x0, x0, #0x4c0
  4043f0:	ldrh	w0, [x0]
  4043f4:	bl	402570 <htons@plt>
  4043f8:	and	w1, w0, #0xffff
  4043fc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404400:	add	x0, x0, #0x510
  404404:	strh	w1, [x0, #8]
  404408:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40440c:	add	x1, x0, #0x4c2
  404410:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404414:	add	x0, x0, #0x510
  404418:	add	x0, x0, #0xa
  40441c:	ldr	x2, [x1]
  404420:	str	x2, [x0]
  404424:	ldur	x1, [x1, #6]
  404428:	stur	x1, [x0, #6]
  40442c:	mov	w0, #0xffffffff            	// #-1
  404430:	bl	402380 <htonl@plt>
  404434:	mov	w1, w0
  404438:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40443c:	add	x0, x0, #0x510
  404440:	str	w1, [x0, #4]
  404444:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404448:	add	x0, x0, #0x454
  40444c:	mov	w1, #0x1                   	// #1
  404450:	str	w1, [x0]
  404454:	bl	4041f8 <setlocale@plt+0x1928>
  404458:	bl	405094 <setlocale@plt+0x27c4>
  40445c:	add	x0, sp, #0x88
  404460:	mov	x2, #0x0                   	// #0
  404464:	mov	x1, x0
  404468:	mov	w0, #0x0                   	// #0
  40446c:	bl	4026d0 <setitimer@plt>
  404470:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404474:	add	x0, x0, #0x308
  404478:	bl	404c80 <setlocale@plt+0x23b0>
  40447c:	adrp	x0, 404000 <setlocale@plt+0x1730>
  404480:	add	x1, x0, #0x338
  404484:	mov	w0, #0xe                   	// #14
  404488:	bl	402460 <signal@plt>
  40448c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404490:	add	x0, x0, #0x5b8
  404494:	bl	402330 <_setjmp@plt>
  404498:	b	4044bc <setlocale@plt+0x1bec>
  40449c:	bl	402850 <__errno_location@plt>
  4044a0:	ldr	w0, [x0]
  4044a4:	cmp	w0, #0x4
  4044a8:	b.ne	4044b0 <setlocale@plt+0x1be0>  // b.any
  4044ac:	b	4044bc <setlocale@plt+0x1bec>
  4044b0:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4044b4:	add	x0, x0, #0x330
  4044b8:	bl	404b70 <setlocale@plt+0x22a0>
  4044bc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4044c0:	add	x0, x0, #0x4e8
  4044c4:	ldr	w0, [x0]
  4044c8:	mov	x1, #0x0                   	// #0
  4044cc:	mov	x2, #0x0                   	// #0
  4044d0:	bl	402530 <accept@plt>
  4044d4:	str	w0, [sp, #172]
  4044d8:	ldr	w0, [sp, #172]
  4044dc:	cmp	w0, #0x0
  4044e0:	b.lt	40449c <setlocale@plt+0x1bcc>  // b.tstop
  4044e4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4044e8:	add	x0, x0, #0x4e8
  4044ec:	ldr	w0, [x0]
  4044f0:	bl	4025c0 <close@plt>
  4044f4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4044f8:	add	x0, x0, #0x4e8
  4044fc:	ldr	w1, [sp, #172]
  404500:	str	w1, [x0]
  404504:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404508:	add	x0, x0, #0x6f8
  40450c:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  404510:	add	x1, x1, #0x308
  404514:	str	x1, [x0]
  404518:	bl	405030 <setlocale@plt+0x2760>
  40451c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404520:	add	x0, x0, #0x6f0
  404524:	ldr	w0, [x0]
  404528:	bl	402380 <htonl@plt>
  40452c:	mov	w1, w0
  404530:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404534:	add	x0, x0, #0x510
  404538:	str	w1, [x0, #4]
  40453c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404540:	add	x1, x0, #0x510
  404544:	add	x0, sp, #0x10
  404548:	ldp	x2, x3, [x1]
  40454c:	stp	x2, x3, [x0]
  404550:	ldp	x2, x3, [x1, #16]
  404554:	stp	x2, x3, [x0, #16]
  404558:	ldp	x2, x3, [x1, #32]
  40455c:	stp	x2, x3, [x0, #32]
  404560:	ldp	x2, x3, [x1, #48]
  404564:	stp	x2, x3, [x0, #48]
  404568:	ldp	x2, x3, [x1, #64]
  40456c:	stp	x2, x3, [x0, #64]
  404570:	ldr	w1, [x1, #80]
  404574:	str	w1, [x0, #80]
  404578:	add	x2, sp, #0x70
  40457c:	add	x1, sp, #0x10
  404580:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404584:	add	x0, x0, #0x4e0
  404588:	mov	x3, x2
  40458c:	mov	w2, #0x2                   	// #2
  404590:	ldr	w0, [x0]
  404594:	bl	402cb0 <setlocale@plt+0x3e0>
  404598:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40459c:	add	x0, x0, #0x5b0
  4045a0:	ldr	w0, [x0]
  4045a4:	bl	402380 <htonl@plt>
  4045a8:	mov	w1, w0
  4045ac:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4045b0:	add	x0, x0, #0x510
  4045b4:	str	w1, [x0, #4]
  4045b8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4045bc:	add	x1, x0, #0x510
  4045c0:	add	x0, sp, #0x10
  4045c4:	ldp	x2, x3, [x1]
  4045c8:	stp	x2, x3, [x0]
  4045cc:	ldp	x2, x3, [x1, #16]
  4045d0:	stp	x2, x3, [x0, #16]
  4045d4:	ldp	x2, x3, [x1, #32]
  4045d8:	stp	x2, x3, [x0, #32]
  4045dc:	ldp	x2, x3, [x1, #48]
  4045e0:	stp	x2, x3, [x0, #48]
  4045e4:	ldp	x2, x3, [x1, #64]
  4045e8:	stp	x2, x3, [x0, #64]
  4045ec:	ldr	w1, [x1, #80]
  4045f0:	str	w1, [x0, #80]
  4045f4:	add	x2, sp, #0x70
  4045f8:	add	x1, sp, #0x10
  4045fc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404600:	add	x0, x0, #0x508
  404604:	mov	x3, x2
  404608:	mov	w2, #0x2                   	// #2
  40460c:	ldr	w0, [x0]
  404610:	bl	402cb0 <setlocale@plt+0x3e0>
  404614:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404618:	add	x0, x0, #0x454
  40461c:	str	wzr, [x0]
  404620:	mov	w0, #0x0                   	// #0
  404624:	ldp	x29, x30, [sp], #176
  404628:	ret
  40462c:	stp	x29, x30, [sp, #-16]!
  404630:	mov	x29, sp
  404634:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404638:	add	x0, x0, #0x510
  40463c:	mov	w1, #0x2                   	// #2
  404640:	strb	w1, [x0, #1]
  404644:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404648:	add	x0, x0, #0x5b0
  40464c:	ldr	w0, [x0]
  404650:	bl	402380 <htonl@plt>
  404654:	mov	w1, w0
  404658:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40465c:	add	x0, x0, #0x510
  404660:	str	w1, [x0, #4]
  404664:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404668:	add	x0, x0, #0x4d0
  40466c:	mov	w1, #0x2                   	// #2
  404670:	strh	w1, [x0]
  404674:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404678:	add	x0, x0, #0x4d0
  40467c:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  404680:	add	x1, x1, #0x508
  404684:	ldr	w1, [x1]
  404688:	str	w1, [x0, #4]
  40468c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404690:	add	x0, x0, #0x4e4
  404694:	ldr	w6, [x0]
  404698:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40469c:	add	x0, x0, #0x4d0
  4046a0:	mov	w5, #0x10                  	// #16
  4046a4:	mov	x4, x0
  4046a8:	mov	w3, #0x0                   	// #0
  4046ac:	mov	x2, #0x54                  	// #84
  4046b0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4046b4:	add	x1, x0, #0x510
  4046b8:	mov	w0, w6
  4046bc:	bl	4022d0 <sendto@plt>
  4046c0:	cmp	x0, #0x54
  4046c4:	b.eq	4046d4 <setlocale@plt+0x1e04>  // b.none
  4046c8:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4046cc:	add	x0, x0, #0x358
  4046d0:	bl	402350 <perror@plt>
  4046d4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4046d8:	add	x0, x0, #0x6f0
  4046dc:	ldr	w0, [x0]
  4046e0:	bl	402380 <htonl@plt>
  4046e4:	mov	w1, w0
  4046e8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4046ec:	add	x0, x0, #0x510
  4046f0:	str	w1, [x0, #4]
  4046f4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4046f8:	add	x0, x0, #0x4d0
  4046fc:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  404700:	add	x1, x1, #0x4e0
  404704:	ldr	w1, [x1]
  404708:	str	w1, [x0, #4]
  40470c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404710:	add	x0, x0, #0x4e4
  404714:	ldr	w6, [x0]
  404718:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40471c:	add	x0, x0, #0x4d0
  404720:	mov	w5, #0x10                  	// #16
  404724:	mov	x4, x0
  404728:	mov	w3, #0x0                   	// #0
  40472c:	mov	x2, #0x54                  	// #84
  404730:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404734:	add	x1, x0, #0x510
  404738:	mov	w0, w6
  40473c:	bl	4022d0 <sendto@plt>
  404740:	cmp	x0, #0x54
  404744:	b.eq	404754 <setlocale@plt+0x1e84>  // b.none
  404748:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40474c:	add	x0, x0, #0x370
  404750:	bl	402350 <perror@plt>
  404754:	mov	w0, #0x0                   	// #0
  404758:	ldp	x29, x30, [sp], #16
  40475c:	ret
  404760:	mov	x12, #0x2150                	// #8528
  404764:	sub	sp, sp, x12
  404768:	stp	x29, x30, [sp]
  40476c:	mov	x29, sp
  404770:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404774:	add	x0, x0, #0x428
  404778:	ldr	x0, [x0]
  40477c:	bl	402420 <fileno@plt>
  404780:	str	w0, [sp, #8516]
  404784:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404788:	add	x0, x0, #0x388
  40478c:	bl	404c80 <setlocale@plt+0x23b0>
  404790:	bl	402590 <beep@plt>
  404794:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404798:	add	x0, x0, #0x45c
  40479c:	str	wzr, [x0]
  4047a0:	add	x0, sp, #0x2, lsl #12
  4047a4:	add	x0, x0, #0xb0
  4047a8:	str	x0, [sp, #8504]
  4047ac:	str	wzr, [sp, #8520]
  4047b0:	b	4047cc <setlocale@plt+0x1efc>
  4047b4:	ldr	x0, [sp, #8504]
  4047b8:	ldr	w1, [sp, #8520]
  4047bc:	str	xzr, [x0, x1, lsl #3]
  4047c0:	ldr	w0, [sp, #8520]
  4047c4:	add	w0, w0, #0x1
  4047c8:	str	w0, [sp, #8520]
  4047cc:	ldr	w0, [sp, #8520]
  4047d0:	cmp	w0, #0xf
  4047d4:	b.ls	4047b4 <setlocale@plt+0x1ee4>  // b.plast
  4047d8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4047dc:	add	x0, x0, #0x4e8
  4047e0:	ldr	w0, [x0]
  4047e4:	add	w1, w0, #0x3f
  4047e8:	cmp	w0, #0x0
  4047ec:	csel	w0, w1, w0, lt  // lt = tstop
  4047f0:	asr	w0, w0, #6
  4047f4:	mov	w3, w0
  4047f8:	sxtw	x0, w3
  4047fc:	lsl	x0, x0, #3
  404800:	add	x1, sp, #0x2, lsl #12
  404804:	add	x1, x1, #0xb0
  404808:	ldr	x1, [x1, x0]
  40480c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404810:	add	x0, x0, #0x4e8
  404814:	ldr	w0, [x0]
  404818:	negs	w2, w0
  40481c:	and	w0, w0, #0x3f
  404820:	and	w2, w2, #0x3f
  404824:	csneg	w0, w0, w2, mi  // mi = first
  404828:	mov	x2, #0x1                   	// #1
  40482c:	lsl	x0, x2, x0
  404830:	orr	x2, x1, x0
  404834:	sxtw	x0, w3
  404838:	lsl	x0, x0, #3
  40483c:	add	x1, sp, #0x2, lsl #12
  404840:	add	x1, x1, #0xb0
  404844:	str	x2, [x1, x0]
  404848:	ldr	w0, [sp, #8516]
  40484c:	add	w1, w0, #0x3f
  404850:	cmp	w0, #0x0
  404854:	csel	w0, w1, w0, lt  // lt = tstop
  404858:	asr	w0, w0, #6
  40485c:	mov	w3, w0
  404860:	sxtw	x0, w3
  404864:	lsl	x0, x0, #3
  404868:	add	x1, sp, #0x2, lsl #12
  40486c:	add	x1, x1, #0xb0
  404870:	ldr	x1, [x1, x0]
  404874:	ldr	w0, [sp, #8516]
  404878:	negs	w2, w0
  40487c:	and	w0, w0, #0x3f
  404880:	and	w2, w2, #0x3f
  404884:	csneg	w0, w0, w2, mi  // mi = first
  404888:	mov	x2, #0x1                   	// #1
  40488c:	lsl	x0, x2, x0
  404890:	orr	x2, x1, x0
  404894:	sxtw	x0, w3
  404898:	lsl	x0, x0, #3
  40489c:	add	x1, sp, #0x2, lsl #12
  4048a0:	add	x1, x1, #0xb0
  4048a4:	str	x2, [x1, x0]
  4048a8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4048ac:	add	x0, x0, #0x4e8
  4048b0:	ldr	w0, [x0]
  4048b4:	ldr	w2, [sp, #8516]
  4048b8:	ldr	w1, [sp, #8516]
  4048bc:	cmp	w2, w0
  4048c0:	csel	w0, w1, w0, ge  // ge = tcont
  4048c4:	add	w0, w0, #0x1
  4048c8:	str	w0, [sp, #8500]
  4048cc:	add	x0, sp, #0x2, lsl #12
  4048d0:	add	x0, x0, #0x30
  4048d4:	add	x1, sp, #0x2, lsl #12
  4048d8:	add	x1, x1, #0xb0
  4048dc:	ldp	x2, x3, [x1]
  4048e0:	stp	x2, x3, [x0]
  4048e4:	ldp	x2, x3, [x1, #16]
  4048e8:	stp	x2, x3, [x0, #16]
  4048ec:	ldp	x2, x3, [x1, #32]
  4048f0:	stp	x2, x3, [x0, #32]
  4048f4:	ldp	x2, x3, [x1, #48]
  4048f8:	stp	x2, x3, [x0, #48]
  4048fc:	ldp	x2, x3, [x1, #64]
  404900:	stp	x2, x3, [x0, #64]
  404904:	ldp	x2, x3, [x1, #80]
  404908:	stp	x2, x3, [x0, #80]
  40490c:	ldp	x2, x3, [x1, #96]
  404910:	stp	x2, x3, [x0, #96]
  404914:	ldp	x2, x3, [x1, #112]
  404918:	stp	x2, x3, [x0, #112]
  40491c:	mov	x0, #0x9680                	// #38528
  404920:	movk	x0, #0x98, lsl #16
  404924:	str	x0, [sp, #24]
  404928:	str	xzr, [sp, #32]
  40492c:	add	x1, sp, #0x18
  404930:	add	x0, sp, #0x2, lsl #12
  404934:	add	x0, x0, #0x30
  404938:	mov	x4, x1
  40493c:	mov	x3, #0x0                   	// #0
  404940:	mov	x2, #0x0                   	// #0
  404944:	mov	x1, x0
  404948:	ldr	w0, [sp, #8500]
  40494c:	bl	402790 <select@plt>
  404950:	str	w0, [sp, #8236]
  404954:	ldr	w0, [sp, #8236]
  404958:	cmp	w0, #0x0
  40495c:	b.gt	4049d4 <setlocale@plt+0x2104>
  404960:	bl	402850 <__errno_location@plt>
  404964:	ldr	w0, [x0]
  404968:	cmp	w0, #0x4
  40496c:	b.ne	4049c4 <setlocale@plt+0x20f4>  // b.any
  404970:	add	x0, sp, #0x2, lsl #12
  404974:	add	x0, x0, #0x30
  404978:	add	x1, sp, #0x2, lsl #12
  40497c:	add	x1, x1, #0xb0
  404980:	ldp	x2, x3, [x1]
  404984:	stp	x2, x3, [x0]
  404988:	ldp	x2, x3, [x1, #16]
  40498c:	stp	x2, x3, [x0, #16]
  404990:	ldp	x2, x3, [x1, #32]
  404994:	stp	x2, x3, [x0, #32]
  404998:	ldp	x2, x3, [x1, #48]
  40499c:	stp	x2, x3, [x0, #48]
  4049a0:	ldp	x2, x3, [x1, #64]
  4049a4:	stp	x2, x3, [x0, #64]
  4049a8:	ldp	x2, x3, [x1, #80]
  4049ac:	stp	x2, x3, [x0, #80]
  4049b0:	ldp	x2, x3, [x1, #96]
  4049b4:	stp	x2, x3, [x0, #96]
  4049b8:	ldp	x2, x3, [x1, #112]
  4049bc:	stp	x2, x3, [x0, #112]
  4049c0:	b	404b6c <setlocale@plt+0x229c>
  4049c4:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4049c8:	add	x0, x0, #0x3a0
  4049cc:	bl	404b70 <setlocale@plt+0x22a0>
  4049d0:	bl	40416c <setlocale@plt+0x189c>
  4049d4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4049d8:	add	x0, x0, #0x4e8
  4049dc:	ldr	w0, [x0]
  4049e0:	add	w1, w0, #0x3f
  4049e4:	cmp	w0, #0x0
  4049e8:	csel	w0, w1, w0, lt  // lt = tstop
  4049ec:	asr	w0, w0, #6
  4049f0:	sxtw	x0, w0
  4049f4:	lsl	x0, x0, #3
  4049f8:	add	x1, sp, #0x2, lsl #12
  4049fc:	add	x1, x1, #0x30
  404a00:	ldr	x1, [x1, x0]
  404a04:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404a08:	add	x0, x0, #0x4e8
  404a0c:	ldr	w0, [x0]
  404a10:	negs	w2, w0
  404a14:	and	w0, w0, #0x3f
  404a18:	and	w2, w2, #0x3f
  404a1c:	csneg	w0, w0, w2, mi  // mi = first
  404a20:	mov	x2, #0x1                   	// #1
  404a24:	lsl	x0, x2, x0
  404a28:	and	x0, x1, x0
  404a2c:	cmp	x0, #0x0
  404a30:	b.eq	404a88 <setlocale@plt+0x21b8>  // b.none
  404a34:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404a38:	add	x0, x0, #0x4e8
  404a3c:	ldr	w0, [x0]
  404a40:	add	x1, sp, #0x28
  404a44:	mov	x2, #0x2000                	// #8192
  404a48:	bl	402750 <read@plt>
  404a4c:	str	w0, [sp, #8236]
  404a50:	ldr	w0, [sp, #8236]
  404a54:	cmp	w0, #0x0
  404a58:	b.gt	404a6c <setlocale@plt+0x219c>
  404a5c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404a60:	add	x0, x0, #0x3c0
  404a64:	bl	404c80 <setlocale@plt+0x23b0>
  404a68:	bl	40416c <setlocale@plt+0x189c>
  404a6c:	ldr	w1, [sp, #8236]
  404a70:	add	x0, sp, #0x28
  404a74:	mov	w2, w1
  404a78:	mov	x1, x0
  404a7c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404a80:	add	x0, x0, #0x588
  404a84:	bl	4031b4 <setlocale@plt+0x8e4>
  404a88:	ldr	w0, [sp, #8516]
  404a8c:	add	w1, w0, #0x3f
  404a90:	cmp	w0, #0x0
  404a94:	csel	w0, w1, w0, lt  // lt = tstop
  404a98:	asr	w0, w0, #6
  404a9c:	sxtw	x0, w0
  404aa0:	lsl	x0, x0, #3
  404aa4:	add	x1, sp, #0x2, lsl #12
  404aa8:	add	x1, x1, #0x30
  404aac:	ldr	x1, [x1, x0]
  404ab0:	ldr	w0, [sp, #8516]
  404ab4:	negs	w2, w0
  404ab8:	and	w0, w0, #0x3f
  404abc:	and	w2, w2, #0x3f
  404ac0:	csneg	w0, w0, w2, mi  // mi = first
  404ac4:	mov	x2, #0x1                   	// #1
  404ac8:	lsl	x0, x2, x0
  404acc:	and	x0, x1, x0
  404ad0:	cmp	x0, #0x0
  404ad4:	b.eq	4048cc <setlocale@plt+0x1ffc>  // b.none
  404ad8:	add	x0, sp, #0x2, lsl #12
  404adc:	add	x0, x0, #0x2c
  404ae0:	mov	x2, x0
  404ae4:	mov	w1, #0x541b                	// #21531
  404ae8:	mov	w0, #0x0                   	// #0
  404aec:	bl	407ae0 <argp_usage@@Base+0xca4>
  404af0:	str	wzr, [sp, #8524]
  404af4:	b	404b24 <setlocale@plt+0x2254>
  404af8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404afc:	add	x0, x0, #0x438
  404b00:	ldr	x0, [x0]
  404b04:	bl	402720 <wgetch@plt>
  404b08:	and	w2, w0, #0xff
  404b0c:	ldrsw	x0, [sp, #8524]
  404b10:	add	x1, sp, #0x28
  404b14:	strb	w2, [x1, x0]
  404b18:	ldr	w0, [sp, #8524]
  404b1c:	add	w0, w0, #0x1
  404b20:	str	w0, [sp, #8524]
  404b24:	ldr	w0, [sp, #8236]
  404b28:	ldr	w1, [sp, #8524]
  404b2c:	cmp	w1, w0
  404b30:	b.lt	404af8 <setlocale@plt+0x2228>  // b.tstop
  404b34:	ldr	w1, [sp, #8236]
  404b38:	add	x0, sp, #0x28
  404b3c:	mov	w2, w1
  404b40:	mov	x1, x0
  404b44:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404b48:	add	x0, x0, #0x568
  404b4c:	bl	4031b4 <setlocale@plt+0x8e4>
  404b50:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404b54:	add	x0, x0, #0x4e8
  404b58:	ldr	w0, [x0]
  404b5c:	ldr	w1, [sp, #8236]
  404b60:	sxtw	x2, w1
  404b64:	add	x1, sp, #0x28
  404b68:	bl	402610 <write@plt>
  404b6c:	b	4048cc <setlocale@plt+0x1ffc>
  404b70:	stp	x29, x30, [sp, #-48]!
  404b74:	mov	x29, sp
  404b78:	stp	x19, x20, [sp, #16]
  404b7c:	str	x0, [sp, #40]
  404b80:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404b84:	add	x0, x0, #0x458
  404b88:	ldr	w0, [x0]
  404b8c:	cmp	w0, #0x0
  404b90:	b.eq	404c64 <setlocale@plt+0x2394>  // b.none
  404b94:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404b98:	add	x0, x0, #0x568
  404b9c:	ldr	x3, [x0]
  404ba0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404ba4:	add	x0, x0, #0x45c
  404ba8:	ldr	w0, [x0]
  404bac:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  404bb0:	add	x1, x1, #0x568
  404bb4:	ldr	w1, [x1, #8]
  404bb8:	sdiv	w2, w0, w1
  404bbc:	mul	w1, w2, w1
  404bc0:	sub	w0, w0, w1
  404bc4:	mov	w2, #0x0                   	// #0
  404bc8:	mov	w1, w0
  404bcc:	mov	x0, x3
  404bd0:	bl	402810 <wmove@plt>
  404bd4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404bd8:	add	x0, x0, #0x568
  404bdc:	ldr	x19, [x0]
  404be0:	bl	402850 <__errno_location@plt>
  404be4:	ldr	w0, [x0]
  404be8:	bl	4025b0 <strerror@plt>
  404bec:	mov	x20, x0
  404bf0:	bl	402850 <__errno_location@plt>
  404bf4:	ldr	w0, [x0]
  404bf8:	mov	w4, w0
  404bfc:	mov	x3, x20
  404c00:	ldr	x2, [sp, #40]
  404c04:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404c08:	add	x1, x0, #0x3e0
  404c0c:	mov	x0, x19
  404c10:	bl	402660 <wprintw@plt>
  404c14:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404c18:	add	x0, x0, #0x568
  404c1c:	ldr	x0, [x0]
  404c20:	bl	4024b0 <wrefresh@plt>
  404c24:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404c28:	add	x0, x0, #0x438
  404c2c:	ldr	x3, [x0]
  404c30:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404c34:	add	x0, x0, #0x440
  404c38:	ldr	w0, [x0]
  404c3c:	sub	w0, w0, #0x1
  404c40:	mov	w2, #0x0                   	// #0
  404c44:	mov	w1, w0
  404c48:	mov	x0, x3
  404c4c:	bl	402810 <wmove@plt>
  404c50:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404c54:	add	x0, x0, #0x438
  404c58:	ldr	x0, [x0]
  404c5c:	bl	4024b0 <wrefresh@plt>
  404c60:	b	404c6c <setlocale@plt+0x239c>
  404c64:	ldr	x0, [sp, #40]
  404c68:	bl	402350 <perror@plt>
  404c6c:	bl	40416c <setlocale@plt+0x189c>
  404c70:	mov	w0, #0x0                   	// #0
  404c74:	ldp	x19, x20, [sp, #16]
  404c78:	ldp	x29, x30, [sp], #48
  404c7c:	ret
  404c80:	stp	x29, x30, [sp, #-32]!
  404c84:	mov	x29, sp
  404c88:	str	x0, [sp, #24]
  404c8c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404c90:	add	x0, x0, #0x458
  404c94:	ldr	w0, [x0]
  404c98:	cmp	w0, #0x0
  404c9c:	b.eq	404d80 <setlocale@plt+0x24b0>  // b.none
  404ca0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404ca4:	add	x0, x0, #0x568
  404ca8:	ldr	x3, [x0]
  404cac:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404cb0:	add	x0, x0, #0x45c
  404cb4:	ldr	w0, [x0]
  404cb8:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  404cbc:	add	x1, x1, #0x568
  404cc0:	ldr	w1, [x1, #8]
  404cc4:	sdiv	w2, w0, w1
  404cc8:	mul	w1, w2, w1
  404ccc:	sub	w0, w0, w1
  404cd0:	mov	w2, #0x0                   	// #0
  404cd4:	mov	w1, w0
  404cd8:	mov	x0, x3
  404cdc:	bl	402810 <wmove@plt>
  404ce0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404ce4:	add	x0, x0, #0x568
  404ce8:	ldr	x3, [x0]
  404cec:	ldr	x2, [sp, #24]
  404cf0:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404cf4:	add	x1, x0, #0x3f0
  404cf8:	mov	x0, x3
  404cfc:	bl	402660 <wprintw@plt>
  404d00:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404d04:	add	x0, x0, #0x568
  404d08:	ldr	x0, [x0]
  404d0c:	bl	402450 <wclrtoeol@plt>
  404d10:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404d14:	add	x0, x0, #0x45c
  404d18:	ldr	w0, [x0]
  404d1c:	add	w1, w0, #0x1
  404d20:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404d24:	add	x0, x0, #0x45c
  404d28:	str	w1, [x0]
  404d2c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404d30:	add	x0, x0, #0x568
  404d34:	ldr	x3, [x0]
  404d38:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404d3c:	add	x0, x0, #0x45c
  404d40:	ldr	w0, [x0]
  404d44:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  404d48:	add	x1, x1, #0x568
  404d4c:	ldr	w1, [x1, #8]
  404d50:	sdiv	w2, w0, w1
  404d54:	mul	w1, w2, w1
  404d58:	sub	w0, w0, w1
  404d5c:	mov	w2, #0x0                   	// #0
  404d60:	mov	w1, w0
  404d64:	mov	x0, x3
  404d68:	bl	402810 <wmove@plt>
  404d6c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404d70:	add	x0, x0, #0x568
  404d74:	ldr	x0, [x0]
  404d78:	bl	4024b0 <wrefresh@plt>
  404d7c:	b	404dac <setlocale@plt+0x24dc>
  404d80:	ldr	x0, [sp, #24]
  404d84:	cmp	x0, #0x0
  404d88:	b.eq	404dac <setlocale@plt+0x24dc>  // b.none
  404d8c:	ldr	x0, [sp, #24]
  404d90:	ldrb	w0, [x0]
  404d94:	cmp	w0, #0x0
  404d98:	b.eq	404dac <setlocale@plt+0x24dc>  // b.none
  404d9c:	ldr	x1, [sp, #24]
  404da0:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404da4:	add	x0, x0, #0x3f8
  404da8:	bl	402830 <printf@plt>
  404dac:	mov	w0, #0x0                   	// #0
  404db0:	ldp	x29, x30, [sp], #32
  404db4:	ret
  404db8:	stp	x29, x30, [sp, #-128]!
  404dbc:	mov	x29, sp
  404dc0:	str	x0, [sp, #120]
  404dc4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404dc8:	add	x0, x0, #0x6f8
  404dcc:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  404dd0:	add	x1, x1, #0x400
  404dd4:	str	x1, [x0]
  404dd8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404ddc:	add	x1, x0, #0x510
  404de0:	add	x0, sp, #0x10
  404de4:	ldp	x2, x3, [x1]
  404de8:	stp	x2, x3, [x0]
  404dec:	ldp	x2, x3, [x1, #16]
  404df0:	stp	x2, x3, [x0, #16]
  404df4:	ldp	x2, x3, [x1, #32]
  404df8:	stp	x2, x3, [x0, #32]
  404dfc:	ldp	x2, x3, [x1, #48]
  404e00:	stp	x2, x3, [x0, #48]
  404e04:	ldp	x2, x3, [x1, #64]
  404e08:	stp	x2, x3, [x0, #64]
  404e0c:	ldr	w1, [x1, #80]
  404e10:	str	w1, [x0, #80]
  404e14:	add	x1, sp, #0x10
  404e18:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404e1c:	add	x0, x0, #0x508
  404e20:	ldr	x3, [sp, #120]
  404e24:	mov	w2, #0x1                   	// #1
  404e28:	ldr	w0, [x0]
  404e2c:	bl	402cb0 <setlocale@plt+0x3e0>
  404e30:	ldr	x0, [sp, #120]
  404e34:	ldrb	w0, [x0, #2]
  404e38:	cmp	w0, #0x0
  404e3c:	b.ne	404e64 <setlocale@plt+0x2594>  // b.any
  404e40:	ldr	x0, [sp, #120]
  404e44:	ldr	w0, [x0, #4]
  404e48:	bl	402380 <htonl@plt>
  404e4c:	mov	w1, w0
  404e50:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404e54:	add	x0, x0, #0x510
  404e58:	str	w1, [x0, #4]
  404e5c:	mov	w0, #0x1                   	// #1
  404e60:	b	404e68 <setlocale@plt+0x2598>
  404e64:	mov	w0, #0x0                   	// #0
  404e68:	ldp	x29, x30, [sp], #128
  404e6c:	ret
  404e70:	stp	x29, x30, [sp, #-176]!
  404e74:	mov	x29, sp
  404e78:	str	x19, [sp, #16]
  404e7c:	add	x19, sp, #0x98
  404e80:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404e84:	add	x0, x0, #0x4f0
  404e88:	ldrh	w0, [x0]
  404e8c:	bl	402570 <htons@plt>
  404e90:	and	w1, w0, #0xffff
  404e94:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404e98:	add	x0, x0, #0x510
  404e9c:	strh	w1, [x0, #24]
  404ea0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404ea4:	add	x1, x0, #0x4f2
  404ea8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404eac:	add	x0, x0, #0x510
  404eb0:	add	x0, x0, #0x1a
  404eb4:	ldr	x2, [x1]
  404eb8:	str	x2, [x0]
  404ebc:	ldur	x1, [x1, #6]
  404ec0:	stur	x1, [x0, #6]
  404ec4:	mov	x0, x19
  404ec8:	bl	404db8 <setlocale@plt+0x24e8>
  404ecc:	cmp	w0, #0x0
  404ed0:	b.ne	404edc <setlocale@plt+0x260c>  // b.any
  404ed4:	mov	w0, #0x0                   	// #0
  404ed8:	b	404ffc <setlocale@plt+0x272c>
  404edc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404ee0:	add	x0, x0, #0x6f8
  404ee4:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  404ee8:	add	x1, x1, #0x430
  404eec:	str	x1, [x0]
  404ef0:	ldrh	w0, [x19, #8]
  404ef4:	cmp	w0, #0x2
  404ef8:	b.eq	404f08 <setlocale@plt+0x2638>  // b.none
  404efc:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404f00:	add	x0, x0, #0x450
  404f04:	bl	404b70 <setlocale@plt+0x22a0>
  404f08:	bl	402850 <__errno_location@plt>
  404f0c:	str	wzr, [x0]
  404f10:	ldrh	w0, [x19, #8]
  404f14:	strh	w0, [sp, #136]
  404f18:	add	x1, x19, #0xa
  404f1c:	add	x0, sp, #0x8a
  404f20:	ldr	x2, [x1]
  404f24:	str	x2, [x0]
  404f28:	ldur	x1, [x1, #6]
  404f2c:	stur	x1, [x0, #6]
  404f30:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404f34:	add	x0, x0, #0x4e8
  404f38:	ldr	w0, [x0]
  404f3c:	add	x1, sp, #0x88
  404f40:	mov	w2, #0x10                  	// #16
  404f44:	bl	4026a0 <connect@plt>
  404f48:	cmn	w0, #0x1
  404f4c:	b.eq	404f58 <setlocale@plt+0x2688>  // b.none
  404f50:	mov	w0, #0x1                   	// #1
  404f54:	b	404ffc <setlocale@plt+0x272c>
  404f58:	bl	402850 <__errno_location@plt>
  404f5c:	ldr	w0, [x0]
  404f60:	cmp	w0, #0x4
  404f64:	b.eq	404ef0 <setlocale@plt+0x2620>  // b.none
  404f68:	bl	402850 <__errno_location@plt>
  404f6c:	ldr	w0, [x0]
  404f70:	cmp	w0, #0x6f
  404f74:	b.ne	404fec <setlocale@plt+0x271c>  // b.any
  404f78:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404f7c:	add	x1, x0, #0x510
  404f80:	add	x0, sp, #0x20
  404f84:	ldp	x2, x3, [x1]
  404f88:	stp	x2, x3, [x0]
  404f8c:	ldp	x2, x3, [x1, #16]
  404f90:	stp	x2, x3, [x0, #16]
  404f94:	ldp	x2, x3, [x1, #32]
  404f98:	stp	x2, x3, [x0, #32]
  404f9c:	ldp	x2, x3, [x1, #48]
  404fa0:	stp	x2, x3, [x0, #48]
  404fa4:	ldp	x2, x3, [x1, #64]
  404fa8:	stp	x2, x3, [x0, #64]
  404fac:	ldr	w1, [x1, #80]
  404fb0:	str	w1, [x0, #80]
  404fb4:	add	x1, sp, #0x20
  404fb8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404fbc:	add	x0, x0, #0x508
  404fc0:	mov	x3, x19
  404fc4:	mov	w2, #0x2                   	// #2
  404fc8:	ldr	w0, [x0]
  404fcc:	bl	402cb0 <setlocale@plt+0x3e0>
  404fd0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  404fd4:	add	x0, x0, #0x4e8
  404fd8:	ldr	w0, [x0]
  404fdc:	bl	4025c0 <close@plt>
  404fe0:	bl	402aa8 <setlocale@plt+0x1d8>
  404fe4:	mov	w0, #0x0                   	// #0
  404fe8:	b	404ffc <setlocale@plt+0x272c>
  404fec:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  404ff0:	add	x0, x0, #0x478
  404ff4:	bl	404b70 <setlocale@plt+0x22a0>
  404ff8:	mov	w0, #0xffffffff            	// #-1
  404ffc:	ldr	x19, [sp, #16]
  405000:	ldp	x29, x30, [sp], #176
  405004:	ret
  405008:	stp	x29, x30, [sp, #-32]!
  40500c:	mov	x29, sp
  405010:	str	w0, [sp, #28]
  405014:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405018:	add	x0, x0, #0x6f8
  40501c:	ldr	x0, [x0]
  405020:	bl	404c80 <setlocale@plt+0x23b0>
  405024:	nop
  405028:	ldp	x29, x30, [sp], #32
  40502c:	ret
  405030:	stp	x29, x30, [sp, #-48]!
  405034:	mov	x29, sp
  405038:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40503c:	add	x0, x0, #0x6f8
  405040:	ldr	x0, [x0]
  405044:	bl	404c80 <setlocale@plt+0x23b0>
  405048:	adrp	x0, 405000 <setlocale@plt+0x2730>
  40504c:	add	x1, x0, #0x8
  405050:	mov	w0, #0xe                   	// #14
  405054:	bl	402460 <signal@plt>
  405058:	mov	x0, #0x4                   	// #4
  40505c:	str	x0, [sp, #16]
  405060:	ldr	x0, [sp, #16]
  405064:	str	x0, [sp, #32]
  405068:	str	xzr, [sp, #24]
  40506c:	ldr	x0, [sp, #24]
  405070:	str	x0, [sp, #40]
  405074:	add	x0, sp, #0x10
  405078:	mov	x2, #0x0                   	// #0
  40507c:	mov	x1, x0
  405080:	mov	w0, #0x0                   	// #0
  405084:	bl	4026d0 <setitimer@plt>
  405088:	mov	w0, #0x0                   	// #0
  40508c:	ldp	x29, x30, [sp], #48
  405090:	ret
  405094:	stp	x29, x30, [sp, #-48]!
  405098:	mov	x29, sp
  40509c:	str	xzr, [sp, #40]
  4050a0:	ldr	x0, [sp, #40]
  4050a4:	str	x0, [sp, #32]
  4050a8:	str	xzr, [sp, #24]
  4050ac:	ldr	x0, [sp, #24]
  4050b0:	str	x0, [sp, #16]
  4050b4:	add	x0, sp, #0x10
  4050b8:	mov	x2, #0x0                   	// #0
  4050bc:	mov	x1, x0
  4050c0:	mov	w0, #0x0                   	// #0
  4050c4:	bl	4026d0 <setitimer@plt>
  4050c8:	mov	x1, #0x0                   	// #0
  4050cc:	mov	w0, #0xe                   	// #14
  4050d0:	bl	402460 <signal@plt>
  4050d4:	mov	w0, #0x0                   	// #0
  4050d8:	ldp	x29, x30, [sp], #48
  4050dc:	ret
  4050e0:	stp	x29, x30, [sp, #-48]!
  4050e4:	mov	x29, sp
  4050e8:	str	w0, [sp, #28]
  4050ec:	str	x1, [sp, #16]
  4050f0:	ldr	x0, [sp, #16]
  4050f4:	ldr	x0, [x0]
  4050f8:	bl	4070e8 <argp_usage@@Base+0x2ac>
  4050fc:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  405100:	add	x1, x0, #0x500
  405104:	mov	w0, #0x6                   	// #6
  405108:	bl	4028d0 <setlocale@plt>
  40510c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405110:	add	x0, x0, #0x700
  405114:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  405118:	add	x1, x1, #0x508
  40511c:	str	x1, [x0]
  405120:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405124:	add	x1, x0, #0x378
  405128:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40512c:	add	x0, x0, #0x520
  405130:	bl	406fa0 <argp_usage@@Base+0x164>
  405134:	add	x0, sp, #0x2c
  405138:	mov	x5, #0x0                   	// #0
  40513c:	mov	x4, x0
  405140:	mov	w3, #0x0                   	// #0
  405144:	ldr	x2, [sp, #16]
  405148:	ldr	w1, [sp, #28]
  40514c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405150:	add	x0, x0, #0x398
  405154:	bl	406bc0 <argp_parse@@Base>
  405158:	ldr	w0, [sp, #44]
  40515c:	ldr	w1, [sp, #28]
  405160:	sub	w0, w1, w0
  405164:	str	w0, [sp, #28]
  405168:	ldr	w0, [sp, #44]
  40516c:	sxtw	x0, w0
  405170:	lsl	x0, x0, #3
  405174:	ldr	x1, [sp, #16]
  405178:	add	x0, x1, x0
  40517c:	str	x0, [sp, #16]
  405180:	ldr	w0, [sp, #28]
  405184:	cmp	w0, #0x0
  405188:	b.ne	4051a0 <setlocale@plt+0x28d0>  // b.any
  40518c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  405190:	add	x0, x0, #0x528
  405194:	bl	402630 <puts@plt>
  405198:	mov	w0, #0xffffffff            	// #-1
  40519c:	bl	402320 <exit@plt>
  4051a0:	mov	w0, #0x0                   	// #0
  4051a4:	bl	402770 <isatty@plt>
  4051a8:	cmp	w0, #0x0
  4051ac:	b.ne	4051c4 <setlocale@plt+0x28f4>  // b.any
  4051b0:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4051b4:	add	x0, x0, #0x548
  4051b8:	bl	402630 <puts@plt>
  4051bc:	mov	w0, #0xffffffff            	// #-1
  4051c0:	bl	402320 <exit@plt>
  4051c4:	ldr	x1, [sp, #16]
  4051c8:	ldr	w0, [sp, #28]
  4051cc:	bl	403ad8 <setlocale@plt+0x1208>
  4051d0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4051d4:	add	x0, x0, #0x6f8
  4051d8:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  4051dc:	add	x1, x1, #0x580
  4051e0:	str	x1, [x0]
  4051e4:	bl	402bac <setlocale@plt+0x2dc>
  4051e8:	bl	402aa8 <setlocale@plt+0x1d8>
  4051ec:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4051f0:	add	x0, x0, #0x6f8
  4051f4:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  4051f8:	add	x1, x1, #0x598
  4051fc:	str	x1, [x0]
  405200:	bl	405030 <setlocale@plt+0x2760>
  405204:	bl	404e70 <setlocale@plt+0x25a0>
  405208:	cmp	w0, #0x0
  40520c:	b.ne	405214 <setlocale@plt+0x2944>  // b.any
  405210:	bl	4043a4 <setlocale@plt+0x1ad4>
  405214:	bl	405094 <setlocale@plt+0x27c4>
  405218:	bl	403d28 <setlocale@plt+0x1458>
  40521c:	bl	403fc8 <setlocale@plt+0x16f8>
  405220:	bl	404760 <setlocale@plt+0x1e90>
  405224:	mov	w0, #0x0                   	// #0
  405228:	ldp	x29, x30, [sp], #48
  40522c:	ret
  405230:	stp	x29, x30, [sp, #-16]!
  405234:	mov	x29, sp
  405238:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40523c:	add	x2, x0, #0x650
  405240:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  405244:	add	x1, x0, #0x5b8
  405248:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40524c:	add	x0, x0, #0x668
  405250:	bl	402830 <printf@plt>
  405254:	nop
  405258:	ldp	x29, x30, [sp], #16
  40525c:	ret
  405260:	sub	sp, sp, #0x480
  405264:	stp	x29, x30, [sp]
  405268:	mov	x29, sp
  40526c:	str	xzr, [sp, #1144]
  405270:	str	xzr, [sp, #1136]
  405274:	str	wzr, [sp, #1132]
  405278:	bl	402850 <__errno_location@plt>
  40527c:	str	wzr, [x0]
  405280:	ldr	x0, [sp, #1136]
  405284:	add	x0, x0, #0x100
  405288:	str	x0, [sp, #1136]
  40528c:	ldr	x1, [sp, #1136]
  405290:	ldr	x0, [sp, #1144]
  405294:	bl	402560 <realloc@plt>
  405298:	str	x0, [sp, #1120]
  40529c:	ldr	x0, [sp, #1120]
  4052a0:	cmp	x0, #0x0
  4052a4:	b.ne	4052c8 <setlocale@plt+0x29f8>  // b.any
  4052a8:	bl	402850 <__errno_location@plt>
  4052ac:	mov	x1, x0
  4052b0:	mov	w0, #0xc                   	// #12
  4052b4:	str	w0, [x1]
  4052b8:	ldr	x0, [sp, #1144]
  4052bc:	bl	402680 <free@plt>
  4052c0:	mov	x0, #0x0                   	// #0
  4052c4:	b	4053e8 <setlocale@plt+0x2b18>
  4052c8:	ldr	x0, [sp, #1120]
  4052cc:	str	x0, [sp, #1144]
  4052d0:	ldr	x1, [sp, #1136]
  4052d4:	ldr	x0, [sp, #1144]
  4052d8:	bl	402780 <gethostname@plt>
  4052dc:	str	w0, [sp, #1132]
  4052e0:	ldr	w0, [sp, #1132]
  4052e4:	cmp	w0, #0x0
  4052e8:	b.ne	405304 <setlocale@plt+0x2a34>  // b.any
  4052ec:	ldr	x2, [sp, #1136]
  4052f0:	mov	w1, #0x0                   	// #0
  4052f4:	ldr	x0, [sp, #1144]
  4052f8:	bl	402760 <memchr@plt>
  4052fc:	cmp	x0, #0x0
  405300:	b.eq	405278 <setlocale@plt+0x29a8>  // b.none
  405304:	bl	402850 <__errno_location@plt>
  405308:	ldr	w0, [x0]
  40530c:	cmp	w0, #0x24
  405310:	b.eq	405278 <setlocale@plt+0x29a8>  // b.none
  405314:	ldr	w0, [sp, #1132]
  405318:	cmp	w0, #0x0
  40531c:	b.eq	405340 <setlocale@plt+0x2a70>  // b.none
  405320:	bl	402850 <__errno_location@plt>
  405324:	ldr	w0, [x0]
  405328:	cmp	w0, #0x0
  40532c:	b.eq	405340 <setlocale@plt+0x2a70>  // b.none
  405330:	ldr	x0, [sp, #1144]
  405334:	bl	402680 <free@plt>
  405338:	str	xzr, [sp, #1144]
  40533c:	b	4053e4 <setlocale@plt+0x2b14>
  405340:	add	x0, sp, #0x18
  405344:	mov	x2, #0x30                  	// #48
  405348:	mov	w1, #0x0                   	// #0
  40534c:	bl	402510 <memset@plt>
  405350:	mov	w0, #0x2                   	// #2
  405354:	str	w0, [sp, #28]
  405358:	add	x1, sp, #0x450
  40535c:	add	x0, sp, #0x18
  405360:	mov	x3, x1
  405364:	mov	x2, x0
  405368:	mov	x1, #0x0                   	// #0
  40536c:	ldr	x0, [sp, #1144]
  405370:	bl	402740 <getaddrinfo@plt>
  405374:	str	w0, [sp, #1116]
  405378:	ldr	w0, [sp, #1116]
  40537c:	cmp	w0, #0x0
  405380:	b.ne	4053e4 <setlocale@plt+0x2b14>  // b.any
  405384:	ldr	x0, [sp, #1104]
  405388:	ldr	x7, [x0, #24]
  40538c:	ldr	x0, [sp, #1104]
  405390:	ldr	w0, [x0, #16]
  405394:	add	x1, sp, #0x48
  405398:	mov	w6, #0x8                   	// #8
  40539c:	mov	w5, #0x0                   	// #0
  4053a0:	mov	x4, #0x0                   	// #0
  4053a4:	mov	w3, #0x401                 	// #1025
  4053a8:	mov	x2, x1
  4053ac:	mov	w1, w0
  4053b0:	mov	x0, x7
  4053b4:	bl	402390 <getnameinfo@plt>
  4053b8:	str	w0, [sp, #1116]
  4053bc:	ldr	w0, [sp, #1116]
  4053c0:	cmp	w0, #0x0
  4053c4:	b.ne	4053dc <setlocale@plt+0x2b0c>  // b.any
  4053c8:	ldr	x0, [sp, #1144]
  4053cc:	bl	402680 <free@plt>
  4053d0:	add	x0, sp, #0x48
  4053d4:	bl	4025a0 <strdup@plt>
  4053d8:	str	x0, [sp, #1144]
  4053dc:	ldr	x0, [sp, #1104]
  4053e0:	bl	4022e0 <freeaddrinfo@plt>
  4053e4:	ldr	x0, [sp, #1144]
  4053e8:	ldp	x29, x30, [sp]
  4053ec:	add	sp, sp, #0x480
  4053f0:	ret
  4053f4:	stp	x29, x30, [sp, #-48]!
  4053f8:	mov	x29, sp
  4053fc:	str	w0, [sp, #44]
  405400:	str	x1, [sp, #32]
  405404:	str	x2, [sp, #24]
  405408:	ldr	w0, [sp, #44]
  40540c:	cmp	w0, #0x3f
  405410:	b.eq	405454 <setlocale@plt+0x2b84>  // b.none
  405414:	ldr	w0, [sp, #44]
  405418:	cmp	w0, #0x3f
  40541c:	b.gt	405550 <setlocale@plt+0x2c80>
  405420:	ldr	w0, [sp, #44]
  405424:	cmn	w0, #0x2
  405428:	b.eq	40548c <setlocale@plt+0x2bbc>  // b.none
  40542c:	ldr	w0, [sp, #44]
  405430:	cmn	w0, #0x2
  405434:	b.gt	405550 <setlocale@plt+0x2c80>
  405438:	ldr	w0, [sp, #44]
  40543c:	cmn	w0, #0x4
  405440:	b.eq	4054ec <setlocale@plt+0x2c1c>  // b.none
  405444:	ldr	w0, [sp, #44]
  405448:	cmn	w0, #0x3
  40544c:	b.eq	405470 <setlocale@plt+0x2ba0>  // b.none
  405450:	b	405550 <setlocale@plt+0x2c80>
  405454:	ldr	x0, [sp, #24]
  405458:	ldr	x0, [x0, #80]
  40545c:	mov	w2, #0x27a                 	// #634
  405460:	mov	x1, x0
  405464:	ldr	x0, [sp, #24]
  405468:	bl	40b090 <argp_state_help@@Base>
  40546c:	b	40555c <setlocale@plt+0x2c8c>
  405470:	ldr	x0, [sp, #24]
  405474:	ldr	x0, [x0, #80]
  405478:	mov	w2, #0x201                 	// #513
  40547c:	mov	x1, x0
  405480:	ldr	x0, [sp, #24]
  405484:	bl	40b090 <argp_state_help@@Base>
  405488:	b	40555c <setlocale@plt+0x2c8c>
  40548c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405490:	add	x0, x0, #0x410
  405494:	ldr	x1, [sp, #32]
  405498:	str	x1, [x0]
  40549c:	ldr	x0, [sp, #32]
  4054a0:	bl	406fec <argp_usage@@Base+0x1b0>
  4054a4:	mov	x1, x0
  4054a8:	ldr	x0, [sp, #24]
  4054ac:	str	x1, [x0, #64]
  4054b0:	ldr	x0, [sp, #24]
  4054b4:	ldr	x1, [x0, #64]
  4054b8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4054bc:	add	x0, x0, #0x448
  4054c0:	str	x1, [x0]
  4054c4:	ldr	x0, [sp, #24]
  4054c8:	ldr	w0, [x0, #28]
  4054cc:	and	w0, w0, #0x3
  4054d0:	cmp	w0, #0x1
  4054d4:	b.ne	405558 <setlocale@plt+0x2c88>  // b.any
  4054d8:	ldr	x0, [sp, #24]
  4054dc:	ldr	x0, [x0, #16]
  4054e0:	ldr	x1, [sp, #32]
  4054e4:	str	x1, [x0]
  4054e8:	b	405558 <setlocale@plt+0x2c88>
  4054ec:	ldr	x0, [sp, #32]
  4054f0:	cmp	x0, #0x0
  4054f4:	b.eq	405500 <setlocale@plt+0x2c30>  // b.none
  4054f8:	ldr	x0, [sp, #32]
  4054fc:	b	405508 <setlocale@plt+0x2c38>
  405500:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  405504:	add	x0, x0, #0x828
  405508:	bl	402470 <atoi@plt>
  40550c:	mov	w1, w0
  405510:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405514:	add	x0, x0, #0x460
  405518:	str	w1, [x0]
  40551c:	b	405528 <setlocale@plt+0x2c58>
  405520:	mov	w0, #0x1                   	// #1
  405524:	bl	402520 <sleep@plt>
  405528:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40552c:	add	x0, x0, #0x460
  405530:	ldr	w0, [x0]
  405534:	sub	w2, w0, #0x1
  405538:	adrp	x1, 421000 <argp_failure@@Base+0x15cdc>
  40553c:	add	x1, x1, #0x460
  405540:	str	w2, [x1]
  405544:	cmp	w0, #0x0
  405548:	b.gt	405520 <setlocale@plt+0x2c50>
  40554c:	b	40555c <setlocale@plt+0x2c8c>
  405550:	mov	w0, #0x7                   	// #7
  405554:	b	405560 <setlocale@plt+0x2c90>
  405558:	nop
  40555c:	mov	w0, #0x0                   	// #0
  405560:	ldp	x29, x30, [sp], #48
  405564:	ret
  405568:	stp	x29, x30, [sp, #-48]!
  40556c:	mov	x29, sp
  405570:	str	w0, [sp, #44]
  405574:	str	x1, [sp, #32]
  405578:	str	x2, [sp, #24]
  40557c:	ldr	w0, [sp, #44]
  405580:	cmp	w0, #0x56
  405584:	b.ne	405630 <setlocale@plt+0x2d60>  // b.any
  405588:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40558c:	add	x0, x0, #0x468
  405590:	ldr	x0, [x0]
  405594:	cmp	x0, #0x0
  405598:	b.eq	4055bc <setlocale@plt+0x2cec>  // b.none
  40559c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4055a0:	add	x0, x0, #0x468
  4055a4:	ldr	x2, [x0]
  4055a8:	ldr	x0, [sp, #24]
  4055ac:	ldr	x0, [x0, #80]
  4055b0:	ldr	x1, [sp, #24]
  4055b4:	blr	x2
  4055b8:	b	405614 <setlocale@plt+0x2d44>
  4055bc:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4055c0:	add	x0, x0, #0x708
  4055c4:	ldr	x0, [x0]
  4055c8:	cmp	x0, #0x0
  4055cc:	b.eq	4055fc <setlocale@plt+0x2d2c>  // b.none
  4055d0:	ldr	x0, [sp, #24]
  4055d4:	ldr	x3, [x0, #80]
  4055d8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4055dc:	add	x0, x0, #0x708
  4055e0:	ldr	x0, [x0]
  4055e4:	mov	x2, x0
  4055e8:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4055ec:	add	x1, x0, #0x8f0
  4055f0:	mov	x0, x3
  4055f4:	bl	4028b0 <fprintf@plt>
  4055f8:	b	405614 <setlocale@plt+0x2d44>
  4055fc:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  405600:	add	x2, x0, #0x8f8
  405604:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  405608:	add	x1, x0, #0x920
  40560c:	ldr	x0, [sp, #24]
  405610:	bl	40b1b8 <argp_error@@Base>
  405614:	ldr	x0, [sp, #24]
  405618:	ldr	w0, [x0, #28]
  40561c:	and	w0, w0, #0x20
  405620:	cmp	w0, #0x0
  405624:	b.ne	405638 <setlocale@plt+0x2d68>  // b.any
  405628:	mov	w0, #0x0                   	// #0
  40562c:	bl	402320 <exit@plt>
  405630:	mov	w0, #0x7                   	// #7
  405634:	b	405640 <setlocale@plt+0x2d70>
  405638:	nop
  40563c:	mov	w0, #0x0                   	// #0
  405640:	ldp	x29, x30, [sp], #48
  405644:	ret
  405648:	stp	x29, x30, [sp, #-48]!
  40564c:	mov	x29, sp
  405650:	str	x0, [sp, #24]
  405654:	str	x1, [sp, #16]
  405658:	ldr	x0, [sp, #24]
  40565c:	str	x0, [sp, #40]
  405660:	b	4056a8 <setlocale@plt+0x2dd8>
  405664:	ldr	x0, [sp, #16]
  405668:	cmp	x0, #0x0
  40566c:	b.eq	40569c <setlocale@plt+0x2dcc>  // b.none
  405670:	ldr	x0, [sp, #40]
  405674:	ldr	x0, [x0]
  405678:	ldr	x1, [sp, #16]
  40567c:	bl	402640 <strcmp@plt>
  405680:	cmp	w0, #0x0
  405684:	b.ne	40569c <setlocale@plt+0x2dcc>  // b.any
  405688:	ldr	x1, [sp, #40]
  40568c:	ldr	x0, [sp, #24]
  405690:	sub	x0, x1, x0
  405694:	asr	x0, x0, #5
  405698:	b	4056dc <setlocale@plt+0x2e0c>
  40569c:	ldr	x0, [sp, #40]
  4056a0:	add	x0, x0, #0x20
  4056a4:	str	x0, [sp, #40]
  4056a8:	ldr	x0, [sp, #40]
  4056ac:	ldr	x0, [x0]
  4056b0:	cmp	x0, #0x0
  4056b4:	b.ne	405664 <setlocale@plt+0x2d94>  // b.any
  4056b8:	ldr	x0, [sp, #16]
  4056bc:	cmp	x0, #0x0
  4056c0:	b.ne	4056d8 <setlocale@plt+0x2e08>  // b.any
  4056c4:	ldr	x1, [sp, #40]
  4056c8:	ldr	x0, [sp, #24]
  4056cc:	sub	x0, x1, x0
  4056d0:	asr	x0, x0, #5
  4056d4:	b	4056dc <setlocale@plt+0x2e0c>
  4056d8:	mov	w0, #0xffffffff            	// #-1
  4056dc:	ldp	x29, x30, [sp], #48
  4056e0:	ret
  4056e4:	stp	x29, x30, [sp, #-64]!
  4056e8:	mov	x29, sp
  4056ec:	str	x0, [sp, #40]
  4056f0:	str	x1, [sp, #32]
  4056f4:	str	w2, [sp, #28]
  4056f8:	str	x3, [sp, #16]
  4056fc:	ldr	x0, [sp, #40]
  405700:	ldr	x0, [x0]
  405704:	cmp	x0, #0x0
  405708:	b.eq	405780 <setlocale@plt+0x2eb0>  // b.none
  40570c:	ldr	x0, [sp, #40]
  405710:	ldr	x1, [x0, #64]
  405714:	ldr	x0, [sp, #32]
  405718:	str	x1, [x0, #56]
  40571c:	ldr	x0, [sp, #40]
  405720:	ldr	x1, [x0, #48]
  405724:	ldr	x0, [sp, #32]
  405728:	str	x1, [x0, #40]
  40572c:	ldr	x0, [sp, #40]
  405730:	ldr	x1, [x0, #56]
  405734:	ldr	x0, [sp, #32]
  405738:	str	x1, [x0, #48]
  40573c:	ldr	x0, [sp, #40]
  405740:	ldr	w1, [x0, #24]
  405744:	ldr	x0, [sp, #32]
  405748:	str	w1, [x0, #32]
  40574c:	ldr	x0, [sp, #40]
  405750:	ldr	x3, [x0]
  405754:	ldr	x2, [sp, #32]
  405758:	ldr	x1, [sp, #16]
  40575c:	ldr	w0, [sp, #28]
  405760:	blr	x3
  405764:	str	w0, [sp, #60]
  405768:	ldr	x0, [sp, #32]
  40576c:	ldr	x1, [x0, #56]
  405770:	ldr	x0, [sp, #40]
  405774:	str	x1, [x0, #64]
  405778:	ldr	w0, [sp, #60]
  40577c:	b	405784 <setlocale@plt+0x2eb4>
  405780:	mov	w0, #0x7                   	// #7
  405784:	ldp	x29, x30, [sp], #64
  405788:	ret
  40578c:	stp	x29, x30, [sp, #-96]!
  405790:	mov	x29, sp
  405794:	str	x0, [sp, #56]
  405798:	str	x1, [sp, #48]
  40579c:	str	w2, [sp, #44]
  4057a0:	str	x3, [sp, #32]
  4057a4:	str	x4, [sp, #24]
  4057a8:	ldr	x0, [sp, #56]
  4057ac:	ldr	x0, [x0]
  4057b0:	str	x0, [sp, #88]
  4057b4:	ldr	x0, [sp, #56]
  4057b8:	ldr	x0, [x0, #32]
  4057bc:	str	x0, [sp, #80]
  4057c0:	ldr	x0, [sp, #88]
  4057c4:	cmp	x0, #0x0
  4057c8:	b.ne	4057dc <setlocale@plt+0x2f0c>  // b.any
  4057cc:	ldr	x0, [sp, #56]
  4057d0:	ldr	x0, [x0, #8]
  4057d4:	cmp	x0, #0x0
  4057d8:	b.eq	405ae8 <setlocale@plt+0x3218>  // b.none
  4057dc:	ldr	x0, [sp, #88]
  4057e0:	cmp	x0, #0x0
  4057e4:	b.eq	405a08 <setlocale@plt+0x3138>  // b.none
  4057e8:	ldr	x0, [sp, #88]
  4057ec:	str	x0, [sp, #72]
  4057f0:	b	4059f8 <setlocale@plt+0x3128>
  4057f4:	ldr	x0, [sp, #72]
  4057f8:	ldr	w0, [x0, #24]
  4057fc:	and	w0, w0, #0x4
  405800:	cmp	w0, #0x0
  405804:	b.ne	405810 <setlocale@plt+0x2f40>  // b.any
  405808:	ldr	x0, [sp, #72]
  40580c:	str	x0, [sp, #88]
  405810:	ldr	x0, [sp, #88]
  405814:	ldr	w0, [x0, #24]
  405818:	and	w0, w0, #0x8
  40581c:	cmp	w0, #0x0
  405820:	b.ne	4059ec <setlocale@plt+0x311c>  // b.any
  405824:	ldr	x0, [sp, #72]
  405828:	bl	406e70 <argp_usage@@Base+0x34>
  40582c:	cmp	w0, #0x0
  405830:	b.eq	4058c0 <setlocale@plt+0x2ff0>  // b.none
  405834:	ldr	x0, [sp, #72]
  405838:	ldr	w3, [x0, #8]
  40583c:	ldr	x0, [sp, #24]
  405840:	ldr	x0, [x0, #8]
  405844:	add	x2, x0, #0x1
  405848:	ldr	x1, [sp, #24]
  40584c:	str	x2, [x1, #8]
  405850:	and	w1, w3, #0xff
  405854:	strb	w1, [x0]
  405858:	ldr	x0, [sp, #88]
  40585c:	ldr	x0, [x0, #16]
  405860:	cmp	x0, #0x0
  405864:	b.eq	4058b4 <setlocale@plt+0x2fe4>  // b.none
  405868:	ldr	x0, [sp, #24]
  40586c:	ldr	x0, [x0, #8]
  405870:	add	x2, x0, #0x1
  405874:	ldr	x1, [sp, #24]
  405878:	str	x2, [x1, #8]
  40587c:	mov	w1, #0x3a                  	// #58
  405880:	strb	w1, [x0]
  405884:	ldr	x0, [sp, #88]
  405888:	ldr	w0, [x0, #24]
  40588c:	and	w0, w0, #0x1
  405890:	cmp	w0, #0x0
  405894:	b.eq	4058b4 <setlocale@plt+0x2fe4>  // b.none
  405898:	ldr	x0, [sp, #24]
  40589c:	ldr	x0, [x0, #8]
  4058a0:	add	x2, x0, #0x1
  4058a4:	ldr	x1, [sp, #24]
  4058a8:	str	x2, [x1, #8]
  4058ac:	mov	w1, #0x3a                  	// #58
  4058b0:	strb	w1, [x0]
  4058b4:	ldr	x0, [sp, #24]
  4058b8:	ldr	x0, [x0, #8]
  4058bc:	strb	wzr, [x0]
  4058c0:	ldr	x0, [sp, #72]
  4058c4:	ldr	x0, [x0]
  4058c8:	cmp	x0, #0x0
  4058cc:	b.eq	4059ec <setlocale@plt+0x311c>  // b.none
  4058d0:	ldr	x0, [sp, #24]
  4058d4:	ldr	x0, [x0]
  4058d8:	ldr	x2, [x0, #16]
  4058dc:	ldr	x0, [sp, #72]
  4058e0:	ldr	x0, [x0]
  4058e4:	mov	x1, x0
  4058e8:	mov	x0, x2
  4058ec:	bl	405648 <setlocale@plt+0x2d78>
  4058f0:	cmp	w0, #0x0
  4058f4:	b.ge	4059ec <setlocale@plt+0x311c>  // b.tcont
  4058f8:	ldr	x0, [sp, #24]
  4058fc:	ldr	x0, [x0, #16]
  405900:	ldr	x1, [sp, #72]
  405904:	ldr	x1, [x1]
  405908:	str	x1, [x0]
  40590c:	ldr	x0, [sp, #88]
  405910:	ldr	x0, [x0, #16]
  405914:	cmp	x0, #0x0
  405918:	b.eq	405940 <setlocale@plt+0x3070>  // b.none
  40591c:	ldr	x0, [sp, #88]
  405920:	ldr	w0, [x0, #24]
  405924:	and	w0, w0, #0x1
  405928:	cmp	w0, #0x0
  40592c:	b.eq	405938 <setlocale@plt+0x3068>  // b.none
  405930:	mov	w0, #0x2                   	// #2
  405934:	b	405944 <setlocale@plt+0x3074>
  405938:	mov	w0, #0x1                   	// #1
  40593c:	b	405944 <setlocale@plt+0x3074>
  405940:	mov	w0, #0x0                   	// #0
  405944:	ldr	x1, [sp, #24]
  405948:	ldr	x1, [x1, #16]
  40594c:	str	w0, [x1, #8]
  405950:	ldr	x0, [sp, #24]
  405954:	ldr	x0, [x0, #16]
  405958:	str	xzr, [x0, #16]
  40595c:	ldr	x0, [sp, #72]
  405960:	ldr	w0, [x0, #8]
  405964:	cmp	w0, #0x0
  405968:	b.eq	40597c <setlocale@plt+0x30ac>  // b.none
  40596c:	ldr	x0, [sp, #72]
  405970:	ldr	w0, [x0, #8]
  405974:	and	w0, w0, #0xffffff
  405978:	b	405988 <setlocale@plt+0x30b8>
  40597c:	ldr	x0, [sp, #88]
  405980:	ldr	w0, [x0, #8]
  405984:	and	w0, w0, #0xffffff
  405988:	ldr	x1, [sp, #24]
  40598c:	ldr	x1, [x1]
  405990:	ldr	x1, [x1, #80]
  405994:	ldr	x2, [sp, #32]
  405998:	sub	x1, x2, x1
  40599c:	asr	x2, x1, #3
  4059a0:	mov	x1, #0x8e39                	// #36409
  4059a4:	movk	x1, #0x38e3, lsl #16
  4059a8:	movk	x1, #0xe38e, lsl #32
  4059ac:	movk	x1, #0x8e38, lsl #48
  4059b0:	mul	x1, x2, x1
  4059b4:	add	w1, w1, #0x1
  4059b8:	lsl	w1, w1, #24
  4059bc:	add	w1, w0, w1
  4059c0:	ldr	x0, [sp, #24]
  4059c4:	ldr	x0, [x0, #16]
  4059c8:	str	w1, [x0, #24]
  4059cc:	ldr	x0, [sp, #24]
  4059d0:	ldr	x0, [x0, #16]
  4059d4:	add	x1, x0, #0x20
  4059d8:	ldr	x0, [sp, #24]
  4059dc:	str	x1, [x0, #16]
  4059e0:	ldr	x0, [sp, #24]
  4059e4:	ldr	x0, [x0, #16]
  4059e8:	str	xzr, [x0]
  4059ec:	ldr	x0, [sp, #72]
  4059f0:	add	x0, x0, #0x30
  4059f4:	str	x0, [sp, #72]
  4059f8:	ldr	x0, [sp, #72]
  4059fc:	bl	406ef4 <argp_usage@@Base+0xb8>
  405a00:	cmp	w0, #0x0
  405a04:	b.eq	4057f4 <setlocale@plt+0x2f24>  // b.none
  405a08:	ldr	x0, [sp, #56]
  405a0c:	ldr	x1, [x0, #8]
  405a10:	ldr	x0, [sp, #32]
  405a14:	str	x1, [x0]
  405a18:	ldr	x0, [sp, #32]
  405a1c:	ldr	x1, [sp, #56]
  405a20:	str	x1, [x0, #8]
  405a24:	ldr	x0, [sp, #24]
  405a28:	ldr	x1, [x0, #8]
  405a2c:	ldr	x0, [sp, #32]
  405a30:	str	x1, [x0, #16]
  405a34:	ldr	x0, [sp, #32]
  405a38:	str	wzr, [x0, #24]
  405a3c:	ldr	x0, [sp, #32]
  405a40:	ldr	x1, [sp, #48]
  405a44:	str	x1, [x0, #32]
  405a48:	ldr	x0, [sp, #32]
  405a4c:	ldr	w1, [sp, #44]
  405a50:	str	w1, [x0, #40]
  405a54:	ldr	x0, [sp, #32]
  405a58:	str	xzr, [x0, #48]
  405a5c:	ldr	x0, [sp, #32]
  405a60:	str	xzr, [x0, #64]
  405a64:	ldr	x0, [sp, #32]
  405a68:	str	xzr, [x0, #56]
  405a6c:	ldr	x0, [sp, #80]
  405a70:	cmp	x0, #0x0
  405a74:	b.eq	405ad4 <setlocale@plt+0x3204>  // b.none
  405a78:	str	wzr, [sp, #68]
  405a7c:	b	405a8c <setlocale@plt+0x31bc>
  405a80:	ldr	w0, [sp, #68]
  405a84:	add	w0, w0, #0x1
  405a88:	str	w0, [sp, #68]
  405a8c:	ldr	w0, [sp, #68]
  405a90:	lsl	x0, x0, #5
  405a94:	ldr	x1, [sp, #80]
  405a98:	add	x0, x1, x0
  405a9c:	ldr	x0, [x0]
  405aa0:	cmp	x0, #0x0
  405aa4:	b.ne	405a80 <setlocale@plt+0x31b0>  // b.any
  405aa8:	ldr	x0, [sp, #24]
  405aac:	ldr	x1, [x0, #24]
  405ab0:	ldr	x0, [sp, #32]
  405ab4:	str	x1, [x0, #56]
  405ab8:	ldr	x0, [sp, #24]
  405abc:	ldr	x1, [x0, #24]
  405ac0:	ldr	w0, [sp, #68]
  405ac4:	lsl	x0, x0, #3
  405ac8:	add	x1, x1, x0
  405acc:	ldr	x0, [sp, #24]
  405ad0:	str	x1, [x0, #24]
  405ad4:	ldr	x0, [sp, #32]
  405ad8:	add	x1, x0, #0x48
  405adc:	str	x1, [sp, #32]
  405ae0:	str	x0, [sp, #48]
  405ae4:	b	405aec <setlocale@plt+0x321c>
  405ae8:	str	xzr, [sp, #48]
  405aec:	ldr	x0, [sp, #80]
  405af0:	cmp	x0, #0x0
  405af4:	b.eq	405b48 <setlocale@plt+0x3278>  // b.none
  405af8:	str	wzr, [sp, #64]
  405afc:	b	405b38 <setlocale@plt+0x3268>
  405b00:	ldr	x0, [sp, #80]
  405b04:	add	x1, x0, #0x20
  405b08:	str	x1, [sp, #80]
  405b0c:	ldr	x5, [x0]
  405b10:	ldr	w0, [sp, #64]
  405b14:	add	w1, w0, #0x1
  405b18:	str	w1, [sp, #64]
  405b1c:	ldr	x4, [sp, #24]
  405b20:	ldr	x3, [sp, #32]
  405b24:	mov	w2, w0
  405b28:	ldr	x1, [sp, #48]
  405b2c:	mov	x0, x5
  405b30:	bl	40578c <setlocale@plt+0x2ebc>
  405b34:	str	x0, [sp, #32]
  405b38:	ldr	x0, [sp, #80]
  405b3c:	ldr	x0, [x0]
  405b40:	cmp	x0, #0x0
  405b44:	b.ne	405b00 <setlocale@plt+0x3230>  // b.any
  405b48:	ldr	x0, [sp, #32]
  405b4c:	ldp	x29, x30, [sp], #96
  405b50:	ret
  405b54:	stp	x29, x30, [sp, #-80]!
  405b58:	mov	x29, sp
  405b5c:	str	x0, [sp, #40]
  405b60:	str	x1, [sp, #32]
  405b64:	str	w2, [sp, #28]
  405b68:	ldr	x0, [sp, #40]
  405b6c:	str	x0, [sp, #48]
  405b70:	ldr	x0, [sp, #40]
  405b74:	ldr	x0, [x0, #8]
  405b78:	str	x0, [sp, #56]
  405b7c:	ldr	x0, [sp, #40]
  405b80:	ldr	x0, [x0, #16]
  405b84:	str	x0, [sp, #64]
  405b88:	ldr	x0, [sp, #40]
  405b8c:	ldr	x0, [x0, #96]
  405b90:	str	x0, [sp, #72]
  405b94:	ldr	w0, [sp, #28]
  405b98:	and	w0, w0, #0x8
  405b9c:	cmp	w0, #0x0
  405ba0:	b.eq	405bbc <setlocale@plt+0x32ec>  // b.none
  405ba4:	ldr	x0, [sp, #56]
  405ba8:	add	x1, x0, #0x1
  405bac:	str	x1, [sp, #56]
  405bb0:	mov	w1, #0x2d                  	// #45
  405bb4:	strb	w1, [x0]
  405bb8:	b	405be0 <setlocale@plt+0x3310>
  405bbc:	ldr	w0, [sp, #28]
  405bc0:	and	w0, w0, #0x4
  405bc4:	cmp	w0, #0x0
  405bc8:	b.eq	405be0 <setlocale@plt+0x3310>  // b.none
  405bcc:	ldr	x0, [sp, #56]
  405bd0:	add	x1, x0, #0x1
  405bd4:	str	x1, [sp, #56]
  405bd8:	mov	w1, #0x2b                  	// #43
  405bdc:	strb	w1, [x0]
  405be0:	ldr	x0, [sp, #56]
  405be4:	strb	wzr, [x0]
  405be8:	ldr	x0, [sp, #64]
  405bec:	str	xzr, [x0]
  405bf0:	ldr	x0, [sp, #40]
  405bf4:	ldr	x1, [sp, #32]
  405bf8:	str	x1, [x0]
  405bfc:	ldr	x0, [sp, #32]
  405c00:	cmp	x0, #0x0
  405c04:	b.eq	405c3c <setlocale@plt+0x336c>  // b.none
  405c08:	ldr	x0, [sp, #40]
  405c0c:	ldr	x0, [x0, #80]
  405c10:	add	x1, sp, #0x30
  405c14:	mov	x4, x1
  405c18:	mov	x3, x0
  405c1c:	mov	w2, #0x0                   	// #0
  405c20:	mov	x1, #0x0                   	// #0
  405c24:	ldr	x0, [sp, #32]
  405c28:	bl	40578c <setlocale@plt+0x2ebc>
  405c2c:	mov	x1, x0
  405c30:	ldr	x0, [sp, #40]
  405c34:	str	x1, [x0, #88]
  405c38:	b	405c4c <setlocale@plt+0x337c>
  405c3c:	ldr	x0, [sp, #40]
  405c40:	ldr	x1, [x0, #80]
  405c44:	ldr	x0, [sp, #40]
  405c48:	str	x1, [x0, #88]
  405c4c:	nop
  405c50:	ldp	x29, x30, [sp], #80
  405c54:	ret
  405c58:	stp	x29, x30, [sp, #-64]!
  405c5c:	mov	x29, sp
  405c60:	str	x0, [sp, #24]
  405c64:	str	x1, [sp, #16]
  405c68:	ldr	x0, [sp, #24]
  405c6c:	ldr	x0, [x0, #32]
  405c70:	str	x0, [sp, #56]
  405c74:	ldr	x0, [sp, #24]
  405c78:	ldr	x0, [x0]
  405c7c:	str	x0, [sp, #48]
  405c80:	ldr	x0, [sp, #48]
  405c84:	cmp	x0, #0x0
  405c88:	b.ne	405c9c <setlocale@plt+0x33cc>  // b.any
  405c8c:	ldr	x0, [sp, #24]
  405c90:	ldr	x0, [x0, #8]
  405c94:	cmp	x0, #0x0
  405c98:	b.eq	405d28 <setlocale@plt+0x3458>  // b.none
  405c9c:	ldr	x0, [sp, #16]
  405ca0:	ldr	x0, [x0, #16]
  405ca4:	add	x1, x0, #0x1
  405ca8:	ldr	x0, [sp, #16]
  405cac:	str	x1, [x0, #16]
  405cb0:	ldr	x0, [sp, #48]
  405cb4:	cmp	x0, #0x0
  405cb8:	b.eq	405d28 <setlocale@plt+0x3458>  // b.none
  405cbc:	str	wzr, [sp, #44]
  405cc0:	b	405cd0 <setlocale@plt+0x3400>
  405cc4:	ldr	w0, [sp, #44]
  405cc8:	add	w0, w0, #0x1
  405ccc:	str	w0, [sp, #44]
  405cd0:	ldr	x0, [sp, #48]
  405cd4:	add	x1, x0, #0x30
  405cd8:	str	x1, [sp, #48]
  405cdc:	bl	406ef4 <argp_usage@@Base+0xb8>
  405ce0:	cmp	w0, #0x0
  405ce4:	b.eq	405cc4 <setlocale@plt+0x33f4>  // b.none
  405ce8:	ldr	x0, [sp, #16]
  405cec:	ldr	x2, [x0]
  405cf0:	ldr	w1, [sp, #44]
  405cf4:	mov	w0, w1
  405cf8:	lsl	w0, w0, #1
  405cfc:	add	w0, w0, w1
  405d00:	sxtw	x0, w0
  405d04:	add	x1, x2, x0
  405d08:	ldr	x0, [sp, #16]
  405d0c:	str	x1, [x0]
  405d10:	ldr	x0, [sp, #16]
  405d14:	ldr	x1, [x0, #8]
  405d18:	ldrsw	x0, [sp, #44]
  405d1c:	add	x1, x1, x0
  405d20:	ldr	x0, [sp, #16]
  405d24:	str	x1, [x0, #8]
  405d28:	ldr	x0, [sp, #56]
  405d2c:	cmp	x0, #0x0
  405d30:	b.eq	405d74 <setlocale@plt+0x34a4>  // b.none
  405d34:	b	405d64 <setlocale@plt+0x3494>
  405d38:	ldr	x0, [sp, #56]
  405d3c:	add	x1, x0, #0x20
  405d40:	str	x1, [sp, #56]
  405d44:	ldr	x0, [x0]
  405d48:	ldr	x1, [sp, #16]
  405d4c:	bl	405c58 <setlocale@plt+0x3388>
  405d50:	ldr	x0, [sp, #16]
  405d54:	ldr	x0, [x0, #24]
  405d58:	add	x1, x0, #0x1
  405d5c:	ldr	x0, [sp, #16]
  405d60:	str	x1, [x0, #24]
  405d64:	ldr	x0, [sp, #56]
  405d68:	ldr	x0, [x0]
  405d6c:	cmp	x0, #0x0
  405d70:	b.ne	405d38 <setlocale@plt+0x3468>  // b.any
  405d74:	nop
  405d78:	ldp	x29, x30, [sp], #64
  405d7c:	ret
  405d80:	stp	x29, x30, [sp, #-240]!
  405d84:	mov	x29, sp
  405d88:	str	x0, [sp, #56]
  405d8c:	str	x1, [sp, #48]
  405d90:	str	w2, [sp, #44]
  405d94:	str	x3, [sp, #32]
  405d98:	str	w4, [sp, #40]
  405d9c:	str	x5, [sp, #24]
  405da0:	str	wzr, [sp, #236]
  405da4:	stp	xzr, xzr, [sp, #64]
  405da8:	stp	xzr, xzr, [sp, #80]
  405dac:	stp	xzr, xzr, [sp, #96]
  405db0:	str	xzr, [sp, #112]
  405db4:	mov	w0, #0x1                   	// #1
  405db8:	str	w0, [sp, #64]
  405dbc:	mov	w0, #0x1                   	// #1
  405dc0:	str	w0, [sp, #68]
  405dc4:	ldr	w0, [sp, #40]
  405dc8:	and	w0, w0, #0x4
  405dcc:	cmp	w0, #0x0
  405dd0:	cset	w0, eq  // eq = none
  405dd4:	and	w0, w0, #0xff
  405dd8:	and	x0, x0, #0xff
  405ddc:	str	x0, [sp, #120]
  405de0:	str	xzr, [sp, #128]
  405de4:	str	xzr, [sp, #136]
  405de8:	str	xzr, [sp, #144]
  405dec:	ldr	x0, [sp, #48]
  405df0:	cmp	x0, #0x0
  405df4:	b.eq	405e08 <setlocale@plt+0x3538>  // b.none
  405df8:	add	x0, sp, #0x78
  405dfc:	mov	x1, x0
  405e00:	ldr	x0, [sp, #48]
  405e04:	bl	405c58 <setlocale@plt+0x3388>
  405e08:	ldr	x0, [sp, #136]
  405e0c:	add	x1, x0, #0x1
  405e10:	mov	x0, x1
  405e14:	lsl	x0, x0, #3
  405e18:	add	x0, x0, x1
  405e1c:	lsl	x0, x0, #3
  405e20:	str	x0, [sp, #216]
  405e24:	ldr	x0, [sp, #144]
  405e28:	lsl	x0, x0, #3
  405e2c:	str	x0, [sp, #208]
  405e30:	ldr	x0, [sp, #128]
  405e34:	add	x0, x0, #0x1
  405e38:	lsl	x0, x0, #5
  405e3c:	str	x0, [sp, #200]
  405e40:	ldr	x0, [sp, #120]
  405e44:	add	x0, x0, #0x1
  405e48:	str	x0, [sp, #192]
  405e4c:	ldr	x0, [sp, #216]
  405e50:	str	x0, [sp, #184]
  405e54:	ldr	x1, [sp, #184]
  405e58:	ldr	x0, [sp, #208]
  405e5c:	add	x0, x1, x0
  405e60:	add	x0, x0, #0x7
  405e64:	and	x0, x0, #0xfffffffffffffff8
  405e68:	str	x0, [sp, #176]
  405e6c:	ldr	x1, [sp, #176]
  405e70:	ldr	x0, [sp, #200]
  405e74:	add	x0, x1, x0
  405e78:	str	x0, [sp, #168]
  405e7c:	ldr	x1, [sp, #168]
  405e80:	ldr	x0, [sp, #192]
  405e84:	add	x0, x1, x0
  405e88:	str	x0, [sp, #160]
  405e8c:	ldr	x0, [sp, #160]
  405e90:	bl	4024a0 <malloc@plt>
  405e94:	mov	x1, x0
  405e98:	ldr	x0, [sp, #56]
  405e9c:	str	x1, [x0, #208]
  405ea0:	ldr	x0, [sp, #56]
  405ea4:	ldr	x0, [x0, #208]
  405ea8:	cmp	x0, #0x0
  405eac:	b.ne	405eb8 <setlocale@plt+0x35e8>  // b.any
  405eb0:	mov	w0, #0xc                   	// #12
  405eb4:	b	4061f8 <setlocale@plt+0x3928>
  405eb8:	ldr	x0, [sp, #56]
  405ebc:	ldr	x0, [x0, #208]
  405ec0:	str	x0, [sp, #152]
  405ec4:	ldr	x0, [sp, #56]
  405ec8:	ldr	x1, [x0, #208]
  405ecc:	ldr	x0, [sp, #56]
  405ed0:	str	x1, [x0, #80]
  405ed4:	ldr	x1, [sp, #152]
  405ed8:	ldr	x0, [sp, #184]
  405edc:	add	x1, x1, x0
  405ee0:	ldr	x0, [sp, #56]
  405ee4:	str	x1, [x0, #96]
  405ee8:	ldr	x1, [sp, #152]
  405eec:	ldr	x0, [sp, #176]
  405ef0:	add	x1, x1, x0
  405ef4:	ldr	x0, [sp, #56]
  405ef8:	str	x1, [x0, #16]
  405efc:	ldr	x1, [sp, #152]
  405f00:	ldr	x0, [sp, #168]
  405f04:	add	x1, x1, x0
  405f08:	ldr	x0, [sp, #56]
  405f0c:	str	x1, [x0, #8]
  405f10:	ldr	x0, [sp, #56]
  405f14:	add	x0, x0, #0x18
  405f18:	mov	x1, x0
  405f1c:	add	x0, sp, #0x40
  405f20:	ldp	x2, x3, [x0]
  405f24:	stp	x2, x3, [x1]
  405f28:	ldp	x2, x3, [x0, #16]
  405f2c:	stp	x2, x3, [x1, #16]
  405f30:	ldp	x2, x3, [x0, #32]
  405f34:	stp	x2, x3, [x1, #32]
  405f38:	ldr	x0, [x0, #48]
  405f3c:	str	x0, [x1, #48]
  405f40:	ldr	x0, [sp, #56]
  405f44:	ldr	x0, [x0, #96]
  405f48:	ldr	x2, [sp, #208]
  405f4c:	mov	w1, #0x0                   	// #0
  405f50:	bl	402510 <memset@plt>
  405f54:	ldr	w2, [sp, #40]
  405f58:	ldr	x1, [sp, #48]
  405f5c:	ldr	x0, [sp, #56]
  405f60:	bl	405b54 <setlocale@plt+0x3284>
  405f64:	ldr	x0, [sp, #56]
  405f68:	add	x0, x0, #0x70
  405f6c:	mov	x2, #0x60                  	// #96
  405f70:	mov	w1, #0x0                   	// #0
  405f74:	bl	402510 <memset@plt>
  405f78:	ldr	x0, [sp, #56]
  405f7c:	ldr	x1, [x0]
  405f80:	ldr	x0, [sp, #56]
  405f84:	str	x1, [x0, #112]
  405f88:	ldr	x0, [sp, #56]
  405f8c:	ldr	w1, [sp, #44]
  405f90:	str	w1, [x0, #120]
  405f94:	ldr	x0, [sp, #56]
  405f98:	ldr	x1, [sp, #32]
  405f9c:	str	x1, [x0, #128]
  405fa0:	ldr	w1, [sp, #40]
  405fa4:	ldr	x0, [sp, #56]
  405fa8:	str	w1, [x0, #140]
  405fac:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405fb0:	add	x0, x0, #0x418
  405fb4:	ldr	x1, [x0]
  405fb8:	ldr	x0, [sp, #56]
  405fbc:	str	x1, [x0, #184]
  405fc0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  405fc4:	add	x0, x0, #0x420
  405fc8:	ldr	x1, [x0]
  405fcc:	ldr	x0, [sp, #56]
  405fd0:	str	x1, [x0, #192]
  405fd4:	ldr	x0, [sp, #56]
  405fd8:	str	wzr, [x0, #136]
  405fdc:	ldr	x0, [sp, #56]
  405fe0:	ldr	x1, [sp, #56]
  405fe4:	str	x1, [x0, #200]
  405fe8:	ldr	x0, [sp, #56]
  405fec:	mov	w1, #0x1                   	// #1
  405ff0:	str	w1, [x0, #104]
  405ff4:	ldr	x0, [sp, #56]
  405ff8:	ldr	x1, [x0, #80]
  405ffc:	ldr	x0, [sp, #56]
  406000:	ldr	x0, [x0, #88]
  406004:	cmp	x1, x0
  406008:	b.cs	40601c <setlocale@plt+0x374c>  // b.hs, b.nlast
  40600c:	ldr	x0, [sp, #56]
  406010:	ldr	x0, [x0, #80]
  406014:	ldr	x1, [sp, #24]
  406018:	str	x1, [x0, #48]
  40601c:	ldr	x0, [sp, #56]
  406020:	ldr	x0, [x0, #80]
  406024:	str	x0, [sp, #224]
  406028:	b	4060e8 <setlocale@plt+0x3818>
  40602c:	ldr	x0, [sp, #224]
  406030:	ldr	x0, [x0, #32]
  406034:	cmp	x0, #0x0
  406038:	b.eq	406068 <setlocale@plt+0x3798>  // b.none
  40603c:	ldr	x0, [sp, #224]
  406040:	ldr	x0, [x0, #32]
  406044:	ldr	x1, [x0, #56]
  406048:	ldr	x0, [sp, #224]
  40604c:	ldr	w0, [x0, #40]
  406050:	mov	w0, w0
  406054:	lsl	x0, x0, #3
  406058:	add	x0, x1, x0
  40605c:	ldr	x1, [x0]
  406060:	ldr	x0, [sp, #224]
  406064:	str	x1, [x0, #48]
  406068:	ldr	x0, [sp, #224]
  40606c:	ldr	x0, [x0]
  406070:	cmp	x0, #0x0
  406074:	b.ne	4060b8 <setlocale@plt+0x37e8>  // b.any
  406078:	ldr	x0, [sp, #224]
  40607c:	ldr	x0, [x0, #8]
  406080:	ldr	x0, [x0, #32]
  406084:	cmp	x0, #0x0
  406088:	b.eq	4060b8 <setlocale@plt+0x37e8>  // b.none
  40608c:	ldr	x0, [sp, #224]
  406090:	ldr	x0, [x0, #8]
  406094:	ldr	x0, [x0, #32]
  406098:	ldr	x0, [x0]
  40609c:	cmp	x0, #0x0
  4060a0:	b.eq	4060b8 <setlocale@plt+0x37e8>  // b.none
  4060a4:	ldr	x0, [sp, #224]
  4060a8:	ldr	x0, [x0, #56]
  4060ac:	ldr	x1, [sp, #224]
  4060b0:	ldr	x1, [x1, #48]
  4060b4:	str	x1, [x0]
  4060b8:	ldr	x0, [sp, #56]
  4060bc:	add	x0, x0, #0x70
  4060c0:	mov	x3, #0x0                   	// #0
  4060c4:	mov	w2, #0x3                   	// #3
  4060c8:	movk	w2, #0x100, lsl #16
  4060cc:	mov	x1, x0
  4060d0:	ldr	x0, [sp, #224]
  4060d4:	bl	4056e4 <setlocale@plt+0x2e14>
  4060d8:	str	w0, [sp, #236]
  4060dc:	ldr	x0, [sp, #224]
  4060e0:	add	x0, x0, #0x48
  4060e4:	str	x0, [sp, #224]
  4060e8:	ldr	x0, [sp, #56]
  4060ec:	ldr	x0, [x0, #88]
  4060f0:	ldr	x1, [sp, #224]
  4060f4:	cmp	x1, x0
  4060f8:	b.cs	406114 <setlocale@plt+0x3844>  // b.hs, b.nlast
  4060fc:	ldr	w0, [sp, #236]
  406100:	cmp	w0, #0x0
  406104:	b.eq	40602c <setlocale@plt+0x375c>  // b.none
  406108:	ldr	w0, [sp, #236]
  40610c:	cmp	w0, #0x7
  406110:	b.eq	40602c <setlocale@plt+0x375c>  // b.none
  406114:	ldr	w0, [sp, #236]
  406118:	cmp	w0, #0x7
  40611c:	b.ne	406124 <setlocale@plt+0x3854>  // b.any
  406120:	str	wzr, [sp, #236]
  406124:	ldr	w0, [sp, #236]
  406128:	cmp	w0, #0x0
  40612c:	b.eq	406138 <setlocale@plt+0x3868>  // b.none
  406130:	ldr	w0, [sp, #236]
  406134:	b	4061f8 <setlocale@plt+0x3928>
  406138:	ldr	x0, [sp, #56]
  40613c:	ldr	w0, [x0, #140]
  406140:	and	w0, w0, #0x2
  406144:	cmp	w0, #0x0
  406148:	b.eq	406194 <setlocale@plt+0x38c4>  // b.none
  40614c:	ldr	x0, [sp, #56]
  406150:	str	wzr, [x0, #28]
  406154:	ldr	x0, [sp, #56]
  406158:	ldr	w0, [x0, #140]
  40615c:	and	w0, w0, #0x1
  406160:	cmp	w0, #0x0
  406164:	b.eq	4061a0 <setlocale@plt+0x38d0>  // b.none
  406168:	ldr	x0, [sp, #56]
  40616c:	ldr	x0, [x0, #128]
  406170:	sub	x1, x0, #0x8
  406174:	ldr	x0, [sp, #56]
  406178:	str	x1, [x0, #128]
  40617c:	ldr	x0, [sp, #56]
  406180:	ldr	w0, [x0, #120]
  406184:	add	w1, w0, #0x1
  406188:	ldr	x0, [sp, #56]
  40618c:	str	w1, [x0, #120]
  406190:	b	4061a0 <setlocale@plt+0x38d0>
  406194:	ldr	x0, [sp, #56]
  406198:	mov	w1, #0x1                   	// #1
  40619c:	str	w1, [x0, #28]
  4061a0:	ldr	x0, [sp, #56]
  4061a4:	ldr	x0, [x0, #128]
  4061a8:	ldr	x1, [sp, #32]
  4061ac:	cmp	x1, x0
  4061b0:	b.ne	4061e0 <setlocale@plt+0x3910>  // b.any
  4061b4:	ldr	x0, [sp, #32]
  4061b8:	ldr	x0, [x0]
  4061bc:	cmp	x0, #0x0
  4061c0:	b.eq	4061e0 <setlocale@plt+0x3910>  // b.none
  4061c4:	ldr	x0, [sp, #32]
  4061c8:	ldr	x0, [x0]
  4061cc:	bl	406fec <argp_usage@@Base+0x1b0>
  4061d0:	mov	x1, x0
  4061d4:	ldr	x0, [sp, #56]
  4061d8:	str	x1, [x0, #176]
  4061dc:	b	4061f4 <setlocale@plt+0x3924>
  4061e0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4061e4:	add	x0, x0, #0x448
  4061e8:	ldr	x1, [x0]
  4061ec:	ldr	x0, [sp, #56]
  4061f0:	str	x1, [x0, #176]
  4061f4:	mov	w0, #0x0                   	// #0
  4061f8:	ldp	x29, x30, [sp], #240
  4061fc:	ret
  406200:	stp	x29, x30, [sp, #-64]!
  406204:	mov	x29, sp
  406208:	str	x0, [sp, #40]
  40620c:	str	w1, [sp, #36]
  406210:	str	w2, [sp, #32]
  406214:	str	x3, [sp, #24]
  406218:	ldr	w0, [sp, #36]
  40621c:	cmp	w0, #0x7
  406220:	b.ne	406234 <setlocale@plt+0x3964>  // b.any
  406224:	ldr	w0, [sp, #32]
  406228:	cmp	w0, #0x0
  40622c:	b.eq	406234 <setlocale@plt+0x3964>  // b.none
  406230:	str	wzr, [sp, #36]
  406234:	ldr	w0, [sp, #36]
  406238:	cmp	w0, #0x0
  40623c:	b.ne	4063e4 <setlocale@plt+0x3b14>  // b.any
  406240:	ldr	x0, [sp, #40]
  406244:	ldr	w1, [x0, #136]
  406248:	ldr	x0, [sp, #40]
  40624c:	ldr	w0, [x0, #120]
  406250:	cmp	w1, w0
  406254:	b.ne	406374 <setlocale@plt+0x3aa4>  // b.any
  406258:	ldr	x0, [sp, #40]
  40625c:	ldr	x0, [x0, #80]
  406260:	str	x0, [sp, #56]
  406264:	b	4062a8 <setlocale@plt+0x39d8>
  406268:	ldr	x0, [sp, #56]
  40626c:	ldr	w0, [x0, #24]
  406270:	cmp	w0, #0x0
  406274:	b.ne	40629c <setlocale@plt+0x39cc>  // b.any
  406278:	ldr	x0, [sp, #40]
  40627c:	add	x0, x0, #0x70
  406280:	mov	x3, #0x0                   	// #0
  406284:	mov	w2, #0x2                   	// #2
  406288:	movk	w2, #0x100, lsl #16
  40628c:	mov	x1, x0
  406290:	ldr	x0, [sp, #56]
  406294:	bl	4056e4 <setlocale@plt+0x2e14>
  406298:	str	w0, [sp, #36]
  40629c:	ldr	x0, [sp, #56]
  4062a0:	add	x0, x0, #0x48
  4062a4:	str	x0, [sp, #56]
  4062a8:	ldr	x0, [sp, #40]
  4062ac:	ldr	x0, [x0, #88]
  4062b0:	ldr	x1, [sp, #56]
  4062b4:	cmp	x1, x0
  4062b8:	b.cs	4062d4 <setlocale@plt+0x3a04>  // b.hs, b.nlast
  4062bc:	ldr	w0, [sp, #36]
  4062c0:	cmp	w0, #0x0
  4062c4:	b.eq	406268 <setlocale@plt+0x3998>  // b.none
  4062c8:	ldr	w0, [sp, #36]
  4062cc:	cmp	w0, #0x7
  4062d0:	b.eq	406268 <setlocale@plt+0x3998>  // b.none
  4062d4:	ldr	x0, [sp, #40]
  4062d8:	ldr	x0, [x0, #88]
  4062dc:	sub	x0, x0, #0x48
  4062e0:	str	x0, [sp, #56]
  4062e4:	b	406318 <setlocale@plt+0x3a48>
  4062e8:	ldr	x0, [sp, #40]
  4062ec:	add	x0, x0, #0x70
  4062f0:	mov	x3, #0x0                   	// #0
  4062f4:	mov	w2, #0x1                   	// #1
  4062f8:	movk	w2, #0x100, lsl #16
  4062fc:	mov	x1, x0
  406300:	ldr	x0, [sp, #56]
  406304:	bl	4056e4 <setlocale@plt+0x2e14>
  406308:	str	w0, [sp, #36]
  40630c:	ldr	x0, [sp, #56]
  406310:	sub	x0, x0, #0x48
  406314:	str	x0, [sp, #56]
  406318:	ldr	x0, [sp, #40]
  40631c:	ldr	x0, [x0, #80]
  406320:	ldr	x1, [sp, #56]
  406324:	cmp	x1, x0
  406328:	b.cc	406344 <setlocale@plt+0x3a74>  // b.lo, b.ul, b.last
  40632c:	ldr	w0, [sp, #36]
  406330:	cmp	w0, #0x0
  406334:	b.eq	4062e8 <setlocale@plt+0x3a18>  // b.none
  406338:	ldr	w0, [sp, #36]
  40633c:	cmp	w0, #0x7
  406340:	b.eq	4062e8 <setlocale@plt+0x3a18>  // b.none
  406344:	ldr	w0, [sp, #36]
  406348:	cmp	w0, #0x7
  40634c:	b.ne	406354 <setlocale@plt+0x3a84>  // b.any
  406350:	str	wzr, [sp, #36]
  406354:	ldr	x0, [sp, #24]
  406358:	cmp	x0, #0x0
  40635c:	b.eq	4063e4 <setlocale@plt+0x3b14>  // b.none
  406360:	ldr	x0, [sp, #40]
  406364:	ldr	w1, [x0, #136]
  406368:	ldr	x0, [sp, #24]
  40636c:	str	w1, [x0]
  406370:	b	4063e4 <setlocale@plt+0x3b14>
  406374:	ldr	x0, [sp, #24]
  406378:	cmp	x0, #0x0
  40637c:	b.eq	406394 <setlocale@plt+0x3ac4>  // b.none
  406380:	ldr	x0, [sp, #40]
  406384:	ldr	w1, [x0, #136]
  406388:	ldr	x0, [sp, #24]
  40638c:	str	w1, [x0]
  406390:	b	4063e4 <setlocale@plt+0x3b14>
  406394:	ldr	x0, [sp, #40]
  406398:	ldr	w0, [x0, #140]
  40639c:	and	w0, w0, #0x2
  4063a0:	cmp	w0, #0x0
  4063a4:	b.ne	4063dc <setlocale@plt+0x3b0c>  // b.any
  4063a8:	ldr	x0, [sp, #40]
  4063ac:	ldr	x0, [x0, #184]
  4063b0:	cmp	x0, #0x0
  4063b4:	b.eq	4063dc <setlocale@plt+0x3b0c>  // b.none
  4063b8:	ldr	x0, [sp, #40]
  4063bc:	ldr	x3, [x0, #184]
  4063c0:	ldr	x0, [sp, #40]
  4063c4:	ldr	x0, [x0, #176]
  4063c8:	mov	x2, x0
  4063cc:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4063d0:	add	x1, x0, #0x960
  4063d4:	mov	x0, x3
  4063d8:	bl	4028b0 <fprintf@plt>
  4063dc:	mov	w0, #0x7                   	// #7
  4063e0:	str	w0, [sp, #36]
  4063e4:	ldr	w0, [sp, #36]
  4063e8:	cmp	w0, #0x0
  4063ec:	b.eq	406470 <setlocale@plt+0x3ba0>  // b.none
  4063f0:	ldr	w0, [sp, #36]
  4063f4:	cmp	w0, #0x7
  4063f8:	b.ne	40641c <setlocale@plt+0x3b4c>  // b.any
  4063fc:	ldr	x0, [sp, #40]
  406400:	add	x3, x0, #0x70
  406404:	ldr	x0, [sp, #40]
  406408:	ldr	x0, [x0, #184]
  40640c:	mov	w2, #0x104                 	// #260
  406410:	mov	x1, x0
  406414:	mov	x0, x3
  406418:	bl	40b090 <argp_state_help@@Base>
  40641c:	ldr	x0, [sp, #40]
  406420:	ldr	x0, [x0, #80]
  406424:	str	x0, [sp, #56]
  406428:	b	406458 <setlocale@plt+0x3b88>
  40642c:	ldr	x0, [sp, #40]
  406430:	add	x0, x0, #0x70
  406434:	mov	x3, #0x0                   	// #0
  406438:	mov	w2, #0x5                   	// #5
  40643c:	movk	w2, #0x100, lsl #16
  406440:	mov	x1, x0
  406444:	ldr	x0, [sp, #56]
  406448:	bl	4056e4 <setlocale@plt+0x2e14>
  40644c:	ldr	x0, [sp, #56]
  406450:	add	x0, x0, #0x48
  406454:	str	x0, [sp, #56]
  406458:	ldr	x0, [sp, #40]
  40645c:	ldr	x0, [x0, #88]
  406460:	ldr	x1, [sp, #56]
  406464:	cmp	x1, x0
  406468:	b.cc	40642c <setlocale@plt+0x3b5c>  // b.lo, b.ul, b.last
  40646c:	b	4064f0 <setlocale@plt+0x3c20>
  406470:	ldr	x0, [sp, #40]
  406474:	ldr	x0, [x0, #88]
  406478:	sub	x0, x0, #0x48
  40647c:	str	x0, [sp, #56]
  406480:	b	4064b4 <setlocale@plt+0x3be4>
  406484:	ldr	x0, [sp, #40]
  406488:	add	x0, x0, #0x70
  40648c:	mov	x3, #0x0                   	// #0
  406490:	mov	w2, #0x4                   	// #4
  406494:	movk	w2, #0x100, lsl #16
  406498:	mov	x1, x0
  40649c:	ldr	x0, [sp, #56]
  4064a0:	bl	4056e4 <setlocale@plt+0x2e14>
  4064a4:	str	w0, [sp, #36]
  4064a8:	ldr	x0, [sp, #56]
  4064ac:	sub	x0, x0, #0x48
  4064b0:	str	x0, [sp, #56]
  4064b4:	ldr	x0, [sp, #40]
  4064b8:	ldr	x0, [x0, #80]
  4064bc:	ldr	x1, [sp, #56]
  4064c0:	cmp	x1, x0
  4064c4:	b.cc	4064e0 <setlocale@plt+0x3c10>  // b.lo, b.ul, b.last
  4064c8:	ldr	w0, [sp, #36]
  4064cc:	cmp	w0, #0x0
  4064d0:	b.eq	406484 <setlocale@plt+0x3bb4>  // b.none
  4064d4:	ldr	w0, [sp, #36]
  4064d8:	cmp	w0, #0x7
  4064dc:	b.eq	406484 <setlocale@plt+0x3bb4>  // b.none
  4064e0:	ldr	w0, [sp, #36]
  4064e4:	cmp	w0, #0x7
  4064e8:	b.ne	4064f0 <setlocale@plt+0x3c20>  // b.any
  4064ec:	str	wzr, [sp, #36]
  4064f0:	ldr	x0, [sp, #40]
  4064f4:	ldr	x0, [x0, #88]
  4064f8:	sub	x0, x0, #0x48
  4064fc:	str	x0, [sp, #56]
  406500:	b	406530 <setlocale@plt+0x3c60>
  406504:	ldr	x0, [sp, #40]
  406508:	add	x0, x0, #0x70
  40650c:	mov	x3, #0x0                   	// #0
  406510:	mov	w2, #0x7                   	// #7
  406514:	movk	w2, #0x100, lsl #16
  406518:	mov	x1, x0
  40651c:	ldr	x0, [sp, #56]
  406520:	bl	4056e4 <setlocale@plt+0x2e14>
  406524:	ldr	x0, [sp, #56]
  406528:	sub	x0, x0, #0x48
  40652c:	str	x0, [sp, #56]
  406530:	ldr	x0, [sp, #40]
  406534:	ldr	x0, [x0, #80]
  406538:	ldr	x1, [sp, #56]
  40653c:	cmp	x1, x0
  406540:	b.cs	406504 <setlocale@plt+0x3c34>  // b.hs, b.nlast
  406544:	ldr	w0, [sp, #36]
  406548:	cmp	w0, #0x7
  40654c:	b.ne	406558 <setlocale@plt+0x3c88>  // b.any
  406550:	mov	w0, #0x16                  	// #22
  406554:	str	w0, [sp, #36]
  406558:	ldr	x0, [sp, #40]
  40655c:	ldr	x0, [x0, #208]
  406560:	bl	402680 <free@plt>
  406564:	ldr	w0, [sp, #36]
  406568:	ldp	x29, x30, [sp], #64
  40656c:	ret
  406570:	stp	x29, x30, [sp, #-64]!
  406574:	mov	x29, sp
  406578:	str	x0, [sp, #24]
  40657c:	str	x1, [sp, #16]
  406580:	ldr	x0, [sp, #24]
  406584:	ldr	w0, [x0, #136]
  406588:	sub	w1, w0, #0x1
  40658c:	ldr	x0, [sp, #24]
  406590:	str	w1, [x0, #136]
  406594:	ldr	x0, [sp, #24]
  406598:	ldr	w0, [x0, #136]
  40659c:	str	w0, [sp, #40]
  4065a0:	mov	w0, #0x7                   	// #7
  4065a4:	str	w0, [sp, #60]
  4065a8:	str	wzr, [sp, #44]
  4065ac:	ldr	x0, [sp, #24]
  4065b0:	ldr	x0, [x0, #80]
  4065b4:	str	x0, [sp, #48]
  4065b8:	b	40664c <setlocale@plt+0x3d7c>
  4065bc:	ldr	x0, [sp, #24]
  4065c0:	ldr	w0, [x0, #136]
  4065c4:	add	w1, w0, #0x1
  4065c8:	ldr	x0, [sp, #24]
  4065cc:	str	w1, [x0, #136]
  4065d0:	str	wzr, [sp, #44]
  4065d4:	ldr	x0, [sp, #24]
  4065d8:	add	x0, x0, #0x70
  4065dc:	ldr	x3, [sp, #16]
  4065e0:	ldr	w2, [sp, #44]
  4065e4:	mov	x1, x0
  4065e8:	ldr	x0, [sp, #48]
  4065ec:	bl	4056e4 <setlocale@plt+0x2e14>
  4065f0:	str	w0, [sp, #60]
  4065f4:	ldr	w0, [sp, #60]
  4065f8:	cmp	w0, #0x7
  4065fc:	b.ne	406640 <setlocale@plt+0x3d70>  // b.any
  406600:	ldr	x0, [sp, #24]
  406604:	ldr	w0, [x0, #136]
  406608:	sub	w1, w0, #0x1
  40660c:	ldr	x0, [sp, #24]
  406610:	str	w1, [x0, #136]
  406614:	mov	w0, #0x6                   	// #6
  406618:	movk	w0, #0x100, lsl #16
  40661c:	str	w0, [sp, #44]
  406620:	ldr	x0, [sp, #24]
  406624:	add	x0, x0, #0x70
  406628:	mov	x3, #0x0                   	// #0
  40662c:	ldr	w2, [sp, #44]
  406630:	mov	x1, x0
  406634:	ldr	x0, [sp, #48]
  406638:	bl	4056e4 <setlocale@plt+0x2e14>
  40663c:	str	w0, [sp, #60]
  406640:	ldr	x0, [sp, #48]
  406644:	add	x0, x0, #0x48
  406648:	str	x0, [sp, #48]
  40664c:	ldr	x0, [sp, #24]
  406650:	ldr	x0, [x0, #88]
  406654:	ldr	x1, [sp, #48]
  406658:	cmp	x1, x0
  40665c:	b.cs	40666c <setlocale@plt+0x3d9c>  // b.hs, b.nlast
  406660:	ldr	w0, [sp, #60]
  406664:	cmp	w0, #0x7
  406668:	b.eq	4065bc <setlocale@plt+0x3cec>  // b.none
  40666c:	ldr	w0, [sp, #60]
  406670:	cmp	w0, #0x0
  406674:	b.ne	4066ec <setlocale@plt+0x3e1c>  // b.any
  406678:	ldr	w1, [sp, #44]
  40667c:	mov	w0, #0x6                   	// #6
  406680:	movk	w0, #0x100, lsl #16
  406684:	cmp	w1, w0
  406688:	b.ne	40669c <setlocale@plt+0x3dcc>  // b.any
  40668c:	ldr	x0, [sp, #24]
  406690:	ldr	w1, [x0, #120]
  406694:	ldr	x0, [sp, #24]
  406698:	str	w1, [x0, #136]
  40669c:	ldr	x0, [sp, #24]
  4066a0:	ldr	w0, [x0, #136]
  4066a4:	ldr	w1, [sp, #40]
  4066a8:	cmp	w1, w0
  4066ac:	b.ge	4066e0 <setlocale@plt+0x3e10>  // b.tcont
  4066b0:	ldr	x0, [sp, #48]
  4066b4:	sub	x0, x0, #0x48
  4066b8:	str	x0, [sp, #48]
  4066bc:	ldr	x0, [sp, #48]
  4066c0:	ldr	w1, [x0, #24]
  4066c4:	ldr	x2, [sp, #24]
  4066c8:	ldr	w3, [x2, #136]
  4066cc:	ldr	w2, [sp, #40]
  4066d0:	sub	w2, w3, w2
  4066d4:	add	w1, w1, w2
  4066d8:	str	w1, [x0, #24]
  4066dc:	b	4066ec <setlocale@plt+0x3e1c>
  4066e0:	ldr	x0, [sp, #24]
  4066e4:	mov	w1, #0x1                   	// #1
  4066e8:	str	w1, [x0, #104]
  4066ec:	ldr	w0, [sp, #60]
  4066f0:	ldp	x29, x30, [sp], #64
  4066f4:	ret
  4066f8:	stp	x29, x30, [sp, #-96]!
  4066fc:	mov	x29, sp
  406700:	str	x0, [sp, #40]
  406704:	str	w1, [sp, #36]
  406708:	str	x2, [sp, #24]
  40670c:	ldr	w0, [sp, #36]
  406710:	asr	w0, w0, #24
  406714:	str	w0, [sp, #68]
  406718:	mov	w0, #0x7                   	// #7
  40671c:	str	w0, [sp, #92]
  406720:	ldr	w0, [sp, #68]
  406724:	cmp	w0, #0x0
  406728:	b.ne	4067bc <setlocale@plt+0x3eec>  // b.any
  40672c:	ldr	x0, [sp, #40]
  406730:	ldr	x0, [x0, #8]
  406734:	ldr	w1, [sp, #36]
  406738:	bl	4026c0 <strchr@plt>
  40673c:	str	x0, [sp, #56]
  406740:	ldr	x0, [sp, #56]
  406744:	cmp	x0, #0x0
  406748:	b.eq	40680c <setlocale@plt+0x3f3c>  // b.none
  40674c:	ldr	x0, [sp, #40]
  406750:	ldr	x0, [x0, #80]
  406754:	str	x0, [sp, #80]
  406758:	b	4067a4 <setlocale@plt+0x3ed4>
  40675c:	ldr	x0, [sp, #80]
  406760:	ldr	x0, [x0, #16]
  406764:	ldr	x1, [sp, #56]
  406768:	cmp	x1, x0
  40676c:	b.cs	406798 <setlocale@plt+0x3ec8>  // b.hs, b.nlast
  406770:	ldr	x0, [sp, #40]
  406774:	add	x1, x0, #0x70
  406778:	ldr	x0, [sp, #40]
  40677c:	ldr	x0, [x0, #40]
  406780:	mov	x3, x0
  406784:	ldr	w2, [sp, #36]
  406788:	ldr	x0, [sp, #80]
  40678c:	bl	4056e4 <setlocale@plt+0x2e14>
  406790:	str	w0, [sp, #92]
  406794:	b	40680c <setlocale@plt+0x3f3c>
  406798:	ldr	x0, [sp, #80]
  40679c:	add	x0, x0, #0x48
  4067a0:	str	x0, [sp, #80]
  4067a4:	ldr	x0, [sp, #40]
  4067a8:	ldr	x0, [x0, #88]
  4067ac:	ldr	x1, [sp, #80]
  4067b0:	cmp	x1, x0
  4067b4:	b.cc	40675c <setlocale@plt+0x3e8c>  // b.lo, b.ul, b.last
  4067b8:	b	40680c <setlocale@plt+0x3f3c>
  4067bc:	ldr	x0, [sp, #40]
  4067c0:	ldr	x2, [x0, #80]
  4067c4:	ldrsw	x1, [sp, #68]
  4067c8:	mov	x0, x1
  4067cc:	lsl	x0, x0, #3
  4067d0:	add	x0, x0, x1
  4067d4:	lsl	x0, x0, #3
  4067d8:	sub	x0, x0, #0x48
  4067dc:	add	x4, x2, x0
  4067e0:	ldr	x0, [sp, #40]
  4067e4:	add	x1, x0, #0x70
  4067e8:	ldr	w0, [sp, #36]
  4067ec:	lsl	w0, w0, #8
  4067f0:	asr	w2, w0, #8
  4067f4:	ldr	x0, [sp, #40]
  4067f8:	ldr	x0, [x0, #40]
  4067fc:	mov	x3, x0
  406800:	mov	x0, x4
  406804:	bl	4056e4 <setlocale@plt+0x2e14>
  406808:	str	w0, [sp, #92]
  40680c:	ldr	w0, [sp, #92]
  406810:	cmp	w0, #0x7
  406814:	b.ne	4068d4 <setlocale@plt+0x4004>  // b.any
  406818:	ldr	w0, [sp, #68]
  40681c:	cmp	w0, #0x0
  406820:	b.ne	40684c <setlocale@plt+0x3f7c>  // b.any
  406824:	ldr	x0, [sp, #40]
  406828:	add	x4, x0, #0x70
  40682c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  406830:	add	x3, x0, #0x9a0
  406834:	ldr	w2, [sp, #36]
  406838:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40683c:	add	x1, x0, #0x978
  406840:	mov	x0, x4
  406844:	bl	40b1b8 <argp_error@@Base>
  406848:	b	4068d4 <setlocale@plt+0x4004>
  40684c:	ldr	x0, [sp, #40]
  406850:	ldr	x0, [x0, #16]
  406854:	str	x0, [sp, #72]
  406858:	b	406868 <setlocale@plt+0x3f98>
  40685c:	ldr	x0, [sp, #72]
  406860:	add	x0, x0, #0x20
  406864:	str	x0, [sp, #72]
  406868:	ldr	x0, [sp, #72]
  40686c:	ldr	w0, [x0, #24]
  406870:	ldr	w1, [sp, #36]
  406874:	cmp	w1, w0
  406878:	b.eq	40688c <setlocale@plt+0x3fbc>  // b.none
  40687c:	ldr	x0, [sp, #72]
  406880:	ldr	x0, [x0]
  406884:	cmp	x0, #0x0
  406888:	b.ne	40685c <setlocale@plt+0x3f8c>  // b.any
  40688c:	ldr	x0, [sp, #40]
  406890:	add	x4, x0, #0x70
  406894:	ldr	x0, [sp, #72]
  406898:	ldr	x0, [x0]
  40689c:	cmp	x0, #0x0
  4068a0:	b.eq	4068b0 <setlocale@plt+0x3fe0>  // b.none
  4068a4:	ldr	x0, [sp, #72]
  4068a8:	ldr	x0, [x0]
  4068ac:	b	4068b8 <setlocale@plt+0x3fe8>
  4068b0:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4068b4:	add	x0, x0, #0x980
  4068b8:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  4068bc:	add	x3, x1, #0x9a0
  4068c0:	mov	x2, x0
  4068c4:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4068c8:	add	x1, x0, #0x988
  4068cc:	mov	x0, x4
  4068d0:	bl	40b1b8 <argp_error@@Base>
  4068d4:	ldr	w0, [sp, #92]
  4068d8:	ldp	x29, x30, [sp], #96
  4068dc:	ret
  4068e0:	stp	x29, x30, [sp, #-48]!
  4068e4:	mov	x29, sp
  4068e8:	str	x0, [sp, #24]
  4068ec:	str	x1, [sp, #16]
  4068f0:	str	wzr, [sp, #40]
  4068f4:	ldr	x0, [sp, #24]
  4068f8:	ldr	w0, [x0, #148]
  4068fc:	cmp	w0, #0x0
  406900:	b.eq	406924 <setlocale@plt+0x4054>  // b.none
  406904:	ldr	x0, [sp, #24]
  406908:	ldr	w1, [x0, #136]
  40690c:	ldr	x0, [sp, #24]
  406910:	ldr	w0, [x0, #148]
  406914:	cmp	w1, w0
  406918:	b.ge	406924 <setlocale@plt+0x4054>  // b.tcont
  40691c:	ldr	x0, [sp, #24]
  406920:	str	wzr, [x0, #148]
  406924:	ldr	x0, [sp, #24]
  406928:	ldr	w0, [x0, #104]
  40692c:	cmp	w0, #0x0
  406930:	b.eq	406aa0 <setlocale@plt+0x41d0>  // b.none
  406934:	ldr	x0, [sp, #24]
  406938:	ldr	w0, [x0, #148]
  40693c:	cmp	w0, #0x0
  406940:	b.ne	406aa0 <setlocale@plt+0x41d0>  // b.any
  406944:	ldr	x0, [sp, #24]
  406948:	ldr	w1, [x0, #136]
  40694c:	ldr	x0, [sp, #24]
  406950:	str	w1, [x0, #24]
  406954:	ldr	x0, [sp, #24]
  406958:	mov	w1, #0xffffffff            	// #-1
  40695c:	str	w1, [x0, #32]
  406960:	ldr	x0, [sp, #24]
  406964:	ldr	w0, [x0, #140]
  406968:	and	w0, w0, #0x40
  40696c:	cmp	w0, #0x0
  406970:	b.eq	4069b4 <setlocale@plt+0x40e4>  // b.none
  406974:	ldr	x0, [sp, #24]
  406978:	ldr	w6, [x0, #120]
  40697c:	ldr	x0, [sp, #24]
  406980:	ldr	x1, [x0, #128]
  406984:	ldr	x0, [sp, #24]
  406988:	ldr	x2, [x0, #8]
  40698c:	ldr	x0, [sp, #24]
  406990:	ldr	x3, [x0, #16]
  406994:	ldr	x0, [sp, #24]
  406998:	add	x0, x0, #0x18
  40699c:	mov	x5, x0
  4069a0:	mov	x4, #0x0                   	// #0
  4069a4:	mov	w0, w6
  4069a8:	bl	407a94 <argp_usage@@Base+0xc58>
  4069ac:	str	w0, [sp, #44]
  4069b0:	b	4069f0 <setlocale@plt+0x4120>
  4069b4:	ldr	x0, [sp, #24]
  4069b8:	ldr	w6, [x0, #120]
  4069bc:	ldr	x0, [sp, #24]
  4069c0:	ldr	x1, [x0, #128]
  4069c4:	ldr	x0, [sp, #24]
  4069c8:	ldr	x2, [x0, #8]
  4069cc:	ldr	x0, [sp, #24]
  4069d0:	ldr	x3, [x0, #16]
  4069d4:	ldr	x0, [sp, #24]
  4069d8:	add	x0, x0, #0x18
  4069dc:	mov	x5, x0
  4069e0:	mov	x4, #0x0                   	// #0
  4069e4:	mov	w0, w6
  4069e8:	bl	407a04 <argp_usage@@Base+0xbc8>
  4069ec:	str	w0, [sp, #44]
  4069f0:	ldr	x0, [sp, #24]
  4069f4:	ldr	w1, [x0, #24]
  4069f8:	ldr	x0, [sp, #24]
  4069fc:	str	w1, [x0, #136]
  406a00:	ldr	w0, [sp, #44]
  406a04:	cmn	w0, #0x1
  406a08:	b.ne	406a74 <setlocale@plt+0x41a4>  // b.any
  406a0c:	ldr	x0, [sp, #24]
  406a10:	str	wzr, [x0, #104]
  406a14:	ldr	x0, [sp, #24]
  406a18:	ldr	w0, [x0, #136]
  406a1c:	cmp	w0, #0x1
  406a20:	b.le	406aac <setlocale@plt+0x41dc>
  406a24:	ldr	x0, [sp, #24]
  406a28:	ldr	x1, [x0, #128]
  406a2c:	ldr	x0, [sp, #24]
  406a30:	ldr	w0, [x0, #136]
  406a34:	sxtw	x0, w0
  406a38:	lsl	x0, x0, #3
  406a3c:	sub	x0, x0, #0x8
  406a40:	add	x0, x1, x0
  406a44:	ldr	x2, [x0]
  406a48:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  406a4c:	add	x1, x0, #0x998
  406a50:	mov	x0, x2
  406a54:	bl	402640 <strcmp@plt>
  406a58:	cmp	w0, #0x0
  406a5c:	b.ne	406aac <setlocale@plt+0x41dc>  // b.any
  406a60:	ldr	x0, [sp, #24]
  406a64:	ldr	w1, [x0, #136]
  406a68:	ldr	x0, [sp, #24]
  406a6c:	str	w1, [x0, #148]
  406a70:	b	406aac <setlocale@plt+0x41dc>
  406a74:	ldr	w0, [sp, #44]
  406a78:	cmp	w0, #0x3f
  406a7c:	b.ne	406aac <setlocale@plt+0x41dc>  // b.any
  406a80:	ldr	x0, [sp, #24]
  406a84:	ldr	w0, [x0, #32]
  406a88:	cmn	w0, #0x1
  406a8c:	b.eq	406aac <setlocale@plt+0x41dc>  // b.none
  406a90:	ldr	x0, [sp, #16]
  406a94:	str	wzr, [x0]
  406a98:	mov	w0, #0x7                   	// #7
  406a9c:	b	406bb8 <setlocale@plt+0x42e8>
  406aa0:	mov	w0, #0xffffffff            	// #-1
  406aa4:	str	w0, [sp, #44]
  406aa8:	b	406ab0 <setlocale@plt+0x41e0>
  406aac:	nop
  406ab0:	ldr	w0, [sp, #44]
  406ab4:	cmn	w0, #0x1
  406ab8:	b.ne	406b38 <setlocale@plt+0x4268>  // b.any
  406abc:	ldr	x0, [sp, #24]
  406ac0:	ldr	w1, [x0, #136]
  406ac4:	ldr	x0, [sp, #24]
  406ac8:	ldr	w0, [x0, #120]
  406acc:	cmp	w1, w0
  406ad0:	b.ge	406ae8 <setlocale@plt+0x4218>  // b.tcont
  406ad4:	ldr	x0, [sp, #24]
  406ad8:	ldr	w0, [x0, #140]
  406adc:	and	w0, w0, #0x4
  406ae0:	cmp	w0, #0x0
  406ae4:	b.eq	406afc <setlocale@plt+0x422c>  // b.none
  406ae8:	ldr	x0, [sp, #16]
  406aec:	mov	w1, #0x1                   	// #1
  406af0:	str	w1, [x0]
  406af4:	mov	w0, #0x7                   	// #7
  406af8:	b	406bb8 <setlocale@plt+0x42e8>
  406afc:	mov	w0, #0x1                   	// #1
  406b00:	str	w0, [sp, #44]
  406b04:	ldr	x0, [sp, #24]
  406b08:	ldr	x1, [x0, #128]
  406b0c:	ldr	x0, [sp, #24]
  406b10:	ldr	w0, [x0, #136]
  406b14:	add	w3, w0, #0x1
  406b18:	ldr	x2, [sp, #24]
  406b1c:	str	w3, [x2, #136]
  406b20:	sxtw	x0, w0
  406b24:	lsl	x0, x0, #3
  406b28:	add	x0, x1, x0
  406b2c:	ldr	x1, [x0]
  406b30:	ldr	x0, [sp, #24]
  406b34:	str	x1, [x0, #40]
  406b38:	ldr	w0, [sp, #44]
  406b3c:	cmp	w0, #0x1
  406b40:	b.ne	406b60 <setlocale@plt+0x4290>  // b.any
  406b44:	ldr	x0, [sp, #24]
  406b48:	ldr	x0, [x0, #40]
  406b4c:	mov	x1, x0
  406b50:	ldr	x0, [sp, #24]
  406b54:	bl	406570 <setlocale@plt+0x3ca0>
  406b58:	str	w0, [sp, #40]
  406b5c:	b	406b7c <setlocale@plt+0x42ac>
  406b60:	ldr	x0, [sp, #24]
  406b64:	ldr	x0, [x0, #40]
  406b68:	mov	x2, x0
  406b6c:	ldr	w1, [sp, #44]
  406b70:	ldr	x0, [sp, #24]
  406b74:	bl	4066f8 <setlocale@plt+0x3e28>
  406b78:	str	w0, [sp, #40]
  406b7c:	ldr	w0, [sp, #40]
  406b80:	cmp	w0, #0x7
  406b84:	b.ne	406bb4 <setlocale@plt+0x42e4>  // b.any
  406b88:	ldr	w0, [sp, #44]
  406b8c:	cmn	w0, #0x1
  406b90:	b.eq	406ba0 <setlocale@plt+0x42d0>  // b.none
  406b94:	ldr	w0, [sp, #44]
  406b98:	cmp	w0, #0x1
  406b9c:	b.ne	406ba8 <setlocale@plt+0x42d8>  // b.any
  406ba0:	mov	w0, #0x1                   	// #1
  406ba4:	b	406bac <setlocale@plt+0x42dc>
  406ba8:	mov	w0, #0x0                   	// #0
  406bac:	ldr	x1, [sp, #16]
  406bb0:	str	w0, [x1]
  406bb4:	ldr	w0, [sp, #40]
  406bb8:	ldp	x29, x30, [sp], #48
  406bbc:	ret

0000000000406bc0 <argp_parse@@Base>:
  406bc0:	stp	x29, x30, [sp, #-320]!
  406bc4:	mov	x29, sp
  406bc8:	str	x0, [x29, #56]
  406bcc:	str	w1, [x29, #52]
  406bd0:	str	x2, [x29, #40]
  406bd4:	str	w3, [x29, #48]
  406bd8:	str	x4, [x29, #32]
  406bdc:	str	x5, [x29, #24]
  406be0:	str	wzr, [x29, #76]
  406be4:	ldr	w0, [x29, #48]
  406be8:	and	w0, w0, #0x1
  406bec:	cmp	w0, #0x0
  406bf0:	b.ne	406c4c <argp_parse@@Base+0x8c>  // b.any
  406bf4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406bf8:	add	x0, x0, #0x410
  406bfc:	ldr	x0, [x0]
  406c00:	cmp	x0, #0x0
  406c04:	b.ne	406c1c <argp_parse@@Base+0x5c>  // b.any
  406c08:	ldr	x0, [x29, #40]
  406c0c:	ldr	x1, [x0]
  406c10:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406c14:	add	x0, x0, #0x410
  406c18:	str	x1, [x0]
  406c1c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406c20:	add	x0, x0, #0x448
  406c24:	ldr	x0, [x0]
  406c28:	cmp	x0, #0x0
  406c2c:	b.ne	406c4c <argp_parse@@Base+0x8c>  // b.any
  406c30:	ldr	x0, [x29, #40]
  406c34:	ldr	x0, [x0]
  406c38:	bl	406fec <argp_usage@@Base+0x1b0>
  406c3c:	mov	x1, x0
  406c40:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406c44:	add	x0, x0, #0x448
  406c48:	str	x1, [x0]
  406c4c:	ldr	w0, [x29, #48]
  406c50:	and	w0, w0, #0x10
  406c54:	cmp	w0, #0x0
  406c58:	b.ne	406d40 <argp_parse@@Base+0x180>  // b.any
  406c5c:	sub	sp, sp, #0x80
  406c60:	mov	x0, sp
  406c64:	add	x0, x0, #0xf
  406c68:	lsr	x0, x0, #4
  406c6c:	lsl	x0, x0, #4
  406c70:	str	x0, [x29, #304]
  406c74:	sub	sp, sp, #0x40
  406c78:	mov	x0, sp
  406c7c:	add	x0, x0, #0xf
  406c80:	lsr	x0, x0, #4
  406c84:	lsl	x0, x0, #4
  406c88:	str	x0, [x29, #296]
  406c8c:	mov	x2, #0x38                  	// #56
  406c90:	mov	w1, #0x0                   	// #0
  406c94:	ldr	x0, [x29, #296]
  406c98:	bl	402510 <memset@plt>
  406c9c:	ldr	x0, [x29, #296]
  406ca0:	ldr	x1, [x29, #304]
  406ca4:	str	x1, [x0, #32]
  406ca8:	mov	x2, #0x80                  	// #128
  406cac:	mov	w1, #0x0                   	// #0
  406cb0:	ldr	x0, [x29, #304]
  406cb4:	bl	402510 <memset@plt>
  406cb8:	ldr	x0, [x29, #56]
  406cbc:	cmp	x0, #0x0
  406cc0:	b.eq	406cd8 <argp_parse@@Base+0x118>  // b.none
  406cc4:	ldr	x0, [x29, #304]
  406cc8:	add	x1, x0, #0x20
  406ccc:	str	x1, [x29, #304]
  406cd0:	ldr	x1, [x29, #56]
  406cd4:	str	x1, [x0]
  406cd8:	ldr	x0, [x29, #304]
  406cdc:	add	x1, x0, #0x20
  406ce0:	str	x1, [x29, #304]
  406ce4:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  406ce8:	add	x1, x1, #0x838
  406cec:	str	x1, [x0]
  406cf0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406cf4:	add	x0, x0, #0x708
  406cf8:	ldr	x0, [x0]
  406cfc:	cmp	x0, #0x0
  406d00:	b.ne	406d18 <argp_parse@@Base+0x158>  // b.any
  406d04:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406d08:	add	x0, x0, #0x468
  406d0c:	ldr	x0, [x0]
  406d10:	cmp	x0, #0x0
  406d14:	b.eq	406d30 <argp_parse@@Base+0x170>  // b.none
  406d18:	ldr	x0, [x29, #304]
  406d1c:	add	x1, x0, #0x20
  406d20:	str	x1, [x29, #304]
  406d24:	adrp	x1, 40e000 <argp_failure@@Base+0x2cdc>
  406d28:	add	x1, x1, #0x928
  406d2c:	str	x1, [x0]
  406d30:	ldr	x0, [x29, #304]
  406d34:	str	xzr, [x0]
  406d38:	ldr	x0, [x29, #296]
  406d3c:	str	x0, [x29, #56]
  406d40:	ldr	w1, [x29, #48]
  406d44:	add	x0, x29, #0x50
  406d48:	ldr	x5, [x29, #24]
  406d4c:	mov	w4, w1
  406d50:	ldr	x3, [x29, #40]
  406d54:	ldr	w2, [x29, #52]
  406d58:	ldr	x1, [x29, #56]
  406d5c:	bl	405d80 <setlocale@plt+0x34b0>
  406d60:	str	w0, [x29, #316]
  406d64:	ldr	w0, [x29, #316]
  406d68:	cmp	w0, #0x0
  406d6c:	b.ne	406dac <argp_parse@@Base+0x1ec>  // b.any
  406d70:	b	406d84 <argp_parse@@Base+0x1c4>
  406d74:	add	x1, x29, #0x4c
  406d78:	add	x0, x29, #0x50
  406d7c:	bl	4068e0 <setlocale@plt+0x4010>
  406d80:	str	w0, [x29, #316]
  406d84:	ldr	w0, [x29, #316]
  406d88:	cmp	w0, #0x0
  406d8c:	b.eq	406d74 <argp_parse@@Base+0x1b4>  // b.none
  406d90:	ldr	w1, [x29, #76]
  406d94:	add	x0, x29, #0x50
  406d98:	ldr	x3, [x29, #32]
  406d9c:	mov	w2, w1
  406da0:	ldr	w1, [x29, #316]
  406da4:	bl	406200 <setlocale@plt+0x3930>
  406da8:	str	w0, [x29, #316]
  406dac:	ldr	w0, [x29, #316]
  406db0:	mov	sp, x29
  406db4:	ldp	x29, x30, [sp], #320
  406db8:	ret
  406dbc:	sub	sp, sp, #0x20
  406dc0:	str	x0, [sp, #8]
  406dc4:	str	x1, [sp]
  406dc8:	ldr	x0, [sp]
  406dcc:	cmp	x0, #0x0
  406dd0:	b.eq	406e30 <argp_parse@@Base+0x270>  // b.none
  406dd4:	ldr	x0, [sp]
  406dd8:	ldr	x0, [x0, #88]
  406ddc:	str	x0, [sp, #16]
  406de0:	ldr	x0, [sp, #16]
  406de4:	ldr	x0, [x0, #80]
  406de8:	str	x0, [sp, #24]
  406dec:	b	406e1c <argp_parse@@Base+0x25c>
  406df0:	ldr	x0, [sp, #24]
  406df4:	ldr	x0, [x0, #8]
  406df8:	ldr	x1, [sp, #8]
  406dfc:	cmp	x1, x0
  406e00:	b.ne	406e10 <argp_parse@@Base+0x250>  // b.any
  406e04:	ldr	x0, [sp, #24]
  406e08:	ldr	x0, [x0, #48]
  406e0c:	b	406e34 <argp_parse@@Base+0x274>
  406e10:	ldr	x0, [sp, #24]
  406e14:	add	x0, x0, #0x48
  406e18:	str	x0, [sp, #24]
  406e1c:	ldr	x0, [sp, #16]
  406e20:	ldr	x0, [x0, #88]
  406e24:	ldr	x1, [sp, #24]
  406e28:	cmp	x1, x0
  406e2c:	b.cc	406df0 <argp_parse@@Base+0x230>  // b.lo, b.ul, b.last
  406e30:	mov	x0, #0x0                   	// #0
  406e34:	add	sp, sp, #0x20
  406e38:	ret

0000000000406e3c <argp_usage@@Base>:
  406e3c:	stp	x29, x30, [sp, #-32]!
  406e40:	mov	x29, sp
  406e44:	str	x0, [sp, #24]
  406e48:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406e4c:	add	x0, x0, #0x418
  406e50:	ldr	x0, [x0]
  406e54:	mov	w2, #0x106                 	// #262
  406e58:	mov	x1, x0
  406e5c:	ldr	x0, [sp, #24]
  406e60:	bl	40b090 <argp_state_help@@Base>
  406e64:	nop
  406e68:	ldp	x29, x30, [sp], #32
  406e6c:	ret
  406e70:	stp	x29, x30, [sp, #-48]!
  406e74:	mov	x29, sp
  406e78:	str	x0, [sp, #24]
  406e7c:	ldr	x0, [sp, #24]
  406e80:	ldr	w0, [x0, #24]
  406e84:	and	w0, w0, #0x8
  406e88:	cmp	w0, #0x0
  406e8c:	b.eq	406e98 <argp_usage@@Base+0x5c>  // b.none
  406e90:	mov	w0, #0x0                   	// #0
  406e94:	b	406eec <argp_usage@@Base+0xb0>
  406e98:	ldr	x0, [sp, #24]
  406e9c:	ldr	w0, [x0, #8]
  406ea0:	str	w0, [sp, #44]
  406ea4:	ldr	w0, [sp, #44]
  406ea8:	cmp	w0, #0x0
  406eac:	b.le	406ee8 <argp_usage@@Base+0xac>
  406eb0:	ldr	w0, [sp, #44]
  406eb4:	cmp	w0, #0xff
  406eb8:	b.gt	406ee8 <argp_usage@@Base+0xac>
  406ebc:	bl	402670 <__ctype_b_loc@plt>
  406ec0:	ldr	x1, [x0]
  406ec4:	ldrsw	x0, [sp, #44]
  406ec8:	lsl	x0, x0, #1
  406ecc:	add	x0, x1, x0
  406ed0:	ldrh	w0, [x0]
  406ed4:	and	w0, w0, #0x4000
  406ed8:	cmp	w0, #0x0
  406edc:	b.eq	406ee8 <argp_usage@@Base+0xac>  // b.none
  406ee0:	mov	w0, #0x1                   	// #1
  406ee4:	b	406eec <argp_usage@@Base+0xb0>
  406ee8:	mov	w0, #0x0                   	// #0
  406eec:	ldp	x29, x30, [sp], #48
  406ef0:	ret
  406ef4:	sub	sp, sp, #0x10
  406ef8:	str	x0, [sp, #8]
  406efc:	ldr	x0, [sp, #8]
  406f00:	ldr	w0, [x0, #8]
  406f04:	cmp	w0, #0x0
  406f08:	b.ne	406f44 <argp_usage@@Base+0x108>  // b.any
  406f0c:	ldr	x0, [sp, #8]
  406f10:	ldr	x0, [x0]
  406f14:	cmp	x0, #0x0
  406f18:	b.ne	406f44 <argp_usage@@Base+0x108>  // b.any
  406f1c:	ldr	x0, [sp, #8]
  406f20:	ldr	x0, [x0, #32]
  406f24:	cmp	x0, #0x0
  406f28:	b.ne	406f44 <argp_usage@@Base+0x108>  // b.any
  406f2c:	ldr	x0, [sp, #8]
  406f30:	ldr	w0, [x0, #40]
  406f34:	cmp	w0, #0x0
  406f38:	b.ne	406f44 <argp_usage@@Base+0x108>  // b.any
  406f3c:	mov	w0, #0x1                   	// #1
  406f40:	b	406f48 <argp_usage@@Base+0x10c>
  406f44:	mov	w0, #0x0                   	// #0
  406f48:	add	sp, sp, #0x10
  406f4c:	ret
  406f50:	stp	x29, x30, [sp, #-32]!
  406f54:	mov	x29, sp
  406f58:	str	x0, [sp, #24]
  406f5c:	str	x1, [sp, #16]
  406f60:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406f64:	add	x0, x0, #0x470
  406f68:	ldr	x1, [x0]
  406f6c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406f70:	add	x0, x0, #0x478
  406f74:	ldr	x0, [x0]
  406f78:	mov	x4, x0
  406f7c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  406f80:	add	x3, x0, #0x9d8
  406f84:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  406f88:	add	x2, x0, #0x9e0
  406f8c:	ldr	x0, [sp, #24]
  406f90:	bl	407748 <argp_usage@@Base+0x90c>
  406f94:	nop
  406f98:	ldp	x29, x30, [sp], #32
  406f9c:	ret
  406fa0:	sub	sp, sp, #0x10
  406fa4:	str	x0, [sp, #8]
  406fa8:	str	x1, [sp]
  406fac:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406fb0:	add	x0, x0, #0x468
  406fb4:	adrp	x1, 406000 <setlocale@plt+0x3730>
  406fb8:	add	x1, x1, #0xf50
  406fbc:	str	x1, [x0]
  406fc0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406fc4:	add	x0, x0, #0x470
  406fc8:	ldr	x1, [sp, #8]
  406fcc:	str	x1, [x0]
  406fd0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  406fd4:	add	x0, x0, #0x478
  406fd8:	ldr	x1, [sp]
  406fdc:	str	x1, [x0]
  406fe0:	nop
  406fe4:	add	sp, sp, #0x10
  406fe8:	ret
  406fec:	sub	sp, sp, #0x30
  406ff0:	str	x0, [sp, #8]
  406ff4:	ldr	x0, [sp, #8]
  406ff8:	str	x0, [sp, #40]
  406ffc:	strb	wzr, [sp, #31]
  407000:	b	407010 <argp_usage@@Base+0x1d4>
  407004:	ldr	x0, [sp, #40]
  407008:	add	x0, x0, #0x1
  40700c:	str	x0, [sp, #40]
  407010:	ldr	x0, [sp, #40]
  407014:	ldrb	w0, [x0]
  407018:	cmp	w0, #0x2f
  40701c:	b.eq	407004 <argp_usage@@Base+0x1c8>  // b.none
  407020:	ldr	x0, [sp, #40]
  407024:	str	x0, [sp, #32]
  407028:	b	40706c <argp_usage@@Base+0x230>
  40702c:	ldr	x0, [sp, #32]
  407030:	ldrb	w0, [x0]
  407034:	cmp	w0, #0x2f
  407038:	b.ne	407048 <argp_usage@@Base+0x20c>  // b.any
  40703c:	mov	w0, #0x1                   	// #1
  407040:	strb	w0, [sp, #31]
  407044:	b	407060 <argp_usage@@Base+0x224>
  407048:	ldrb	w0, [sp, #31]
  40704c:	cmp	w0, #0x0
  407050:	b.eq	407060 <argp_usage@@Base+0x224>  // b.none
  407054:	ldr	x0, [sp, #32]
  407058:	str	x0, [sp, #40]
  40705c:	strb	wzr, [sp, #31]
  407060:	ldr	x0, [sp, #32]
  407064:	add	x0, x0, #0x1
  407068:	str	x0, [sp, #32]
  40706c:	ldr	x0, [sp, #32]
  407070:	ldrb	w0, [x0]
  407074:	cmp	w0, #0x0
  407078:	b.ne	40702c <argp_usage@@Base+0x1f0>  // b.any
  40707c:	ldr	x0, [sp, #40]
  407080:	add	sp, sp, #0x30
  407084:	ret
  407088:	stp	x29, x30, [sp, #-48]!
  40708c:	mov	x29, sp
  407090:	str	x0, [sp, #24]
  407094:	str	xzr, [sp, #32]
  407098:	ldr	x0, [sp, #24]
  40709c:	bl	402300 <strlen@plt>
  4070a0:	str	x0, [sp, #40]
  4070a4:	b	4070b4 <argp_usage@@Base+0x278>
  4070a8:	ldr	x0, [sp, #40]
  4070ac:	sub	x0, x0, #0x1
  4070b0:	str	x0, [sp, #40]
  4070b4:	ldr	x0, [sp, #40]
  4070b8:	cmp	x0, #0x1
  4070bc:	b.ls	4070dc <argp_usage@@Base+0x2a0>  // b.plast
  4070c0:	ldr	x0, [sp, #40]
  4070c4:	sub	x0, x0, #0x1
  4070c8:	ldr	x1, [sp, #24]
  4070cc:	add	x0, x1, x0
  4070d0:	ldrb	w0, [x0]
  4070d4:	cmp	w0, #0x2f
  4070d8:	b.eq	4070a8 <argp_usage@@Base+0x26c>  // b.none
  4070dc:	ldr	x0, [sp, #40]
  4070e0:	ldp	x29, x30, [sp], #48
  4070e4:	ret
  4070e8:	stp	x29, x30, [sp, #-48]!
  4070ec:	mov	x29, sp
  4070f0:	str	x0, [sp, #24]
  4070f4:	ldr	x0, [sp, #24]
  4070f8:	cmp	x0, #0x0
  4070fc:	b.ne	407128 <argp_usage@@Base+0x2ec>  // b.any
  407100:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  407104:	add	x0, x0, #0x418
  407108:	ldr	x0, [x0]
  40710c:	mov	x3, x0
  407110:	mov	x2, #0x37                  	// #55
  407114:	mov	x1, #0x1                   	// #1
  407118:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40711c:	add	x0, x0, #0x9f0
  407120:	bl	4026e0 <fwrite@plt>
  407124:	bl	402620 <abort@plt>
  407128:	mov	w1, #0x2f                  	// #47
  40712c:	ldr	x0, [sp, #24]
  407130:	bl	4025e0 <strrchr@plt>
  407134:	str	x0, [sp, #40]
  407138:	ldr	x0, [sp, #40]
  40713c:	cmp	x0, #0x0
  407140:	b.eq	407150 <argp_usage@@Base+0x314>  // b.none
  407144:	ldr	x0, [sp, #40]
  407148:	add	x0, x0, #0x1
  40714c:	b	407154 <argp_usage@@Base+0x318>
  407150:	ldr	x0, [sp, #24]
  407154:	str	x0, [sp, #32]
  407158:	ldr	x1, [sp, #32]
  40715c:	ldr	x0, [sp, #24]
  407160:	sub	x0, x1, x0
  407164:	cmp	x0, #0x6
  407168:	b.le	4071d0 <argp_usage@@Base+0x394>
  40716c:	ldr	x0, [sp, #32]
  407170:	sub	x3, x0, #0x7
  407174:	mov	x2, #0x7                   	// #7
  407178:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40717c:	add	x1, x0, #0xa28
  407180:	mov	x0, x3
  407184:	bl	4024e0 <strncmp@plt>
  407188:	cmp	w0, #0x0
  40718c:	b.ne	4071d0 <argp_usage@@Base+0x394>  // b.any
  407190:	ldr	x0, [sp, #32]
  407194:	str	x0, [sp, #24]
  407198:	mov	x2, #0x3                   	// #3
  40719c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4071a0:	add	x1, x0, #0xa30
  4071a4:	ldr	x0, [sp, #32]
  4071a8:	bl	4024e0 <strncmp@plt>
  4071ac:	cmp	w0, #0x0
  4071b0:	b.ne	4071d0 <argp_usage@@Base+0x394>  // b.any
  4071b4:	ldr	x0, [sp, #32]
  4071b8:	add	x0, x0, #0x3
  4071bc:	str	x0, [sp, #24]
  4071c0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4071c4:	add	x0, x0, #0x448
  4071c8:	ldr	x1, [sp, #24]
  4071cc:	str	x1, [x0]
  4071d0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4071d4:	add	x0, x0, #0x480
  4071d8:	ldr	x1, [sp, #24]
  4071dc:	str	x1, [x0]
  4071e0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4071e4:	add	x0, x0, #0x410
  4071e8:	ldr	x1, [sp, #24]
  4071ec:	str	x1, [x0]
  4071f0:	nop
  4071f4:	ldp	x29, x30, [sp], #48
  4071f8:	ret
  4071fc:	sub	sp, sp, #0x60
  407200:	stp	x29, x30, [sp, #32]
  407204:	add	x29, sp, #0x20
  407208:	str	x0, [sp, #88]
  40720c:	str	x1, [sp, #80]
  407210:	str	x2, [sp, #72]
  407214:	str	x3, [sp, #64]
  407218:	str	x4, [sp, #56]
  40721c:	str	x5, [sp, #48]
  407220:	ldr	x0, [sp, #80]
  407224:	cmp	x0, #0x0
  407228:	b.eq	40724c <argp_usage@@Base+0x410>  // b.none
  40722c:	ldr	x4, [sp, #64]
  407230:	ldr	x3, [sp, #72]
  407234:	ldr	x2, [sp, #80]
  407238:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40723c:	add	x1, x0, #0xa38
  407240:	ldr	x0, [sp, #88]
  407244:	bl	4028b0 <fprintf@plt>
  407248:	b	407264 <argp_usage@@Base+0x428>
  40724c:	ldr	x3, [sp, #64]
  407250:	ldr	x2, [sp, #72]
  407254:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407258:	add	x1, x0, #0xa48
  40725c:	ldr	x0, [sp, #88]
  407260:	bl	4028b0 <fprintf@plt>
  407264:	mov	w3, #0x7df                 	// #2015
  407268:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40726c:	add	x2, x0, #0xa50
  407270:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407274:	add	x1, x0, #0xd78
  407278:	ldr	x0, [sp, #88]
  40727c:	bl	4028b0 <fprintf@plt>
  407280:	ldr	x3, [sp, #88]
  407284:	mov	x2, #0xca                  	// #202
  407288:	mov	x1, #0x1                   	// #1
  40728c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407290:	add	x0, x0, #0xa58
  407294:	bl	4026e0 <fwrite@plt>
  407298:	ldr	x0, [sp, #48]
  40729c:	cmp	x0, #0x9
  4072a0:	b.eq	407620 <argp_usage@@Base+0x7e4>  // b.none
  4072a4:	ldr	x0, [sp, #48]
  4072a8:	cmp	x0, #0x9
  4072ac:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  4072b0:	ldr	x0, [sp, #48]
  4072b4:	cmp	x0, #0x8
  4072b8:	b.eq	4075a8 <argp_usage@@Base+0x76c>  // b.none
  4072bc:	ldr	x0, [sp, #48]
  4072c0:	cmp	x0, #0x8
  4072c4:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  4072c8:	ldr	x0, [sp, #48]
  4072cc:	cmp	x0, #0x7
  4072d0:	b.eq	407528 <argp_usage@@Base+0x6ec>  // b.none
  4072d4:	ldr	x0, [sp, #48]
  4072d8:	cmp	x0, #0x7
  4072dc:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  4072e0:	ldr	x0, [sp, #48]
  4072e4:	cmp	x0, #0x6
  4072e8:	b.eq	4074b8 <argp_usage@@Base+0x67c>  // b.none
  4072ec:	ldr	x0, [sp, #48]
  4072f0:	cmp	x0, #0x6
  4072f4:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  4072f8:	ldr	x0, [sp, #48]
  4072fc:	cmp	x0, #0x5
  407300:	b.eq	407458 <argp_usage@@Base+0x61c>  // b.none
  407304:	ldr	x0, [sp, #48]
  407308:	cmp	x0, #0x5
  40730c:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  407310:	ldr	x0, [sp, #48]
  407314:	cmp	x0, #0x4
  407318:	b.eq	407408 <argp_usage@@Base+0x5cc>  // b.none
  40731c:	ldr	x0, [sp, #48]
  407320:	cmp	x0, #0x4
  407324:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  407328:	ldr	x0, [sp, #48]
  40732c:	cmp	x0, #0x3
  407330:	b.eq	4073c8 <argp_usage@@Base+0x58c>  // b.none
  407334:	ldr	x0, [sp, #48]
  407338:	cmp	x0, #0x3
  40733c:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  407340:	ldr	x0, [sp, #48]
  407344:	cmp	x0, #0x2
  407348:	b.eq	407398 <argp_usage@@Base+0x55c>  // b.none
  40734c:	ldr	x0, [sp, #48]
  407350:	cmp	x0, #0x2
  407354:	b.hi	4076ac <argp_usage@@Base+0x870>  // b.pmore
  407358:	ldr	x0, [sp, #48]
  40735c:	cmp	x0, #0x0
  407360:	b.eq	407374 <argp_usage@@Base+0x538>  // b.none
  407364:	ldr	x0, [sp, #48]
  407368:	cmp	x0, #0x1
  40736c:	b.eq	407378 <argp_usage@@Base+0x53c>  // b.none
  407370:	b	4076ac <argp_usage@@Base+0x870>
  407374:	bl	402620 <abort@plt>
  407378:	ldr	x0, [sp, #56]
  40737c:	ldr	x0, [x0]
  407380:	mov	x2, x0
  407384:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407388:	add	x1, x0, #0xb28
  40738c:	ldr	x0, [sp, #88]
  407390:	bl	4028b0 <fprintf@plt>
  407394:	b	407738 <argp_usage@@Base+0x8fc>
  407398:	ldr	x0, [sp, #56]
  40739c:	ldr	x1, [x0]
  4073a0:	ldr	x0, [sp, #56]
  4073a4:	add	x0, x0, #0x8
  4073a8:	ldr	x0, [x0]
  4073ac:	mov	x3, x0
  4073b0:	mov	x2, x1
  4073b4:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4073b8:	add	x1, x0, #0xb38
  4073bc:	ldr	x0, [sp, #88]
  4073c0:	bl	4028b0 <fprintf@plt>
  4073c4:	b	407738 <argp_usage@@Base+0x8fc>
  4073c8:	ldr	x0, [sp, #56]
  4073cc:	ldr	x1, [x0]
  4073d0:	ldr	x0, [sp, #56]
  4073d4:	add	x0, x0, #0x8
  4073d8:	ldr	x2, [x0]
  4073dc:	ldr	x0, [sp, #56]
  4073e0:	add	x0, x0, #0x10
  4073e4:	ldr	x0, [x0]
  4073e8:	mov	x4, x0
  4073ec:	mov	x3, x2
  4073f0:	mov	x2, x1
  4073f4:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4073f8:	add	x1, x0, #0xb50
  4073fc:	ldr	x0, [sp, #88]
  407400:	bl	4028b0 <fprintf@plt>
  407404:	b	407738 <argp_usage@@Base+0x8fc>
  407408:	ldr	x0, [sp, #56]
  40740c:	ldr	x1, [x0]
  407410:	ldr	x0, [sp, #56]
  407414:	add	x0, x0, #0x8
  407418:	ldr	x2, [x0]
  40741c:	ldr	x0, [sp, #56]
  407420:	add	x0, x0, #0x10
  407424:	ldr	x3, [x0]
  407428:	ldr	x0, [sp, #56]
  40742c:	add	x0, x0, #0x18
  407430:	ldr	x0, [x0]
  407434:	mov	x5, x0
  407438:	mov	x4, x3
  40743c:	mov	x3, x2
  407440:	mov	x2, x1
  407444:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407448:	add	x1, x0, #0xb70
  40744c:	ldr	x0, [sp, #88]
  407450:	bl	4028b0 <fprintf@plt>
  407454:	b	407738 <argp_usage@@Base+0x8fc>
  407458:	ldr	x0, [sp, #56]
  40745c:	ldr	x1, [x0]
  407460:	ldr	x0, [sp, #56]
  407464:	add	x0, x0, #0x8
  407468:	ldr	x2, [x0]
  40746c:	ldr	x0, [sp, #56]
  407470:	add	x0, x0, #0x10
  407474:	ldr	x3, [x0]
  407478:	ldr	x0, [sp, #56]
  40747c:	add	x0, x0, #0x18
  407480:	ldr	x4, [x0]
  407484:	ldr	x0, [sp, #56]
  407488:	add	x0, x0, #0x20
  40748c:	ldr	x0, [x0]
  407490:	mov	x6, x0
  407494:	mov	x5, x4
  407498:	mov	x4, x3
  40749c:	mov	x3, x2
  4074a0:	mov	x2, x1
  4074a4:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4074a8:	add	x1, x0, #0xb90
  4074ac:	ldr	x0, [sp, #88]
  4074b0:	bl	4028b0 <fprintf@plt>
  4074b4:	b	407738 <argp_usage@@Base+0x8fc>
  4074b8:	ldr	x0, [sp, #56]
  4074bc:	ldr	x1, [x0]
  4074c0:	ldr	x0, [sp, #56]
  4074c4:	add	x0, x0, #0x8
  4074c8:	ldr	x2, [x0]
  4074cc:	ldr	x0, [sp, #56]
  4074d0:	add	x0, x0, #0x10
  4074d4:	ldr	x3, [x0]
  4074d8:	ldr	x0, [sp, #56]
  4074dc:	add	x0, x0, #0x18
  4074e0:	ldr	x4, [x0]
  4074e4:	ldr	x0, [sp, #56]
  4074e8:	add	x0, x0, #0x20
  4074ec:	ldr	x5, [x0]
  4074f0:	ldr	x0, [sp, #56]
  4074f4:	add	x0, x0, #0x28
  4074f8:	ldr	x0, [x0]
  4074fc:	mov	x7, x0
  407500:	mov	x6, x5
  407504:	mov	x5, x4
  407508:	mov	x4, x3
  40750c:	mov	x3, x2
  407510:	mov	x2, x1
  407514:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407518:	add	x1, x0, #0xbb8
  40751c:	ldr	x0, [sp, #88]
  407520:	bl	4028b0 <fprintf@plt>
  407524:	b	407738 <argp_usage@@Base+0x8fc>
  407528:	ldr	x0, [sp, #56]
  40752c:	ldr	x1, [x0]
  407530:	ldr	x0, [sp, #56]
  407534:	add	x0, x0, #0x8
  407538:	ldr	x2, [x0]
  40753c:	ldr	x0, [sp, #56]
  407540:	add	x0, x0, #0x10
  407544:	ldr	x3, [x0]
  407548:	ldr	x0, [sp, #56]
  40754c:	add	x0, x0, #0x18
  407550:	ldr	x4, [x0]
  407554:	ldr	x0, [sp, #56]
  407558:	add	x0, x0, #0x20
  40755c:	ldr	x5, [x0]
  407560:	ldr	x0, [sp, #56]
  407564:	add	x0, x0, #0x28
  407568:	ldr	x6, [x0]
  40756c:	ldr	x0, [sp, #56]
  407570:	add	x0, x0, #0x30
  407574:	ldr	x0, [x0]
  407578:	str	x0, [sp]
  40757c:	mov	x7, x6
  407580:	mov	x6, x5
  407584:	mov	x5, x4
  407588:	mov	x4, x3
  40758c:	mov	x3, x2
  407590:	mov	x2, x1
  407594:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407598:	add	x1, x0, #0xbe0
  40759c:	ldr	x0, [sp, #88]
  4075a0:	bl	4028b0 <fprintf@plt>
  4075a4:	b	407738 <argp_usage@@Base+0x8fc>
  4075a8:	ldr	x0, [sp, #56]
  4075ac:	ldr	x2, [x0]
  4075b0:	ldr	x0, [sp, #56]
  4075b4:	add	x0, x0, #0x8
  4075b8:	ldr	x3, [x0]
  4075bc:	ldr	x0, [sp, #56]
  4075c0:	add	x0, x0, #0x10
  4075c4:	ldr	x4, [x0]
  4075c8:	ldr	x0, [sp, #56]
  4075cc:	add	x0, x0, #0x18
  4075d0:	ldr	x5, [x0]
  4075d4:	ldr	x0, [sp, #56]
  4075d8:	add	x0, x0, #0x20
  4075dc:	ldr	x6, [x0]
  4075e0:	ldr	x0, [sp, #56]
  4075e4:	add	x0, x0, #0x28
  4075e8:	ldr	x7, [x0]
  4075ec:	ldr	x0, [sp, #56]
  4075f0:	add	x0, x0, #0x30
  4075f4:	ldr	x0, [x0]
  4075f8:	ldr	x1, [sp, #56]
  4075fc:	add	x1, x1, #0x38
  407600:	ldr	x1, [x1]
  407604:	str	x1, [sp, #8]
  407608:	str	x0, [sp]
  40760c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407610:	add	x1, x0, #0xc10
  407614:	ldr	x0, [sp, #88]
  407618:	bl	4028b0 <fprintf@plt>
  40761c:	b	407738 <argp_usage@@Base+0x8fc>
  407620:	ldr	x0, [sp, #56]
  407624:	ldr	x8, [x0]
  407628:	ldr	x0, [sp, #56]
  40762c:	add	x0, x0, #0x8
  407630:	ldr	x3, [x0]
  407634:	ldr	x0, [sp, #56]
  407638:	add	x0, x0, #0x10
  40763c:	ldr	x4, [x0]
  407640:	ldr	x0, [sp, #56]
  407644:	add	x0, x0, #0x18
  407648:	ldr	x5, [x0]
  40764c:	ldr	x0, [sp, #56]
  407650:	add	x0, x0, #0x20
  407654:	ldr	x6, [x0]
  407658:	ldr	x0, [sp, #56]
  40765c:	add	x0, x0, #0x28
  407660:	ldr	x7, [x0]
  407664:	ldr	x0, [sp, #56]
  407668:	add	x0, x0, #0x30
  40766c:	ldr	x0, [x0]
  407670:	ldr	x1, [sp, #56]
  407674:	add	x1, x1, #0x38
  407678:	ldr	x1, [x1]
  40767c:	ldr	x2, [sp, #56]
  407680:	add	x2, x2, #0x40
  407684:	ldr	x2, [x2]
  407688:	str	x2, [sp, #16]
  40768c:	str	x1, [sp, #8]
  407690:	str	x0, [sp]
  407694:	mov	x2, x8
  407698:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40769c:	add	x1, x0, #0xc40
  4076a0:	ldr	x0, [sp, #88]
  4076a4:	bl	4028b0 <fprintf@plt>
  4076a8:	b	407738 <argp_usage@@Base+0x8fc>
  4076ac:	ldr	x0, [sp, #56]
  4076b0:	ldr	x8, [x0]
  4076b4:	ldr	x0, [sp, #56]
  4076b8:	add	x0, x0, #0x8
  4076bc:	ldr	x3, [x0]
  4076c0:	ldr	x0, [sp, #56]
  4076c4:	add	x0, x0, #0x10
  4076c8:	ldr	x4, [x0]
  4076cc:	ldr	x0, [sp, #56]
  4076d0:	add	x0, x0, #0x18
  4076d4:	ldr	x5, [x0]
  4076d8:	ldr	x0, [sp, #56]
  4076dc:	add	x0, x0, #0x20
  4076e0:	ldr	x6, [x0]
  4076e4:	ldr	x0, [sp, #56]
  4076e8:	add	x0, x0, #0x28
  4076ec:	ldr	x7, [x0]
  4076f0:	ldr	x0, [sp, #56]
  4076f4:	add	x0, x0, #0x30
  4076f8:	ldr	x0, [x0]
  4076fc:	ldr	x1, [sp, #56]
  407700:	add	x1, x1, #0x38
  407704:	ldr	x1, [x1]
  407708:	ldr	x2, [sp, #56]
  40770c:	add	x2, x2, #0x40
  407710:	ldr	x2, [x2]
  407714:	str	x2, [sp, #16]
  407718:	str	x1, [sp, #8]
  40771c:	str	x0, [sp]
  407720:	mov	x2, x8
  407724:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407728:	add	x1, x0, #0xc78
  40772c:	ldr	x0, [sp, #88]
  407730:	bl	4028b0 <fprintf@plt>
  407734:	nop
  407738:	nop
  40773c:	ldp	x29, x30, [sp, #32]
  407740:	add	sp, sp, #0x60
  407744:	ret
  407748:	stp	x29, x30, [sp, #-80]!
  40774c:	mov	x29, sp
  407750:	str	x0, [sp, #56]
  407754:	str	x1, [sp, #48]
  407758:	str	x2, [sp, #40]
  40775c:	str	x3, [sp, #32]
  407760:	str	x4, [sp, #24]
  407764:	str	xzr, [sp, #72]
  407768:	b	407778 <argp_usage@@Base+0x93c>
  40776c:	ldr	x0, [sp, #72]
  407770:	add	x0, x0, #0x1
  407774:	str	x0, [sp, #72]
  407778:	ldr	x0, [sp, #72]
  40777c:	lsl	x0, x0, #3
  407780:	ldr	x1, [sp, #24]
  407784:	add	x0, x1, x0
  407788:	ldr	x0, [x0]
  40778c:	cmp	x0, #0x0
  407790:	b.ne	40776c <argp_usage@@Base+0x930>  // b.any
  407794:	ldr	x5, [sp, #72]
  407798:	ldr	x4, [sp, #24]
  40779c:	ldr	x3, [sp, #32]
  4077a0:	ldr	x2, [sp, #40]
  4077a4:	ldr	x1, [sp, #48]
  4077a8:	ldr	x0, [sp, #56]
  4077ac:	bl	4071fc <argp_usage@@Base+0x3c0>
  4077b0:	nop
  4077b4:	ldp	x29, x30, [sp], #80
  4077b8:	ret
  4077bc:	stp	x29, x30, [sp, #-160]!
  4077c0:	mov	x29, sp
  4077c4:	str	x19, [sp, #16]
  4077c8:	str	x0, [sp, #56]
  4077cc:	str	x1, [sp, #48]
  4077d0:	str	x2, [sp, #40]
  4077d4:	str	x3, [sp, #32]
  4077d8:	mov	x19, x4
  4077dc:	str	xzr, [sp, #152]
  4077e0:	b	4077f0 <argp_usage@@Base+0x9b4>
  4077e4:	ldr	x0, [sp, #152]
  4077e8:	add	x0, x0, #0x1
  4077ec:	str	x0, [sp, #152]
  4077f0:	ldr	x0, [sp, #152]
  4077f4:	cmp	x0, #0x9
  4077f8:	b.hi	407878 <argp_usage@@Base+0xa3c>  // b.pmore
  4077fc:	ldr	w1, [x19, #24]
  407800:	ldr	x0, [x19]
  407804:	cmp	w1, #0x0
  407808:	b.lt	40781c <argp_usage@@Base+0x9e0>  // b.tstop
  40780c:	add	x1, x0, #0xf
  407810:	and	x1, x1, #0xfffffffffffffff8
  407814:	str	x1, [x19]
  407818:	b	40784c <argp_usage@@Base+0xa10>
  40781c:	add	w2, w1, #0x8
  407820:	str	w2, [x19, #24]
  407824:	ldr	w2, [x19, #24]
  407828:	cmp	w2, #0x0
  40782c:	b.le	407840 <argp_usage@@Base+0xa04>
  407830:	add	x1, x0, #0xf
  407834:	and	x1, x1, #0xfffffffffffffff8
  407838:	str	x1, [x19]
  40783c:	b	40784c <argp_usage@@Base+0xa10>
  407840:	ldr	x2, [x19, #8]
  407844:	sxtw	x0, w1
  407848:	add	x0, x2, x0
  40784c:	ldr	x2, [x0]
  407850:	ldr	x0, [sp, #152]
  407854:	lsl	x0, x0, #3
  407858:	add	x1, sp, #0x48
  40785c:	str	x2, [x1, x0]
  407860:	ldr	x0, [sp, #152]
  407864:	lsl	x0, x0, #3
  407868:	add	x1, sp, #0x48
  40786c:	ldr	x0, [x1, x0]
  407870:	cmp	x0, #0x0
  407874:	b.ne	4077e4 <argp_usage@@Base+0x9a8>  // b.any
  407878:	add	x0, sp, #0x48
  40787c:	ldr	x5, [sp, #152]
  407880:	mov	x4, x0
  407884:	ldr	x3, [sp, #32]
  407888:	ldr	x2, [sp, #40]
  40788c:	ldr	x1, [sp, #48]
  407890:	ldr	x0, [sp, #56]
  407894:	bl	4071fc <argp_usage@@Base+0x3c0>
  407898:	nop
  40789c:	ldr	x19, [sp, #16]
  4078a0:	ldp	x29, x30, [sp], #160
  4078a4:	ret
  4078a8:	stp	x29, x30, [sp, #-272]!
  4078ac:	mov	x29, sp
  4078b0:	str	x0, [sp, #72]
  4078b4:	str	x1, [sp, #64]
  4078b8:	str	x2, [sp, #56]
  4078bc:	str	x3, [sp, #48]
  4078c0:	str	x4, [sp, #240]
  4078c4:	str	x5, [sp, #248]
  4078c8:	str	x6, [sp, #256]
  4078cc:	str	x7, [sp, #264]
  4078d0:	str	q0, [sp, #112]
  4078d4:	str	q1, [sp, #128]
  4078d8:	str	q2, [sp, #144]
  4078dc:	str	q3, [sp, #160]
  4078e0:	str	q4, [sp, #176]
  4078e4:	str	q5, [sp, #192]
  4078e8:	str	q6, [sp, #208]
  4078ec:	str	q7, [sp, #224]
  4078f0:	add	x0, sp, #0x110
  4078f4:	str	x0, [sp, #80]
  4078f8:	add	x0, sp, #0x110
  4078fc:	str	x0, [sp, #88]
  407900:	add	x0, sp, #0xf0
  407904:	str	x0, [sp, #96]
  407908:	mov	w0, #0xffffffe0            	// #-32
  40790c:	str	w0, [sp, #104]
  407910:	mov	w0, #0xffffff80            	// #-128
  407914:	str	w0, [sp, #108]
  407918:	add	x2, sp, #0x10
  40791c:	add	x3, sp, #0x50
  407920:	ldp	x0, x1, [x3]
  407924:	stp	x0, x1, [x2]
  407928:	ldp	x0, x1, [x3, #16]
  40792c:	stp	x0, x1, [x2, #16]
  407930:	add	x0, sp, #0x10
  407934:	mov	x4, x0
  407938:	ldr	x3, [sp, #48]
  40793c:	ldr	x2, [sp, #56]
  407940:	ldr	x1, [sp, #64]
  407944:	ldr	x0, [sp, #72]
  407948:	bl	4077bc <argp_usage@@Base+0x980>
  40794c:	nop
  407950:	ldp	x29, x30, [sp], #272
  407954:	ret
  407958:	stp	x29, x30, [sp, #-16]!
  40795c:	mov	x29, sp
  407960:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407964:	add	x1, x0, #0xcb8
  407968:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  40796c:	add	x0, x0, #0xcd0
  407970:	bl	402830 <printf@plt>
  407974:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407978:	add	x2, x0, #0xce8
  40797c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407980:	add	x1, x0, #0xd10
  407984:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407988:	add	x0, x0, #0xd20
  40798c:	bl	402830 <printf@plt>
  407990:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  407994:	add	x0, x0, #0x420
  407998:	ldr	x0, [x0]
  40799c:	mov	x3, x0
  4079a0:	mov	x2, #0x3f                  	// #63
  4079a4:	mov	x1, #0x1                   	// #1
  4079a8:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4079ac:	add	x0, x0, #0xd38
  4079b0:	bl	4026e0 <fwrite@plt>
  4079b4:	nop
  4079b8:	ldp	x29, x30, [sp], #16
  4079bc:	ret
  4079c0:	stp	x29, x30, [sp, #-64]!
  4079c4:	mov	x29, sp
  4079c8:	str	w0, [sp, #60]
  4079cc:	str	x1, [sp, #48]
  4079d0:	str	x2, [sp, #40]
  4079d4:	str	x3, [sp, #32]
  4079d8:	str	x4, [sp, #24]
  4079dc:	mov	w6, #0x0                   	// #0
  4079e0:	mov	w5, #0x0                   	// #0
  4079e4:	ldr	x4, [sp, #24]
  4079e8:	ldr	x3, [sp, #32]
  4079ec:	ldr	x2, [sp, #40]
  4079f0:	ldr	x1, [sp, #48]
  4079f4:	ldr	w0, [sp, #60]
  4079f8:	bl	40cd6c <argp_failure@@Base+0x1a48>
  4079fc:	ldp	x29, x30, [sp], #64
  407a00:	ret
  407a04:	stp	x29, x30, [sp, #-64]!
  407a08:	mov	x29, sp
  407a0c:	str	w0, [sp, #60]
  407a10:	str	x1, [sp, #48]
  407a14:	str	x2, [sp, #40]
  407a18:	str	x3, [sp, #32]
  407a1c:	str	x4, [sp, #24]
  407a20:	str	x5, [sp, #16]
  407a24:	mov	w7, #0x0                   	// #0
  407a28:	ldr	x6, [sp, #16]
  407a2c:	mov	w5, #0x0                   	// #0
  407a30:	ldr	x4, [sp, #24]
  407a34:	ldr	x3, [sp, #32]
  407a38:	ldr	x2, [sp, #40]
  407a3c:	ldr	x1, [sp, #48]
  407a40:	ldr	w0, [sp, #60]
  407a44:	bl	40b878 <argp_failure@@Base+0x554>
  407a48:	ldp	x29, x30, [sp], #64
  407a4c:	ret
  407a50:	stp	x29, x30, [sp, #-64]!
  407a54:	mov	x29, sp
  407a58:	str	w0, [sp, #60]
  407a5c:	str	x1, [sp, #48]
  407a60:	str	x2, [sp, #40]
  407a64:	str	x3, [sp, #32]
  407a68:	str	x4, [sp, #24]
  407a6c:	mov	w6, #0x0                   	// #0
  407a70:	mov	w5, #0x1                   	// #1
  407a74:	ldr	x4, [sp, #24]
  407a78:	ldr	x3, [sp, #32]
  407a7c:	ldr	x2, [sp, #40]
  407a80:	ldr	x1, [sp, #48]
  407a84:	ldr	w0, [sp, #60]
  407a88:	bl	40cd6c <argp_failure@@Base+0x1a48>
  407a8c:	ldp	x29, x30, [sp], #64
  407a90:	ret
  407a94:	stp	x29, x30, [sp, #-64]!
  407a98:	mov	x29, sp
  407a9c:	str	w0, [sp, #60]
  407aa0:	str	x1, [sp, #48]
  407aa4:	str	x2, [sp, #40]
  407aa8:	str	x3, [sp, #32]
  407aac:	str	x4, [sp, #24]
  407ab0:	str	x5, [sp, #16]
  407ab4:	mov	w7, #0x0                   	// #0
  407ab8:	ldr	x6, [sp, #16]
  407abc:	mov	w5, #0x1                   	// #1
  407ac0:	ldr	x4, [sp, #24]
  407ac4:	ldr	x3, [sp, #32]
  407ac8:	ldr	x2, [sp, #40]
  407acc:	ldr	x1, [sp, #48]
  407ad0:	ldr	w0, [sp, #60]
  407ad4:	bl	40b878 <argp_failure@@Base+0x554>
  407ad8:	ldp	x29, x30, [sp], #64
  407adc:	ret
  407ae0:	stp	x29, x30, [sp, #-256]!
  407ae4:	mov	x29, sp
  407ae8:	str	w0, [sp, #28]
  407aec:	str	w1, [sp, #24]
  407af0:	str	x2, [sp, #208]
  407af4:	str	x3, [sp, #216]
  407af8:	str	x4, [sp, #224]
  407afc:	str	x5, [sp, #232]
  407b00:	str	x6, [sp, #240]
  407b04:	str	x7, [sp, #248]
  407b08:	str	q0, [sp, #80]
  407b0c:	str	q1, [sp, #96]
  407b10:	str	q2, [sp, #112]
  407b14:	str	q3, [sp, #128]
  407b18:	str	q4, [sp, #144]
  407b1c:	str	q5, [sp, #160]
  407b20:	str	q6, [sp, #176]
  407b24:	str	q7, [sp, #192]
  407b28:	add	x0, sp, #0x100
  407b2c:	str	x0, [sp, #40]
  407b30:	add	x0, sp, #0x100
  407b34:	str	x0, [sp, #48]
  407b38:	add	x0, sp, #0xd0
  407b3c:	str	x0, [sp, #56]
  407b40:	mov	w0, #0xffffffd0            	// #-48
  407b44:	str	w0, [sp, #64]
  407b48:	mov	w0, #0xffffff80            	// #-128
  407b4c:	str	w0, [sp, #68]
  407b50:	ldr	w1, [sp, #64]
  407b54:	ldr	x0, [sp, #40]
  407b58:	cmp	w1, #0x0
  407b5c:	b.lt	407b70 <argp_usage@@Base+0xd34>  // b.tstop
  407b60:	add	x1, x0, #0xf
  407b64:	and	x1, x1, #0xfffffffffffffff8
  407b68:	str	x1, [sp, #40]
  407b6c:	b	407ba0 <argp_usage@@Base+0xd64>
  407b70:	add	w2, w1, #0x8
  407b74:	str	w2, [sp, #64]
  407b78:	ldr	w2, [sp, #64]
  407b7c:	cmp	w2, #0x0
  407b80:	b.le	407b94 <argp_usage@@Base+0xd58>
  407b84:	add	x1, x0, #0xf
  407b88:	and	x1, x1, #0xfffffffffffffff8
  407b8c:	str	x1, [sp, #40]
  407b90:	b	407ba0 <argp_usage@@Base+0xd64>
  407b94:	ldr	x2, [sp, #48]
  407b98:	sxtw	x0, w1
  407b9c:	add	x0, x2, x0
  407ba0:	ldr	x0, [x0]
  407ba4:	str	x0, [sp, #72]
  407ba8:	ldr	w0, [sp, #24]
  407bac:	mov	w0, w0
  407bb0:	ldr	x2, [sp, #72]
  407bb4:	mov	x1, x0
  407bb8:	ldr	w0, [sp, #28]
  407bbc:	bl	4028c0 <ioctl@plt>
  407bc0:	ldp	x29, x30, [sp], #256
  407bc4:	ret
  407bc8:	stp	x29, x30, [sp, #-48]!
  407bcc:	mov	x29, sp
  407bd0:	str	x0, [sp, #24]
  407bd4:	str	x1, [sp, #16]
  407bd8:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407bdc:	add	x0, x0, #0xe30
  407be0:	str	x0, [sp, #40]
  407be4:	b	407c6c <argp_usage@@Base+0xe30>
  407be8:	ldr	x0, [sp, #40]
  407bec:	ldr	w0, [x0, #8]
  407bf0:	cmp	w0, #0x0
  407bf4:	b.ne	407c5c <argp_usage@@Base+0xe20>  // b.any
  407bf8:	ldr	x0, [sp, #40]
  407bfc:	ldr	x0, [x0, #16]
  407c00:	cmp	x0, #0x20
  407c04:	b.eq	407c5c <argp_usage@@Base+0xe20>  // b.none
  407c08:	ldr	x0, [sp, #40]
  407c0c:	ldr	x0, [x0, #16]
  407c10:	ldr	x1, [sp, #16]
  407c14:	add	x0, x1, x0
  407c18:	ldr	w1, [x0]
  407c1c:	ldr	x0, [sp, #16]
  407c20:	ldr	w0, [x0, #32]
  407c24:	cmp	w1, w0
  407c28:	b.lt	407c60 <argp_usage@@Base+0xe24>  // b.tstop
  407c2c:	ldr	x0, [sp, #40]
  407c30:	ldr	x0, [x0]
  407c34:	mov	x5, x0
  407c38:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407c3c:	add	x4, x0, #0xe28
  407c40:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407c44:	add	x3, x0, #0xf20
  407c48:	mov	w2, #0x0                   	// #0
  407c4c:	mov	w1, #0x0                   	// #0
  407c50:	ldr	x0, [sp, #24]
  407c54:	bl	40b324 <argp_failure@@Base>
  407c58:	b	407cb0 <argp_usage@@Base+0xe74>
  407c5c:	nop
  407c60:	ldr	x0, [sp, #40]
  407c64:	add	x0, x0, #0x18
  407c68:	str	x0, [sp, #40]
  407c6c:	ldr	x0, [sp, #40]
  407c70:	ldr	x0, [x0]
  407c74:	cmp	x0, #0x0
  407c78:	b.ne	407be8 <argp_usage@@Base+0xdac>  // b.any
  407c7c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  407c80:	add	x0, x0, #0x3d0
  407c84:	ldr	x1, [sp, #16]
  407c88:	ldp	x2, x3, [x1]
  407c8c:	stp	x2, x3, [x0]
  407c90:	ldp	x2, x3, [x1, #16]
  407c94:	stp	x2, x3, [x0, #16]
  407c98:	ldr	x1, [x1, #32]
  407c9c:	str	x1, [x0, #32]
  407ca0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  407ca4:	add	x0, x0, #0x3d0
  407ca8:	mov	w1, #0x1                   	// #1
  407cac:	str	w1, [x0, #36]
  407cb0:	ldp	x29, x30, [sp], #48
  407cb4:	ret
  407cb8:	stp	x29, x30, [sp, #-112]!
  407cbc:	mov	x29, sp
  407cc0:	str	x0, [sp, #24]
  407cc4:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407cc8:	add	x0, x0, #0xf58
  407ccc:	bl	402870 <getenv@plt>
  407cd0:	str	x0, [sp, #104]
  407cd4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  407cd8:	add	x1, x0, #0x3d0
  407cdc:	add	x0, sp, #0x20
  407ce0:	ldp	x2, x3, [x1]
  407ce4:	stp	x2, x3, [x0]
  407ce8:	ldp	x2, x3, [x1, #16]
  407cec:	stp	x2, x3, [x0, #16]
  407cf0:	ldr	x1, [x1, #32]
  407cf4:	str	x1, [x0, #32]
  407cf8:	ldr	x0, [sp, #104]
  407cfc:	cmp	x0, #0x0
  407d00:	b.eq	408170 <argp_usage@@Base+0x1334>  // b.none
  407d04:	b	408150 <argp_usage@@Base+0x1314>
  407d08:	ldr	x0, [sp, #104]
  407d0c:	add	x0, x0, #0x1
  407d10:	str	x0, [sp, #104]
  407d14:	bl	402670 <__ctype_b_loc@plt>
  407d18:	ldr	x1, [x0]
  407d1c:	ldr	x0, [sp, #104]
  407d20:	ldrb	w0, [x0]
  407d24:	and	x0, x0, #0xff
  407d28:	lsl	x0, x0, #1
  407d2c:	add	x0, x1, x0
  407d30:	ldrh	w0, [x0]
  407d34:	and	w0, w0, #0x2000
  407d38:	cmp	w0, #0x0
  407d3c:	b.ne	407d08 <argp_usage@@Base+0xecc>  // b.any
  407d40:	bl	402670 <__ctype_b_loc@plt>
  407d44:	ldr	x1, [x0]
  407d48:	ldr	x0, [sp, #104]
  407d4c:	ldrb	w0, [x0]
  407d50:	and	x0, x0, #0xff
  407d54:	lsl	x0, x0, #1
  407d58:	add	x0, x1, x0
  407d5c:	ldrh	w0, [x0]
  407d60:	and	w0, w0, #0x400
  407d64:	cmp	w0, #0x0
  407d68:	b.eq	408120 <argp_usage@@Base+0x12e4>  // b.none
  407d6c:	str	wzr, [sp, #84]
  407d70:	str	wzr, [sp, #80]
  407d74:	ldr	x0, [sp, #104]
  407d78:	str	x0, [sp, #72]
  407d7c:	b	407d8c <argp_usage@@Base+0xf50>
  407d80:	ldr	x0, [sp, #72]
  407d84:	add	x0, x0, #0x1
  407d88:	str	x0, [sp, #72]
  407d8c:	bl	402670 <__ctype_b_loc@plt>
  407d90:	ldr	x1, [x0]
  407d94:	ldr	x0, [sp, #72]
  407d98:	ldrb	w0, [x0]
  407d9c:	and	x0, x0, #0xff
  407da0:	lsl	x0, x0, #1
  407da4:	add	x0, x1, x0
  407da8:	ldrh	w0, [x0]
  407dac:	and	w0, w0, #0x8
  407db0:	cmp	w0, #0x0
  407db4:	b.ne	407d80 <argp_usage@@Base+0xf44>  // b.any
  407db8:	ldr	x0, [sp, #72]
  407dbc:	ldrb	w0, [x0]
  407dc0:	cmp	w0, #0x2d
  407dc4:	b.eq	407d80 <argp_usage@@Base+0xf44>  // b.none
  407dc8:	ldr	x0, [sp, #72]
  407dcc:	ldrb	w0, [x0]
  407dd0:	cmp	w0, #0x5f
  407dd4:	b.eq	407d80 <argp_usage@@Base+0xf44>  // b.none
  407dd8:	ldr	x1, [sp, #72]
  407ddc:	ldr	x0, [sp, #104]
  407de0:	sub	x0, x1, x0
  407de4:	str	x0, [sp, #96]
  407de8:	b	407df8 <argp_usage@@Base+0xfbc>
  407dec:	ldr	x0, [sp, #72]
  407df0:	add	x0, x0, #0x1
  407df4:	str	x0, [sp, #72]
  407df8:	bl	402670 <__ctype_b_loc@plt>
  407dfc:	ldr	x1, [x0]
  407e00:	ldr	x0, [sp, #72]
  407e04:	ldrb	w0, [x0]
  407e08:	and	x0, x0, #0xff
  407e0c:	lsl	x0, x0, #1
  407e10:	add	x0, x1, x0
  407e14:	ldrh	w0, [x0]
  407e18:	and	w0, w0, #0x2000
  407e1c:	cmp	w0, #0x0
  407e20:	b.ne	407dec <argp_usage@@Base+0xfb0>  // b.any
  407e24:	ldr	x0, [sp, #72]
  407e28:	ldrb	w0, [x0]
  407e2c:	cmp	w0, #0x0
  407e30:	b.eq	407e44 <argp_usage@@Base+0x1008>  // b.none
  407e34:	ldr	x0, [sp, #72]
  407e38:	ldrb	w0, [x0]
  407e3c:	cmp	w0, #0x2c
  407e40:	b.ne	407e50 <argp_usage@@Base+0x1014>  // b.any
  407e44:	mov	w0, #0x1                   	// #1
  407e48:	str	w0, [sp, #84]
  407e4c:	b	407ea8 <argp_usage@@Base+0x106c>
  407e50:	ldr	x0, [sp, #72]
  407e54:	ldrb	w0, [x0]
  407e58:	cmp	w0, #0x3d
  407e5c:	b.ne	407ea8 <argp_usage@@Base+0x106c>  // b.any
  407e60:	ldr	x0, [sp, #72]
  407e64:	add	x0, x0, #0x1
  407e68:	str	x0, [sp, #72]
  407e6c:	b	407e7c <argp_usage@@Base+0x1040>
  407e70:	ldr	x0, [sp, #72]
  407e74:	add	x0, x0, #0x1
  407e78:	str	x0, [sp, #72]
  407e7c:	bl	402670 <__ctype_b_loc@plt>
  407e80:	ldr	x1, [x0]
  407e84:	ldr	x0, [sp, #72]
  407e88:	ldrb	w0, [x0]
  407e8c:	and	x0, x0, #0xff
  407e90:	lsl	x0, x0, #1
  407e94:	add	x0, x1, x0
  407e98:	ldrh	w0, [x0]
  407e9c:	and	w0, w0, #0x2000
  407ea0:	cmp	w0, #0x0
  407ea4:	b.ne	407e70 <argp_usage@@Base+0x1034>  // b.any
  407ea8:	ldr	w0, [sp, #84]
  407eac:	cmp	w0, #0x0
  407eb0:	b.eq	407f18 <argp_usage@@Base+0x10dc>  // b.none
  407eb4:	ldr	x0, [sp, #104]
  407eb8:	ldrb	w0, [x0]
  407ebc:	cmp	w0, #0x6e
  407ec0:	b.ne	407f0c <argp_usage@@Base+0x10d0>  // b.any
  407ec4:	ldr	x0, [sp, #104]
  407ec8:	add	x0, x0, #0x1
  407ecc:	ldrb	w0, [x0]
  407ed0:	cmp	w0, #0x6f
  407ed4:	b.ne	407f0c <argp_usage@@Base+0x10d0>  // b.any
  407ed8:	ldr	x0, [sp, #104]
  407edc:	add	x0, x0, #0x2
  407ee0:	ldrb	w0, [x0]
  407ee4:	cmp	w0, #0x2d
  407ee8:	b.ne	407f0c <argp_usage@@Base+0x10d0>  // b.any
  407eec:	str	wzr, [sp, #80]
  407ef0:	ldr	x0, [sp, #104]
  407ef4:	add	x0, x0, #0x3
  407ef8:	str	x0, [sp, #104]
  407efc:	ldr	x0, [sp, #96]
  407f00:	sub	x0, x0, #0x3
  407f04:	str	x0, [sp, #96]
  407f08:	b	407fc8 <argp_usage@@Base+0x118c>
  407f0c:	mov	w0, #0x1                   	// #1
  407f10:	str	w0, [sp, #80]
  407f14:	b	407fc8 <argp_usage@@Base+0x118c>
  407f18:	bl	402670 <__ctype_b_loc@plt>
  407f1c:	ldr	x1, [x0]
  407f20:	ldr	x0, [sp, #72]
  407f24:	ldrb	w0, [x0]
  407f28:	and	x0, x0, #0xff
  407f2c:	lsl	x0, x0, #1
  407f30:	add	x0, x1, x0
  407f34:	ldrh	w0, [x0]
  407f38:	and	w0, w0, #0x800
  407f3c:	cmp	w0, #0x0
  407f40:	b.eq	407fc8 <argp_usage@@Base+0x118c>  // b.none
  407f44:	ldr	x0, [sp, #72]
  407f48:	bl	402470 <atoi@plt>
  407f4c:	str	w0, [sp, #80]
  407f50:	b	407f60 <argp_usage@@Base+0x1124>
  407f54:	ldr	x0, [sp, #72]
  407f58:	add	x0, x0, #0x1
  407f5c:	str	x0, [sp, #72]
  407f60:	bl	402670 <__ctype_b_loc@plt>
  407f64:	ldr	x1, [x0]
  407f68:	ldr	x0, [sp, #72]
  407f6c:	ldrb	w0, [x0]
  407f70:	and	x0, x0, #0xff
  407f74:	lsl	x0, x0, #1
  407f78:	add	x0, x1, x0
  407f7c:	ldrh	w0, [x0]
  407f80:	and	w0, w0, #0x800
  407f84:	cmp	w0, #0x0
  407f88:	b.ne	407f54 <argp_usage@@Base+0x1118>  // b.any
  407f8c:	b	407f9c <argp_usage@@Base+0x1160>
  407f90:	ldr	x0, [sp, #72]
  407f94:	add	x0, x0, #0x1
  407f98:	str	x0, [sp, #72]
  407f9c:	bl	402670 <__ctype_b_loc@plt>
  407fa0:	ldr	x1, [x0]
  407fa4:	ldr	x0, [sp, #72]
  407fa8:	ldrb	w0, [x0]
  407fac:	and	x0, x0, #0xff
  407fb0:	lsl	x0, x0, #1
  407fb4:	add	x0, x1, x0
  407fb8:	ldrh	w0, [x0]
  407fbc:	and	w0, w0, #0x2000
  407fc0:	cmp	w0, #0x0
  407fc4:	b.ne	407f90 <argp_usage@@Base+0x1154>  // b.any
  407fc8:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  407fcc:	add	x0, x0, #0xe30
  407fd0:	str	x0, [sp, #88]
  407fd4:	b	4080b4 <argp_usage@@Base+0x1278>
  407fd8:	ldr	x0, [sp, #88]
  407fdc:	ldr	x0, [x0]
  407fe0:	bl	402300 <strlen@plt>
  407fe4:	mov	x1, x0
  407fe8:	ldr	x0, [sp, #96]
  407fec:	cmp	x0, x1
  407ff0:	b.ne	4080a8 <argp_usage@@Base+0x126c>  // b.any
  407ff4:	ldr	x0, [sp, #88]
  407ff8:	ldr	x0, [x0]
  407ffc:	ldr	x2, [sp, #96]
  408000:	mov	x1, x0
  408004:	ldr	x0, [sp, #104]
  408008:	bl	4024e0 <strncmp@plt>
  40800c:	cmp	w0, #0x0
  408010:	b.ne	4080a8 <argp_usage@@Base+0x126c>  // b.any
  408014:	ldr	w0, [sp, #84]
  408018:	cmp	w0, #0x0
  40801c:	b.eq	408058 <argp_usage@@Base+0x121c>  // b.none
  408020:	ldr	x0, [sp, #88]
  408024:	ldr	w0, [x0, #8]
  408028:	cmp	w0, #0x0
  40802c:	b.ne	408058 <argp_usage@@Base+0x121c>  // b.any
  408030:	ldr	x0, [sp, #96]
  408034:	ldr	x5, [sp, #104]
  408038:	mov	w4, w0
  40803c:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  408040:	add	x3, x0, #0xf68
  408044:	mov	w2, #0x0                   	// #0
  408048:	mov	w1, #0x0                   	// #0
  40804c:	ldr	x0, [sp, #24]
  408050:	bl	40b324 <argp_failure@@Base>
  408054:	b	4080c4 <argp_usage@@Base+0x1288>
  408058:	ldr	w0, [sp, #80]
  40805c:	cmp	w0, #0x0
  408060:	b.ge	40808c <argp_usage@@Base+0x1250>  // b.tcont
  408064:	ldr	x0, [sp, #96]
  408068:	ldr	x5, [sp, #104]
  40806c:	mov	w4, w0
  408070:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  408074:	add	x3, x0, #0xf98
  408078:	mov	w2, #0x0                   	// #0
  40807c:	mov	w1, #0x0                   	// #0
  408080:	ldr	x0, [sp, #24]
  408084:	bl	40b324 <argp_failure@@Base>
  408088:	b	4080c4 <argp_usage@@Base+0x1288>
  40808c:	ldr	x0, [sp, #88]
  408090:	ldr	x0, [x0, #16]
  408094:	add	x1, sp, #0x20
  408098:	add	x0, x1, x0
  40809c:	ldr	w1, [sp, #80]
  4080a0:	str	w1, [x0]
  4080a4:	b	4080c4 <argp_usage@@Base+0x1288>
  4080a8:	ldr	x0, [sp, #88]
  4080ac:	add	x0, x0, #0x18
  4080b0:	str	x0, [sp, #88]
  4080b4:	ldr	x0, [sp, #88]
  4080b8:	ldr	x0, [x0]
  4080bc:	cmp	x0, #0x0
  4080c0:	b.ne	407fd8 <argp_usage@@Base+0x119c>  // b.any
  4080c4:	ldr	x0, [sp, #88]
  4080c8:	ldr	x0, [x0]
  4080cc:	cmp	x0, #0x0
  4080d0:	b.ne	4080f8 <argp_usage@@Base+0x12bc>  // b.any
  4080d4:	ldr	x0, [sp, #96]
  4080d8:	ldr	x5, [sp, #104]
  4080dc:	mov	w4, w0
  4080e0:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  4080e4:	add	x3, x0, #0xfc8
  4080e8:	mov	w2, #0x0                   	// #0
  4080ec:	mov	w1, #0x0                   	// #0
  4080f0:	ldr	x0, [sp, #24]
  4080f4:	bl	40b324 <argp_failure@@Base>
  4080f8:	ldr	x0, [sp, #72]
  4080fc:	str	x0, [sp, #104]
  408100:	ldr	x0, [sp, #104]
  408104:	ldrb	w0, [x0]
  408108:	cmp	w0, #0x2c
  40810c:	b.ne	408150 <argp_usage@@Base+0x1314>  // b.any
  408110:	ldr	x0, [sp, #104]
  408114:	add	x0, x0, #0x1
  408118:	str	x0, [sp, #104]
  40811c:	b	408150 <argp_usage@@Base+0x1314>
  408120:	ldr	x0, [sp, #104]
  408124:	ldrb	w0, [x0]
  408128:	cmp	w0, #0x0
  40812c:	b.eq	408150 <argp_usage@@Base+0x1314>  // b.none
  408130:	ldr	x4, [sp, #104]
  408134:	adrp	x0, 40e000 <argp_failure@@Base+0x2cdc>
  408138:	add	x3, x0, #0xff0
  40813c:	mov	w2, #0x0                   	// #0
  408140:	mov	w1, #0x0                   	// #0
  408144:	ldr	x0, [sp, #24]
  408148:	bl	40b324 <argp_failure@@Base>
  40814c:	b	408160 <argp_usage@@Base+0x1324>
  408150:	ldr	x0, [sp, #104]
  408154:	ldrb	w0, [x0]
  408158:	cmp	w0, #0x0
  40815c:	b.ne	407d14 <argp_usage@@Base+0xed8>  // b.any
  408160:	add	x0, sp, #0x20
  408164:	mov	x1, x0
  408168:	ldr	x0, [sp, #24]
  40816c:	bl	407bc8 <argp_usage@@Base+0xd8c>
  408170:	nop
  408174:	ldp	x29, x30, [sp], #112
  408178:	ret
  40817c:	sub	sp, sp, #0x20
  408180:	strb	w0, [sp, #31]
  408184:	str	x1, [sp, #16]
  408188:	str	x2, [sp, #8]
  40818c:	b	4081b8 <argp_usage@@Base+0x137c>
  408190:	ldr	x0, [sp, #16]
  408194:	ldrb	w0, [x0]
  408198:	ldrb	w1, [sp, #31]
  40819c:	cmp	w1, w0
  4081a0:	b.ne	4081ac <argp_usage@@Base+0x1370>  // b.any
  4081a4:	mov	w0, #0x1                   	// #1
  4081a8:	b	4081cc <argp_usage@@Base+0x1390>
  4081ac:	ldr	x0, [sp, #16]
  4081b0:	add	x0, x0, #0x1
  4081b4:	str	x0, [sp, #16]
  4081b8:	ldr	x1, [sp, #16]
  4081bc:	ldr	x0, [sp, #8]
  4081c0:	cmp	x1, x0
  4081c4:	b.cc	408190 <argp_usage@@Base+0x1354>  // b.lo, b.ul, b.last
  4081c8:	mov	w0, #0x0                   	// #0
  4081cc:	add	sp, sp, #0x20
  4081d0:	ret
  4081d4:	stp	x29, x30, [sp, #-80]!
  4081d8:	mov	x29, sp
  4081dc:	str	x0, [sp, #24]
  4081e0:	str	x1, [sp, #16]
  4081e4:	ldr	x0, [sp, #24]
  4081e8:	ldr	x0, [x0]
  4081ec:	str	x0, [sp, #40]
  4081f0:	str	wzr, [sp, #52]
  4081f4:	mov	x0, #0x20                  	// #32
  4081f8:	bl	4024a0 <malloc@plt>
  4081fc:	str	x0, [sp, #32]
  408200:	ldr	x0, [sp, #32]
  408204:	cmp	x0, #0x0
  408208:	b.ne	40822c <argp_usage@@Base+0x13f0>  // b.any
  40820c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  408210:	add	x3, x0, #0x220
  408214:	mov	w2, #0x1ba                 	// #442
  408218:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40821c:	add	x1, x0, #0x10
  408220:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  408224:	add	x0, x0, #0x20
  408228:	bl	402840 <__assert_fail@plt>
  40822c:	ldr	x0, [sp, #32]
  408230:	str	wzr, [x0, #8]
  408234:	ldr	x0, [sp, #32]
  408238:	str	xzr, [x0, #24]
  40823c:	ldr	x0, [sp, #40]
  408240:	cmp	x0, #0x0
  408244:	b.eq	4084ec <argp_usage@@Base+0x16b0>  // b.none
  408248:	str	wzr, [sp, #48]
  40824c:	ldr	x0, [sp, #40]
  408250:	ldr	w0, [x0, #24]
  408254:	and	w0, w0, #0x4
  408258:	cmp	w0, #0x0
  40825c:	b.eq	408280 <argp_usage@@Base+0x1444>  // b.none
  408260:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  408264:	add	x3, x0, #0x220
  408268:	mov	w2, #0x1c4                 	// #452
  40826c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  408270:	add	x1, x0, #0x10
  408274:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  408278:	add	x0, x0, #0x28
  40827c:	bl	402840 <__assert_fail@plt>
  408280:	ldr	x0, [sp, #40]
  408284:	str	x0, [sp, #64]
  408288:	b	4082dc <argp_usage@@Base+0x14a0>
  40828c:	ldr	x0, [sp, #64]
  408290:	ldr	w0, [x0, #24]
  408294:	and	w0, w0, #0x4
  408298:	cmp	w0, #0x0
  40829c:	b.ne	4082b4 <argp_usage@@Base+0x1478>  // b.any
  4082a0:	ldr	x0, [sp, #32]
  4082a4:	ldr	w0, [x0, #8]
  4082a8:	add	w1, w0, #0x1
  4082ac:	ldr	x0, [sp, #32]
  4082b0:	str	w1, [x0, #8]
  4082b4:	ldr	x0, [sp, #64]
  4082b8:	bl	406e70 <argp_usage@@Base+0x34>
  4082bc:	cmp	w0, #0x0
  4082c0:	b.eq	4082d0 <argp_usage@@Base+0x1494>  // b.none
  4082c4:	ldr	w0, [sp, #52]
  4082c8:	add	w0, w0, #0x1
  4082cc:	str	w0, [sp, #52]
  4082d0:	ldr	x0, [sp, #64]
  4082d4:	add	x0, x0, #0x30
  4082d8:	str	x0, [sp, #64]
  4082dc:	ldr	x0, [sp, #64]
  4082e0:	bl	406ef4 <argp_usage@@Base+0xb8>
  4082e4:	cmp	w0, #0x0
  4082e8:	b.eq	40828c <argp_usage@@Base+0x1450>  // b.none
  4082ec:	ldr	x0, [sp, #32]
  4082f0:	ldr	w0, [x0, #8]
  4082f4:	mov	w1, w0
  4082f8:	mov	x0, x1
  4082fc:	lsl	x0, x0, #3
  408300:	sub	x0, x0, x1
  408304:	lsl	x0, x0, #3
  408308:	bl	4024a0 <malloc@plt>
  40830c:	mov	x1, x0
  408310:	ldr	x0, [sp, #32]
  408314:	str	x1, [x0]
  408318:	ldr	w0, [sp, #52]
  40831c:	add	w0, w0, #0x1
  408320:	mov	w0, w0
  408324:	bl	4024a0 <malloc@plt>
  408328:	mov	x1, x0
  40832c:	ldr	x0, [sp, #32]
  408330:	str	x1, [x0, #16]
  408334:	ldr	x0, [sp, #32]
  408338:	ldr	x0, [x0]
  40833c:	cmp	x0, #0x0
  408340:	b.eq	408354 <argp_usage@@Base+0x1518>  // b.none
  408344:	ldr	x0, [sp, #32]
  408348:	ldr	x0, [x0, #16]
  40834c:	cmp	x0, #0x0
  408350:	b.ne	408374 <argp_usage@@Base+0x1538>  // b.any
  408354:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  408358:	add	x3, x0, #0x220
  40835c:	mov	w2, #0x1d2                 	// #466
  408360:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  408364:	add	x1, x0, #0x10
  408368:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40836c:	add	x0, x0, #0x38
  408370:	bl	402840 <__assert_fail@plt>
  408374:	ldr	x0, [sp, #32]
  408378:	ldr	x0, [x0, #16]
  40837c:	str	x0, [sp, #72]
  408380:	ldr	x0, [sp, #40]
  408384:	str	x0, [sp, #64]
  408388:	ldr	x0, [sp, #32]
  40838c:	ldr	x0, [x0]
  408390:	str	x0, [sp, #56]
  408394:	b	4084d4 <argp_usage@@Base+0x1698>
  408398:	ldr	x0, [sp, #56]
  40839c:	ldr	x1, [sp, #64]
  4083a0:	str	x1, [x0]
  4083a4:	ldr	x0, [sp, #56]
  4083a8:	str	wzr, [x0, #8]
  4083ac:	ldr	x0, [sp, #56]
  4083b0:	ldr	x1, [sp, #72]
  4083b4:	str	x1, [x0, #16]
  4083b8:	ldr	x0, [sp, #64]
  4083bc:	ldr	w0, [x0, #40]
  4083c0:	cmp	w0, #0x0
  4083c4:	b.eq	4083d4 <argp_usage@@Base+0x1598>  // b.none
  4083c8:	ldr	x0, [sp, #64]
  4083cc:	ldr	w0, [x0, #40]
  4083d0:	b	408404 <argp_usage@@Base+0x15c8>
  4083d4:	ldr	x0, [sp, #64]
  4083d8:	ldr	x0, [x0]
  4083dc:	cmp	x0, #0x0
  4083e0:	b.ne	408400 <argp_usage@@Base+0x15c4>  // b.any
  4083e4:	ldr	x0, [sp, #64]
  4083e8:	ldr	w0, [x0, #8]
  4083ec:	cmp	w0, #0x0
  4083f0:	b.ne	408400 <argp_usage@@Base+0x15c4>  // b.any
  4083f4:	ldr	w0, [sp, #48]
  4083f8:	add	w0, w0, #0x1
  4083fc:	b	408404 <argp_usage@@Base+0x15c8>
  408400:	ldr	w0, [sp, #48]
  408404:	str	w0, [sp, #48]
  408408:	ldr	x0, [sp, #56]
  40840c:	ldr	w1, [sp, #48]
  408410:	str	w1, [x0, #24]
  408414:	ldr	x0, [sp, #56]
  408418:	ldr	x1, [sp, #16]
  40841c:	str	x1, [x0, #32]
  408420:	ldr	x0, [sp, #56]
  408424:	ldr	x1, [sp, #24]
  408428:	str	x1, [x0, #40]
  40842c:	ldr	x0, [sp, #56]
  408430:	ldr	w0, [x0, #8]
  408434:	add	w1, w0, #0x1
  408438:	ldr	x0, [sp, #56]
  40843c:	str	w1, [x0, #8]
  408440:	ldr	x0, [sp, #64]
  408444:	bl	406e70 <argp_usage@@Base+0x34>
  408448:	cmp	w0, #0x0
  40844c:	b.eq	408498 <argp_usage@@Base+0x165c>  // b.none
  408450:	ldr	x0, [sp, #64]
  408454:	ldr	w0, [x0, #8]
  408458:	and	w3, w0, #0xff
  40845c:	ldr	x0, [sp, #32]
  408460:	ldr	x0, [x0, #16]
  408464:	ldr	x2, [sp, #72]
  408468:	mov	x1, x0
  40846c:	mov	w0, w3
  408470:	bl	40817c <argp_usage@@Base+0x1340>
  408474:	cmp	w0, #0x0
  408478:	b.ne	408498 <argp_usage@@Base+0x165c>  // b.any
  40847c:	ldr	x0, [sp, #64]
  408480:	ldr	w2, [x0, #8]
  408484:	ldr	x0, [sp, #72]
  408488:	add	x1, x0, #0x1
  40848c:	str	x1, [sp, #72]
  408490:	and	w1, w2, #0xff
  408494:	strb	w1, [x0]
  408498:	ldr	x0, [sp, #64]
  40849c:	add	x0, x0, #0x30
  4084a0:	str	x0, [sp, #64]
  4084a4:	ldr	x0, [sp, #64]
  4084a8:	bl	406ef4 <argp_usage@@Base+0xb8>
  4084ac:	cmp	w0, #0x0
  4084b0:	b.ne	4084c8 <argp_usage@@Base+0x168c>  // b.any
  4084b4:	ldr	x0, [sp, #64]
  4084b8:	ldr	w0, [x0, #24]
  4084bc:	and	w0, w0, #0x4
  4084c0:	cmp	w0, #0x0
  4084c4:	b.ne	40842c <argp_usage@@Base+0x15f0>  // b.any
  4084c8:	ldr	x0, [sp, #56]
  4084cc:	add	x0, x0, #0x38
  4084d0:	str	x0, [sp, #56]
  4084d4:	ldr	x0, [sp, #64]
  4084d8:	bl	406ef4 <argp_usage@@Base+0xb8>
  4084dc:	cmp	w0, #0x0
  4084e0:	b.eq	408398 <argp_usage@@Base+0x155c>  // b.none
  4084e4:	ldr	x0, [sp, #72]
  4084e8:	strb	wzr, [x0]
  4084ec:	ldr	x0, [sp, #32]
  4084f0:	ldp	x29, x30, [sp], #80
  4084f4:	ret
  4084f8:	stp	x29, x30, [sp, #-80]!
  4084fc:	mov	x29, sp
  408500:	str	x0, [sp, #56]
  408504:	str	w1, [sp, #52]
  408508:	str	x2, [sp, #40]
  40850c:	str	w3, [sp, #48]
  408510:	str	x4, [sp, #32]
  408514:	str	x5, [sp, #24]
  408518:	mov	x0, #0x30                  	// #48
  40851c:	bl	4024a0 <malloc@plt>
  408520:	str	x0, [sp, #72]
  408524:	ldr	x0, [sp, #72]
  408528:	cmp	x0, #0x0
  40852c:	b.eq	4085b0 <argp_usage@@Base+0x1774>  // b.none
  408530:	ldr	x0, [sp, #72]
  408534:	ldr	w1, [sp, #52]
  408538:	str	w1, [x0, #12]
  40853c:	ldr	x0, [sp, #72]
  408540:	ldr	x1, [sp, #40]
  408544:	str	x1, [x0]
  408548:	ldr	x0, [sp, #72]
  40854c:	ldr	w1, [sp, #48]
  408550:	str	w1, [x0, #8]
  408554:	ldr	x0, [sp, #72]
  408558:	ldr	x1, [sp, #32]
  40855c:	str	x1, [x0, #16]
  408560:	ldr	x0, [sp, #72]
  408564:	ldr	x1, [sp, #24]
  408568:	str	x1, [x0, #24]
  40856c:	ldr	x0, [sp, #32]
  408570:	cmp	x0, #0x0
  408574:	b.eq	408588 <argp_usage@@Base+0x174c>  // b.none
  408578:	ldr	x0, [sp, #32]
  40857c:	ldr	w0, [x0, #32]
  408580:	add	w0, w0, #0x1
  408584:	b	40858c <argp_usage@@Base+0x1750>
  408588:	mov	w0, #0x0                   	// #0
  40858c:	ldr	x1, [sp, #72]
  408590:	str	w0, [x1, #32]
  408594:	ldr	x0, [sp, #56]
  408598:	ldr	x1, [x0, #24]
  40859c:	ldr	x0, [sp, #72]
  4085a0:	str	x1, [x0, #40]
  4085a4:	ldr	x0, [sp, #56]
  4085a8:	ldr	x1, [sp, #72]
  4085ac:	str	x1, [x0, #24]
  4085b0:	ldr	x0, [sp, #72]
  4085b4:	ldp	x29, x30, [sp], #80
  4085b8:	ret
  4085bc:	stp	x29, x30, [sp, #-48]!
  4085c0:	mov	x29, sp
  4085c4:	str	x0, [sp, #24]
  4085c8:	ldr	x0, [sp, #24]
  4085cc:	ldr	x0, [x0, #24]
  4085d0:	str	x0, [sp, #40]
  4085d4:	b	4085f4 <argp_usage@@Base+0x17b8>
  4085d8:	ldr	x0, [sp, #40]
  4085dc:	ldr	x0, [x0, #40]
  4085e0:	str	x0, [sp, #32]
  4085e4:	ldr	x0, [sp, #40]
  4085e8:	bl	402680 <free@plt>
  4085ec:	ldr	x0, [sp, #32]
  4085f0:	str	x0, [sp, #40]
  4085f4:	ldr	x0, [sp, #40]
  4085f8:	cmp	x0, #0x0
  4085fc:	b.ne	4085d8 <argp_usage@@Base+0x179c>  // b.any
  408600:	ldr	x0, [sp, #24]
  408604:	ldr	w0, [x0, #8]
  408608:	cmp	w0, #0x0
  40860c:	b.eq	408628 <argp_usage@@Base+0x17ec>  // b.none
  408610:	ldr	x0, [sp, #24]
  408614:	ldr	x0, [x0]
  408618:	bl	402680 <free@plt>
  40861c:	ldr	x0, [sp, #24]
  408620:	ldr	x0, [x0, #16]
  408624:	bl	402680 <free@plt>
  408628:	ldr	x0, [sp, #24]
  40862c:	bl	402680 <free@plt>
  408630:	nop
  408634:	ldp	x29, x30, [sp], #48
  408638:	ret
  40863c:	stp	x29, x30, [sp, #-80]!
  408640:	mov	x29, sp
  408644:	str	x0, [sp, #40]
  408648:	str	x1, [sp, #32]
  40864c:	str	x2, [sp, #24]
  408650:	str	x3, [sp, #16]
  408654:	str	wzr, [sp, #72]
  408658:	ldr	x0, [sp, #40]
  40865c:	ldr	x0, [x0]
  408660:	str	x0, [sp, #56]
  408664:	ldr	x0, [sp, #40]
  408668:	ldr	x0, [x0, #16]
  40866c:	str	x0, [sp, #48]
  408670:	ldr	x0, [sp, #56]
  408674:	str	x0, [sp, #64]
  408678:	ldr	x0, [sp, #40]
  40867c:	ldr	w0, [x0, #8]
  408680:	str	w0, [sp, #76]
  408684:	b	408724 <argp_usage@@Base+0x18e8>
  408688:	ldr	x0, [sp, #64]
  40868c:	bl	406e70 <argp_usage@@Base+0x34>
  408690:	cmp	w0, #0x0
  408694:	b.eq	40870c <argp_usage@@Base+0x18d0>  // b.none
  408698:	ldr	x0, [sp, #48]
  40869c:	ldrb	w0, [x0]
  4086a0:	mov	w1, w0
  4086a4:	ldr	x0, [sp, #64]
  4086a8:	ldr	w0, [x0, #8]
  4086ac:	cmp	w1, w0
  4086b0:	b.ne	40870c <argp_usage@@Base+0x18d0>  // b.any
  4086b4:	ldr	x0, [sp, #64]
  4086b8:	ldr	w0, [x0, #24]
  4086bc:	and	w0, w0, #0x4
  4086c0:	cmp	w0, #0x0
  4086c4:	b.ne	4086d0 <argp_usage@@Base+0x1894>  // b.any
  4086c8:	ldr	x0, [sp, #64]
  4086cc:	str	x0, [sp, #56]
  4086d0:	ldr	x0, [sp, #64]
  4086d4:	ldr	w0, [x0, #24]
  4086d8:	and	w0, w0, #0x2
  4086dc:	cmp	w0, #0x0
  4086e0:	b.ne	408700 <argp_usage@@Base+0x18c4>  // b.any
  4086e4:	ldr	x4, [sp, #32]
  4086e8:	ldr	x3, [sp, #16]
  4086ec:	ldr	x2, [sp, #24]
  4086f0:	ldr	x1, [sp, #56]
  4086f4:	ldr	x0, [sp, #64]
  4086f8:	blr	x4
  4086fc:	str	w0, [sp, #72]
  408700:	ldr	x0, [sp, #48]
  408704:	add	x0, x0, #0x1
  408708:	str	x0, [sp, #48]
  40870c:	ldr	x0, [sp, #64]
  408710:	add	x0, x0, #0x30
  408714:	str	x0, [sp, #64]
  408718:	ldr	w0, [sp, #76]
  40871c:	sub	w0, w0, #0x1
  408720:	str	w0, [sp, #76]
  408724:	ldr	w0, [sp, #76]
  408728:	cmp	w0, #0x0
  40872c:	b.eq	40873c <argp_usage@@Base+0x1900>  // b.none
  408730:	ldr	w0, [sp, #72]
  408734:	cmp	w0, #0x0
  408738:	b.eq	408688 <argp_usage@@Base+0x184c>  // b.none
  40873c:	ldr	w0, [sp, #72]
  408740:	ldp	x29, x30, [sp], #80
  408744:	ret
  408748:	stp	x29, x30, [sp, #-48]!
  40874c:	mov	x29, sp
  408750:	str	x0, [sp, #40]
  408754:	str	x1, [sp, #32]
  408758:	str	x2, [sp, #24]
  40875c:	str	x3, [sp, #16]
  408760:	ldr	x0, [sp, #40]
  408764:	bl	406e70 <argp_usage@@Base+0x34>
  408768:	cmp	w0, #0x0
  40876c:	b.eq	40877c <argp_usage@@Base+0x1940>  // b.none
  408770:	ldr	x0, [sp, #40]
  408774:	ldr	w0, [x0, #8]
  408778:	b	408780 <argp_usage@@Base+0x1944>
  40877c:	mov	w0, #0x0                   	// #0
  408780:	ldp	x29, x30, [sp], #48
  408784:	ret
  408788:	stp	x29, x30, [sp, #-32]!
  40878c:	mov	x29, sp
  408790:	str	x0, [sp, #24]
  408794:	ldr	x0, [sp, #24]
  408798:	ldr	x0, [x0, #40]
  40879c:	ldr	x0, [x0, #48]
  4087a0:	mov	x3, #0x0                   	// #0
  4087a4:	mov	x2, x0
  4087a8:	adrp	x0, 408000 <argp_usage@@Base+0x11c4>
  4087ac:	add	x1, x0, #0x748
  4087b0:	ldr	x0, [sp, #24]
  4087b4:	bl	40863c <argp_usage@@Base+0x1800>
  4087b8:	and	w0, w0, #0xff
  4087bc:	ldp	x29, x30, [sp], #32
  4087c0:	ret
  4087c4:	sub	sp, sp, #0x20
  4087c8:	str	x0, [sp, #8]
  4087cc:	ldr	x0, [sp, #8]
  4087d0:	ldr	x0, [x0]
  4087d4:	str	x0, [sp, #24]
  4087d8:	ldr	x0, [sp, #8]
  4087dc:	ldr	w0, [x0, #8]
  4087e0:	str	w0, [sp, #20]
  4087e4:	b	408830 <argp_usage@@Base+0x19f4>
  4087e8:	ldr	x0, [sp, #24]
  4087ec:	ldr	x0, [x0]
  4087f0:	cmp	x0, #0x0
  4087f4:	b.eq	408818 <argp_usage@@Base+0x19dc>  // b.none
  4087f8:	ldr	x0, [sp, #24]
  4087fc:	ldr	w0, [x0, #24]
  408800:	and	w0, w0, #0x2
  408804:	cmp	w0, #0x0
  408808:	b.ne	408818 <argp_usage@@Base+0x19dc>  // b.any
  40880c:	ldr	x0, [sp, #24]
  408810:	ldr	x0, [x0]
  408814:	b	408840 <argp_usage@@Base+0x1a04>
  408818:	ldr	x0, [sp, #24]
  40881c:	add	x0, x0, #0x30
  408820:	str	x0, [sp, #24]
  408824:	ldr	w0, [sp, #20]
  408828:	sub	w0, w0, #0x1
  40882c:	str	w0, [sp, #20]
  408830:	ldr	w0, [sp, #20]
  408834:	cmp	w0, #0x0
  408838:	b.ne	4087e8 <argp_usage@@Base+0x19ac>  // b.any
  40883c:	mov	x0, #0x0                   	// #0
  408840:	add	sp, sp, #0x20
  408844:	ret
  408848:	stp	x29, x30, [sp, #-64]!
  40884c:	mov	x29, sp
  408850:	str	x0, [sp, #24]
  408854:	str	x1, [sp, #16]
  408858:	ldr	x0, [sp, #24]
  40885c:	ldr	x0, [x0]
  408860:	str	x0, [sp, #56]
  408864:	ldr	x0, [sp, #24]
  408868:	ldr	w0, [x0, #8]
  40886c:	str	w0, [sp, #52]
  408870:	b	408900 <argp_usage@@Base+0x1ac4>
  408874:	ldr	x0, [sp, #56]
  408878:	ldr	x0, [x0]
  40887c:	str	x0, [sp, #40]
  408880:	ldr	x0, [sp, #56]
  408884:	ldr	w0, [x0, #8]
  408888:	str	w0, [sp, #36]
  40888c:	b	4088e0 <argp_usage@@Base+0x1aa4>
  408890:	ldr	x0, [sp, #40]
  408894:	ldr	x0, [x0]
  408898:	cmp	x0, #0x0
  40889c:	b.eq	4088d4 <argp_usage@@Base+0x1a98>  // b.none
  4088a0:	ldr	x0, [sp, #40]
  4088a4:	ldr	w0, [x0, #24]
  4088a8:	and	w0, w0, #0x2
  4088ac:	cmp	w0, #0x0
  4088b0:	b.ne	4088d4 <argp_usage@@Base+0x1a98>  // b.any
  4088b4:	ldr	x0, [sp, #40]
  4088b8:	ldr	x0, [x0]
  4088bc:	ldr	x1, [sp, #16]
  4088c0:	bl	402640 <strcmp@plt>
  4088c4:	cmp	w0, #0x0
  4088c8:	b.ne	4088d4 <argp_usage@@Base+0x1a98>  // b.any
  4088cc:	ldr	x0, [sp, #56]
  4088d0:	b	408918 <argp_usage@@Base+0x1adc>
  4088d4:	ldr	x0, [sp, #40]
  4088d8:	add	x0, x0, #0x30
  4088dc:	str	x0, [sp, #40]
  4088e0:	ldr	w0, [sp, #36]
  4088e4:	sub	w1, w0, #0x1
  4088e8:	str	w1, [sp, #36]
  4088ec:	cmp	w0, #0x0
  4088f0:	b.ne	408890 <argp_usage@@Base+0x1a54>  // b.any
  4088f4:	ldr	x0, [sp, #56]
  4088f8:	add	x0, x0, #0x38
  4088fc:	str	x0, [sp, #56]
  408900:	ldr	w0, [sp, #52]
  408904:	sub	w1, w0, #0x1
  408908:	str	w1, [sp, #52]
  40890c:	cmp	w0, #0x0
  408910:	b.ne	408874 <argp_usage@@Base+0x1a38>  // b.any
  408914:	mov	x0, #0x0                   	// #0
  408918:	ldp	x29, x30, [sp], #64
  40891c:	ret
  408920:	stp	x29, x30, [sp, #-64]!
  408924:	mov	x29, sp
  408928:	str	x0, [sp, #40]
  40892c:	str	x1, [sp, #32]
  408930:	str	w2, [sp, #28]
  408934:	ldr	x1, [sp, #32]
  408938:	ldr	x0, [sp, #40]
  40893c:	bl	408848 <argp_usage@@Base+0x1a0c>
  408940:	str	x0, [sp, #56]
  408944:	ldr	x0, [sp, #56]
  408948:	cmp	x0, #0x0
  40894c:	b.eq	40895c <argp_usage@@Base+0x1b20>  // b.none
  408950:	ldr	x0, [sp, #56]
  408954:	ldr	w1, [sp, #28]
  408958:	str	w1, [x0, #24]
  40895c:	nop
  408960:	ldp	x29, x30, [sp], #64
  408964:	ret
  408968:	sub	sp, sp, #0x10
  40896c:	str	w0, [sp, #12]
  408970:	str	w1, [sp, #8]
  408974:	str	w2, [sp, #4]
  408978:	ldr	w1, [sp, #12]
  40897c:	ldr	w0, [sp, #8]
  408980:	cmp	w1, w0
  408984:	b.ne	408990 <argp_usage@@Base+0x1b54>  // b.any
  408988:	ldr	w0, [sp, #4]
  40898c:	b	4089dc <argp_usage@@Base+0x1ba0>
  408990:	ldr	w0, [sp, #12]
  408994:	cmp	w0, #0x0
  408998:	b.ge	4089a8 <argp_usage@@Base+0x1b6c>  // b.tcont
  40899c:	ldr	w0, [sp, #8]
  4089a0:	cmp	w0, #0x0
  4089a4:	b.lt	4089c0 <argp_usage@@Base+0x1b84>  // b.tstop
  4089a8:	ldr	w0, [sp, #12]
  4089ac:	cmp	w0, #0x0
  4089b0:	b.lt	4089d0 <argp_usage@@Base+0x1b94>  // b.tstop
  4089b4:	ldr	w0, [sp, #8]
  4089b8:	cmp	w0, #0x0
  4089bc:	b.lt	4089d0 <argp_usage@@Base+0x1b94>  // b.tstop
  4089c0:	ldr	w1, [sp, #12]
  4089c4:	ldr	w0, [sp, #8]
  4089c8:	sub	w0, w1, w0
  4089cc:	b	4089dc <argp_usage@@Base+0x1ba0>
  4089d0:	ldr	w1, [sp, #8]
  4089d4:	ldr	w0, [sp, #12]
  4089d8:	sub	w0, w1, w0
  4089dc:	add	sp, sp, #0x10
  4089e0:	ret
  4089e4:	stp	x29, x30, [sp, #-32]!
  4089e8:	mov	x29, sp
  4089ec:	str	x0, [sp, #24]
  4089f0:	str	x1, [sp, #16]
  4089f4:	b	408a04 <argp_usage@@Base+0x1bc8>
  4089f8:	ldr	x0, [sp, #24]
  4089fc:	ldr	x0, [x0, #16]
  408a00:	str	x0, [sp, #24]
  408a04:	ldr	x0, [sp, #24]
  408a08:	ldr	w1, [x0, #32]
  408a0c:	ldr	x0, [sp, #16]
  408a10:	ldr	w0, [x0, #32]
  408a14:	cmp	w1, w0
  408a18:	b.gt	4089f8 <argp_usage@@Base+0x1bbc>
  408a1c:	b	408a2c <argp_usage@@Base+0x1bf0>
  408a20:	ldr	x0, [sp, #16]
  408a24:	ldr	x0, [x0, #16]
  408a28:	str	x0, [sp, #16]
  408a2c:	ldr	x0, [sp, #16]
  408a30:	ldr	w1, [x0, #32]
  408a34:	ldr	x0, [sp, #24]
  408a38:	ldr	w0, [x0, #32]
  408a3c:	cmp	w1, w0
  408a40:	b.gt	408a20 <argp_usage@@Base+0x1be4>
  408a44:	b	408a60 <argp_usage@@Base+0x1c24>
  408a48:	ldr	x0, [sp, #24]
  408a4c:	ldr	x0, [x0, #16]
  408a50:	str	x0, [sp, #24]
  408a54:	ldr	x0, [sp, #16]
  408a58:	ldr	x0, [x0, #16]
  408a5c:	str	x0, [sp, #16]
  408a60:	ldr	x0, [sp, #24]
  408a64:	ldr	x1, [x0, #16]
  408a68:	ldr	x0, [sp, #16]
  408a6c:	ldr	x0, [x0, #16]
  408a70:	cmp	x1, x0
  408a74:	b.ne	408a48 <argp_usage@@Base+0x1c0c>  // b.any
  408a78:	ldr	x0, [sp, #24]
  408a7c:	ldr	w3, [x0, #12]
  408a80:	ldr	x0, [sp, #16]
  408a84:	ldr	w4, [x0, #12]
  408a88:	ldr	x0, [sp, #16]
  408a8c:	ldr	w1, [x0, #8]
  408a90:	ldr	x0, [sp, #24]
  408a94:	ldr	w0, [x0, #8]
  408a98:	sub	w0, w1, w0
  408a9c:	mov	w2, w0
  408aa0:	mov	w1, w4
  408aa4:	mov	w0, w3
  408aa8:	bl	408968 <argp_usage@@Base+0x1b2c>
  408aac:	ldp	x29, x30, [sp], #32
  408ab0:	ret
  408ab4:	sub	sp, sp, #0x10
  408ab8:	str	x0, [sp, #8]
  408abc:	b	408acc <argp_usage@@Base+0x1c90>
  408ac0:	ldr	x0, [sp, #8]
  408ac4:	ldr	x0, [x0, #16]
  408ac8:	str	x0, [sp, #8]
  408acc:	ldr	x0, [sp, #8]
  408ad0:	ldr	x0, [x0, #16]
  408ad4:	cmp	x0, #0x0
  408ad8:	b.ne	408ac0 <argp_usage@@Base+0x1c84>  // b.any
  408adc:	ldr	x0, [sp, #8]
  408ae0:	add	sp, sp, #0x10
  408ae4:	ret
  408ae8:	sub	sp, sp, #0x10
  408aec:	str	x0, [sp, #8]
  408af0:	str	x1, [sp]
  408af4:	b	408b04 <argp_usage@@Base+0x1cc8>
  408af8:	ldr	x0, [sp, #8]
  408afc:	ldr	x0, [x0, #16]
  408b00:	str	x0, [sp, #8]
  408b04:	ldr	x0, [sp, #8]
  408b08:	cmp	x0, #0x0
  408b0c:	b.eq	408b20 <argp_usage@@Base+0x1ce4>  // b.none
  408b10:	ldr	x1, [sp, #8]
  408b14:	ldr	x0, [sp]
  408b18:	cmp	x1, x0
  408b1c:	b.ne	408af8 <argp_usage@@Base+0x1cbc>  // b.any
  408b20:	ldr	x1, [sp, #8]
  408b24:	ldr	x0, [sp]
  408b28:	cmp	x1, x0
  408b2c:	cset	w0, eq  // eq = none
  408b30:	and	w0, w0, #0xff
  408b34:	add	sp, sp, #0x10
  408b38:	ret
  408b3c:	stp	x29, x30, [sp, #-48]!
  408b40:	mov	x29, sp
  408b44:	str	x0, [sp, #24]
  408b48:	ldr	x0, [sp, #24]
  408b4c:	ldr	x0, [x0]
  408b50:	cmp	x0, #0x0
  408b54:	b.ne	408b78 <argp_usage@@Base+0x1d3c>  // b.any
  408b58:	mov	w0, #0x1                   	// #1
  408b5c:	str	w0, [sp, #44]
  408b60:	b	408c20 <argp_usage@@Base+0x1de4>
  408b64:	ldr	x0, [sp, #24]
  408b68:	ldr	x0, [x0]
  408b6c:	add	x1, x0, #0x1
  408b70:	ldr	x0, [sp, #24]
  408b74:	str	x1, [x0]
  408b78:	bl	402670 <__ctype_b_loc@plt>
  408b7c:	ldr	x1, [x0]
  408b80:	ldr	x0, [sp, #24]
  408b84:	ldr	x0, [x0]
  408b88:	ldrb	w0, [x0]
  408b8c:	and	x0, x0, #0xff
  408b90:	lsl	x0, x0, #1
  408b94:	add	x0, x1, x0
  408b98:	ldrh	w0, [x0]
  408b9c:	and	w0, w0, #0x2000
  408ba0:	cmp	w0, #0x0
  408ba4:	b.ne	408b64 <argp_usage@@Base+0x1d28>  // b.any
  408ba8:	ldr	x0, [sp, #24]
  408bac:	ldr	x0, [x0]
  408bb0:	ldrb	w0, [x0]
  408bb4:	cmp	w0, #0x2d
  408bb8:	cset	w0, ne  // ne = any
  408bbc:	and	w0, w0, #0xff
  408bc0:	str	w0, [sp, #44]
  408bc4:	b	408bdc <argp_usage@@Base+0x1da0>
  408bc8:	ldr	x0, [sp, #24]
  408bcc:	ldr	x0, [x0]
  408bd0:	add	x1, x0, #0x1
  408bd4:	ldr	x0, [sp, #24]
  408bd8:	str	x1, [x0]
  408bdc:	ldr	x0, [sp, #24]
  408be0:	ldr	x0, [x0]
  408be4:	ldrb	w0, [x0]
  408be8:	cmp	w0, #0x0
  408bec:	b.eq	408c20 <argp_usage@@Base+0x1de4>  // b.none
  408bf0:	bl	402670 <__ctype_b_loc@plt>
  408bf4:	ldr	x1, [x0]
  408bf8:	ldr	x0, [sp, #24]
  408bfc:	ldr	x0, [x0]
  408c00:	ldrb	w0, [x0]
  408c04:	and	x0, x0, #0xff
  408c08:	lsl	x0, x0, #1
  408c0c:	add	x0, x1, x0
  408c10:	ldrh	w0, [x0]
  408c14:	and	w0, w0, #0x8
  408c18:	cmp	w0, #0x0
  408c1c:	b.eq	408bc8 <argp_usage@@Base+0x1d8c>  // b.none
  408c20:	ldr	w0, [sp, #44]
  408c24:	ldp	x29, x30, [sp], #48
  408c28:	ret
  408c2c:	stp	x29, x30, [sp, #-112]!
  408c30:	mov	x29, sp
  408c34:	str	x19, [sp, #16]
  408c38:	str	x0, [sp, #40]
  408c3c:	str	x1, [sp, #32]
  408c40:	ldr	x0, [sp, #40]
  408c44:	ldr	w0, [x0, #24]
  408c48:	str	w0, [sp, #100]
  408c4c:	ldr	x0, [sp, #32]
  408c50:	ldr	w0, [x0, #24]
  408c54:	str	w0, [sp, #96]
  408c58:	ldr	x0, [sp, #40]
  408c5c:	ldr	x1, [x0, #32]
  408c60:	ldr	x0, [sp, #32]
  408c64:	ldr	x0, [x0, #32]
  408c68:	cmp	x1, x0
  408c6c:	b.eq	408d30 <argp_usage@@Base+0x1ef4>  // b.none
  408c70:	ldr	x0, [sp, #40]
  408c74:	ldr	x0, [x0, #32]
  408c78:	cmp	x0, #0x0
  408c7c:	b.ne	408ca4 <argp_usage@@Base+0x1e68>  // b.any
  408c80:	ldr	x0, [sp, #32]
  408c84:	ldr	x0, [x0, #32]
  408c88:	bl	408ab4 <argp_usage@@Base+0x1c78>
  408c8c:	ldr	w0, [x0, #12]
  408c90:	mov	w2, #0xffffffff            	// #-1
  408c94:	mov	w1, w0
  408c98:	ldr	w0, [sp, #100]
  408c9c:	bl	408968 <argp_usage@@Base+0x1b2c>
  408ca0:	b	408f8c <argp_usage@@Base+0x2150>
  408ca4:	ldr	x0, [sp, #32]
  408ca8:	ldr	x0, [x0, #32]
  408cac:	cmp	x0, #0x0
  408cb0:	b.ne	408cd4 <argp_usage@@Base+0x1e98>  // b.any
  408cb4:	ldr	x0, [sp, #40]
  408cb8:	ldr	x0, [x0, #32]
  408cbc:	bl	408ab4 <argp_usage@@Base+0x1c78>
  408cc0:	ldr	w0, [x0, #12]
  408cc4:	mov	w2, #0x1                   	// #1
  408cc8:	ldr	w1, [sp, #96]
  408ccc:	bl	408968 <argp_usage@@Base+0x1b2c>
  408cd0:	b	408f8c <argp_usage@@Base+0x2150>
  408cd4:	ldr	x0, [sp, #40]
  408cd8:	ldr	x2, [x0, #32]
  408cdc:	ldr	x0, [sp, #32]
  408ce0:	ldr	x0, [x0, #32]
  408ce4:	mov	x1, x0
  408ce8:	mov	x0, x2
  408cec:	bl	4089e4 <argp_usage@@Base+0x1ba8>
  408cf0:	str	w0, [sp, #84]
  408cf4:	ldr	w0, [sp, #84]
  408cf8:	cmp	w0, #0x0
  408cfc:	b.ne	408d28 <argp_usage@@Base+0x1eec>  // b.any
  408d00:	ldr	x0, [sp, #40]
  408d04:	ldr	w1, [x0, #48]
  408d08:	ldr	x0, [sp, #32]
  408d0c:	ldr	w0, [x0, #48]
  408d10:	cmp	w1, w0
  408d14:	b.cs	408d20 <argp_usage@@Base+0x1ee4>  // b.hs, b.nlast
  408d18:	mov	w0, #0xffffffff            	// #-1
  408d1c:	b	408f8c <argp_usage@@Base+0x2150>
  408d20:	mov	w0, #0x1                   	// #1
  408d24:	b	408f8c <argp_usage@@Base+0x2150>
  408d28:	ldr	w0, [sp, #84]
  408d2c:	b	408f8c <argp_usage@@Base+0x2150>
  408d30:	ldr	w1, [sp, #100]
  408d34:	ldr	w0, [sp, #96]
  408d38:	cmp	w1, w0
  408d3c:	b.ne	408f58 <argp_usage@@Base+0x211c>  // b.any
  408d40:	ldr	x0, [sp, #40]
  408d44:	bl	408788 <argp_usage@@Base+0x194c>
  408d48:	and	w0, w0, #0xff
  408d4c:	str	w0, [sp, #92]
  408d50:	ldr	x0, [sp, #32]
  408d54:	bl	408788 <argp_usage@@Base+0x194c>
  408d58:	and	w0, w0, #0xff
  408d5c:	str	w0, [sp, #88]
  408d60:	ldr	x0, [sp, #40]
  408d64:	ldr	x0, [x0]
  408d68:	ldr	w0, [x0, #24]
  408d6c:	and	w0, w0, #0x8
  408d70:	str	w0, [sp, #108]
  408d74:	ldr	x0, [sp, #32]
  408d78:	ldr	x0, [x0]
  408d7c:	ldr	w0, [x0, #24]
  408d80:	and	w0, w0, #0x8
  408d84:	str	w0, [sp, #104]
  408d88:	ldr	x0, [sp, #40]
  408d8c:	bl	4087c4 <argp_usage@@Base+0x1988>
  408d90:	str	x0, [sp, #64]
  408d94:	ldr	x0, [sp, #32]
  408d98:	bl	4087c4 <argp_usage@@Base+0x1988>
  408d9c:	str	x0, [sp, #56]
  408da0:	ldr	w0, [sp, #108]
  408da4:	cmp	w0, #0x0
  408da8:	b.eq	408db8 <argp_usage@@Base+0x1f7c>  // b.none
  408dac:	add	x0, sp, #0x40
  408db0:	bl	408b3c <argp_usage@@Base+0x1d00>
  408db4:	str	w0, [sp, #108]
  408db8:	ldr	w0, [sp, #104]
  408dbc:	cmp	w0, #0x0
  408dc0:	b.eq	408dd0 <argp_usage@@Base+0x1f94>  // b.none
  408dc4:	add	x0, sp, #0x38
  408dc8:	bl	408b3c <argp_usage@@Base+0x1d00>
  408dcc:	str	w0, [sp, #104]
  408dd0:	ldr	w1, [sp, #108]
  408dd4:	ldr	w0, [sp, #104]
  408dd8:	cmp	w1, w0
  408ddc:	b.eq	408df0 <argp_usage@@Base+0x1fb4>  // b.none
  408de0:	ldr	w1, [sp, #108]
  408de4:	ldr	w0, [sp, #104]
  408de8:	sub	w0, w1, w0
  408dec:	b	408f8c <argp_usage@@Base+0x2150>
  408df0:	ldr	w0, [sp, #92]
  408df4:	cmp	w0, #0x0
  408df8:	b.ne	408e6c <argp_usage@@Base+0x2030>  // b.any
  408dfc:	ldr	w0, [sp, #88]
  408e00:	cmp	w0, #0x0
  408e04:	b.ne	408e6c <argp_usage@@Base+0x2030>  // b.any
  408e08:	ldr	x0, [sp, #64]
  408e0c:	cmp	x0, #0x0
  408e10:	b.eq	408e6c <argp_usage@@Base+0x2030>  // b.none
  408e14:	ldr	x0, [sp, #56]
  408e18:	cmp	x0, #0x0
  408e1c:	b.eq	408e6c <argp_usage@@Base+0x2030>  // b.none
  408e20:	ldr	x0, [sp, #64]
  408e24:	ldr	x1, [sp, #56]
  408e28:	bl	402550 <strcasecmp@plt>
  408e2c:	str	w0, [sp, #84]
  408e30:	ldr	w0, [sp, #84]
  408e34:	cmp	w0, #0x0
  408e38:	b.ne	408e64 <argp_usage@@Base+0x2028>  // b.any
  408e3c:	ldr	x0, [sp, #40]
  408e40:	ldr	w1, [x0, #48]
  408e44:	ldr	x0, [sp, #32]
  408e48:	ldr	w0, [x0, #48]
  408e4c:	cmp	w1, w0
  408e50:	b.cs	408e5c <argp_usage@@Base+0x2020>  // b.hs, b.nlast
  408e54:	mov	w0, #0xffffffff            	// #-1
  408e58:	b	408f8c <argp_usage@@Base+0x2150>
  408e5c:	mov	w0, #0x1                   	// #1
  408e60:	b	408f8c <argp_usage@@Base+0x2150>
  408e64:	ldr	w0, [sp, #84]
  408e68:	b	408f8c <argp_usage@@Base+0x2150>
  408e6c:	ldr	w0, [sp, #92]
  408e70:	cmp	w0, #0x0
  408e74:	b.ne	408e98 <argp_usage@@Base+0x205c>  // b.any
  408e78:	ldr	x0, [sp, #64]
  408e7c:	cmp	x0, #0x0
  408e80:	b.eq	408e90 <argp_usage@@Base+0x2054>  // b.none
  408e84:	ldr	x0, [sp, #64]
  408e88:	ldrb	w0, [x0]
  408e8c:	b	408ea0 <argp_usage@@Base+0x2064>
  408e90:	mov	w0, #0x0                   	// #0
  408e94:	b	408ea0 <argp_usage@@Base+0x2064>
  408e98:	ldr	w0, [sp, #92]
  408e9c:	and	w0, w0, #0xff
  408ea0:	strb	w0, [sp, #83]
  408ea4:	ldr	w0, [sp, #88]
  408ea8:	cmp	w0, #0x0
  408eac:	b.ne	408ed0 <argp_usage@@Base+0x2094>  // b.any
  408eb0:	ldr	x0, [sp, #56]
  408eb4:	cmp	x0, #0x0
  408eb8:	b.eq	408ec8 <argp_usage@@Base+0x208c>  // b.none
  408ebc:	ldr	x0, [sp, #56]
  408ec0:	ldrb	w0, [x0]
  408ec4:	b	408ed8 <argp_usage@@Base+0x209c>
  408ec8:	mov	w0, #0x0                   	// #0
  408ecc:	b	408ed8 <argp_usage@@Base+0x209c>
  408ed0:	ldr	w0, [sp, #88]
  408ed4:	and	w0, w0, #0xff
  408ed8:	strb	w0, [sp, #82]
  408edc:	ldrb	w0, [sp, #83]
  408ee0:	bl	402860 <tolower@plt>
  408ee4:	mov	w19, w0
  408ee8:	ldrb	w0, [sp, #82]
  408eec:	bl	402860 <tolower@plt>
  408ef0:	sub	w0, w19, w0
  408ef4:	str	w0, [sp, #76]
  408ef8:	ldr	w0, [sp, #76]
  408efc:	cmp	w0, #0x0
  408f00:	b.ne	408f50 <argp_usage@@Base+0x2114>  // b.any
  408f04:	ldrb	w1, [sp, #82]
  408f08:	ldrb	w0, [sp, #83]
  408f0c:	sub	w0, w1, w0
  408f10:	str	w0, [sp, #84]
  408f14:	ldr	w0, [sp, #84]
  408f18:	cmp	w0, #0x0
  408f1c:	b.ne	408f48 <argp_usage@@Base+0x210c>  // b.any
  408f20:	ldr	x0, [sp, #40]
  408f24:	ldr	w1, [x0, #48]
  408f28:	ldr	x0, [sp, #32]
  408f2c:	ldr	w0, [x0, #48]
  408f30:	cmp	w1, w0
  408f34:	b.cs	408f40 <argp_usage@@Base+0x2104>  // b.hs, b.nlast
  408f38:	mov	w0, #0xffffffff            	// #-1
  408f3c:	b	408f8c <argp_usage@@Base+0x2150>
  408f40:	mov	w0, #0x1                   	// #1
  408f44:	b	408f8c <argp_usage@@Base+0x2150>
  408f48:	ldr	w0, [sp, #84]
  408f4c:	b	408f8c <argp_usage@@Base+0x2150>
  408f50:	ldr	w0, [sp, #76]
  408f54:	b	408f8c <argp_usage@@Base+0x2150>
  408f58:	ldr	x0, [sp, #40]
  408f5c:	ldr	w1, [x0, #48]
  408f60:	ldr	x0, [sp, #32]
  408f64:	ldr	w0, [x0, #48]
  408f68:	cmp	w1, w0
  408f6c:	b.cs	408f78 <argp_usage@@Base+0x213c>  // b.hs, b.nlast
  408f70:	mov	w0, #0xffffffff            	// #-1
  408f74:	b	408f7c <argp_usage@@Base+0x2140>
  408f78:	mov	w0, #0x1                   	// #1
  408f7c:	mov	w2, w0
  408f80:	ldr	w1, [sp, #96]
  408f84:	ldr	w0, [sp, #100]
  408f88:	bl	408968 <argp_usage@@Base+0x1b2c>
  408f8c:	ldr	x19, [sp, #16]
  408f90:	ldp	x29, x30, [sp], #112
  408f94:	ret
  408f98:	stp	x29, x30, [sp, #-32]!
  408f9c:	mov	x29, sp
  408fa0:	str	x0, [sp, #24]
  408fa4:	str	x1, [sp, #16]
  408fa8:	ldr	x1, [sp, #16]
  408fac:	ldr	x0, [sp, #24]
  408fb0:	bl	408c2c <argp_usage@@Base+0x1df0>
  408fb4:	ldp	x29, x30, [sp], #32
  408fb8:	ret
  408fbc:	stp	x29, x30, [sp, #-48]!
  408fc0:	mov	x29, sp
  408fc4:	str	x0, [sp, #24]
  408fc8:	ldr	x0, [sp, #24]
  408fcc:	ldr	w0, [x0, #8]
  408fd0:	cmp	w0, #0x0
  408fd4:	b.eq	40904c <argp_usage@@Base+0x2210>  // b.none
  408fd8:	str	wzr, [sp, #44]
  408fdc:	ldr	x0, [sp, #24]
  408fe0:	ldr	x0, [x0]
  408fe4:	str	x0, [sp, #32]
  408fe8:	b	409010 <argp_usage@@Base+0x21d4>
  408fec:	ldr	x0, [sp, #32]
  408ff0:	ldr	w1, [sp, #44]
  408ff4:	str	w1, [x0, #48]
  408ff8:	ldr	w0, [sp, #44]
  408ffc:	add	w0, w0, #0x1
  409000:	str	w0, [sp, #44]
  409004:	ldr	x0, [sp, #32]
  409008:	add	x0, x0, #0x38
  40900c:	str	x0, [sp, #32]
  409010:	ldr	x0, [sp, #24]
  409014:	ldr	w0, [x0, #8]
  409018:	ldr	w1, [sp, #44]
  40901c:	cmp	w1, w0
  409020:	b.cc	408fec <argp_usage@@Base+0x21b0>  // b.lo, b.ul, b.last
  409024:	ldr	x0, [sp, #24]
  409028:	ldr	x4, [x0]
  40902c:	ldr	x0, [sp, #24]
  409030:	ldr	w0, [x0, #8]
  409034:	mov	w1, w0
  409038:	adrp	x0, 408000 <argp_usage@@Base+0x11c4>
  40903c:	add	x3, x0, #0xf98
  409040:	mov	x2, #0x38                  	// #56
  409044:	mov	x0, x4
  409048:	bl	402400 <qsort@plt>
  40904c:	nop
  409050:	ldp	x29, x30, [sp], #48
  409054:	ret
  409058:	stp	x29, x30, [sp, #-144]!
  40905c:	mov	x29, sp
  409060:	str	x19, [sp, #16]
  409064:	str	x0, [sp, #40]
  409068:	str	x1, [sp, #32]
  40906c:	ldr	x0, [sp, #40]
  409070:	add	x0, x0, #0x18
  409074:	str	x0, [sp, #136]
  409078:	b	40908c <argp_usage@@Base+0x2250>
  40907c:	ldr	x0, [sp, #136]
  409080:	ldr	x0, [x0]
  409084:	add	x0, x0, #0x28
  409088:	str	x0, [sp, #136]
  40908c:	ldr	x0, [sp, #136]
  409090:	ldr	x0, [x0]
  409094:	cmp	x0, #0x0
  409098:	b.ne	40907c <argp_usage@@Base+0x2240>  // b.any
  40909c:	ldr	x0, [sp, #32]
  4090a0:	ldr	x1, [x0, #24]
  4090a4:	ldr	x0, [sp, #136]
  4090a8:	str	x1, [x0]
  4090ac:	ldr	x0, [sp, #32]
  4090b0:	str	xzr, [x0, #24]
  4090b4:	ldr	x0, [sp, #32]
  4090b8:	ldr	w0, [x0, #8]
  4090bc:	cmp	w0, #0x0
  4090c0:	b.eq	4093f8 <argp_usage@@Base+0x25bc>  // b.none
  4090c4:	ldr	x0, [sp, #40]
  4090c8:	ldr	w0, [x0, #8]
  4090cc:	cmp	w0, #0x0
  4090d0:	b.ne	409110 <argp_usage@@Base+0x22d4>  // b.any
  4090d4:	ldr	x0, [sp, #32]
  4090d8:	ldr	w1, [x0, #8]
  4090dc:	ldr	x0, [sp, #40]
  4090e0:	str	w1, [x0, #8]
  4090e4:	ldr	x0, [sp, #32]
  4090e8:	ldr	x1, [x0]
  4090ec:	ldr	x0, [sp, #40]
  4090f0:	str	x1, [x0]
  4090f4:	ldr	x0, [sp, #32]
  4090f8:	ldr	x1, [x0, #16]
  4090fc:	ldr	x0, [sp, #40]
  409100:	str	x1, [x0, #16]
  409104:	ldr	x0, [sp, #32]
  409108:	str	wzr, [x0, #8]
  40910c:	b	4093f8 <argp_usage@@Base+0x25bc>
  409110:	ldr	x0, [sp, #40]
  409114:	ldr	w1, [x0, #8]
  409118:	ldr	x0, [sp, #32]
  40911c:	ldr	w0, [x0, #8]
  409120:	add	w0, w1, w0
  409124:	str	w0, [sp, #84]
  409128:	ldr	w1, [sp, #84]
  40912c:	mov	x0, x1
  409130:	lsl	x0, x0, #3
  409134:	sub	x0, x0, x1
  409138:	lsl	x0, x0, #3
  40913c:	bl	4024a0 <malloc@plt>
  409140:	str	x0, [sp, #72]
  409144:	ldr	x0, [sp, #40]
  409148:	ldr	x0, [x0, #16]
  40914c:	bl	402300 <strlen@plt>
  409150:	str	w0, [sp, #68]
  409154:	ldr	w19, [sp, #68]
  409158:	ldr	x0, [sp, #32]
  40915c:	ldr	x0, [x0, #16]
  409160:	bl	402300 <strlen@plt>
  409164:	add	x0, x19, x0
  409168:	add	x0, x0, #0x1
  40916c:	bl	4024a0 <malloc@plt>
  409170:	str	x0, [sp, #56]
  409174:	ldr	x0, [sp, #72]
  409178:	cmp	x0, #0x0
  40917c:	b.eq	40918c <argp_usage@@Base+0x2350>  // b.none
  409180:	ldr	x0, [sp, #56]
  409184:	cmp	x0, #0x0
  409188:	b.ne	4091ac <argp_usage@@Base+0x2370>  // b.any
  40918c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409190:	add	x3, x0, #0x230
  409194:	mov	w2, #0x372                 	// #882
  409198:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40919c:	add	x1, x0, #0x10
  4091a0:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  4091a4:	add	x0, x0, #0x60
  4091a8:	bl	402840 <__assert_fail@plt>
  4091ac:	ldr	x0, [sp, #40]
  4091b0:	ldr	x3, [x0]
  4091b4:	ldr	x0, [sp, #40]
  4091b8:	ldr	w0, [x0, #8]
  4091bc:	mov	w1, w0
  4091c0:	mov	x0, x1
  4091c4:	lsl	x0, x0, #3
  4091c8:	sub	x0, x0, x1
  4091cc:	lsl	x0, x0, #3
  4091d0:	mov	x2, x0
  4091d4:	mov	x1, x3
  4091d8:	ldr	x0, [sp, #72]
  4091dc:	bl	402690 <mempcpy@plt>
  4091e0:	mov	x4, x0
  4091e4:	ldr	x0, [sp, #32]
  4091e8:	ldr	x3, [x0]
  4091ec:	ldr	x0, [sp, #32]
  4091f0:	ldr	w0, [x0, #8]
  4091f4:	mov	w1, w0
  4091f8:	mov	x0, x1
  4091fc:	lsl	x0, x0, #3
  409200:	sub	x0, x0, x1
  409204:	lsl	x0, x0, #3
  409208:	mov	x2, x0
  40920c:	mov	x1, x3
  409210:	mov	x0, x4
  409214:	bl	402690 <mempcpy@plt>
  409218:	ldr	x0, [sp, #40]
  40921c:	ldr	x0, [x0, #16]
  409220:	ldr	w1, [sp, #68]
  409224:	mov	x2, x1
  409228:	mov	x1, x0
  40922c:	ldr	x0, [sp, #56]
  409230:	bl	402690 <mempcpy@plt>
  409234:	ldr	x0, [sp, #72]
  409238:	str	x0, [sp, #104]
  40923c:	ldr	x0, [sp, #40]
  409240:	ldr	w0, [x0, #8]
  409244:	str	w0, [sp, #132]
  409248:	b	40928c <argp_usage@@Base+0x2450>
  40924c:	ldr	x0, [sp, #104]
  409250:	ldr	x1, [x0, #16]
  409254:	ldr	x0, [sp, #40]
  409258:	ldr	x0, [x0, #16]
  40925c:	sub	x0, x1, x0
  409260:	mov	x1, x0
  409264:	ldr	x0, [sp, #56]
  409268:	add	x1, x0, x1
  40926c:	ldr	x0, [sp, #104]
  409270:	str	x1, [x0, #16]
  409274:	ldr	x0, [sp, #104]
  409278:	add	x0, x0, #0x38
  40927c:	str	x0, [sp, #104]
  409280:	ldr	w0, [sp, #132]
  409284:	sub	w0, w0, #0x1
  409288:	str	w0, [sp, #132]
  40928c:	ldr	w0, [sp, #132]
  409290:	cmp	w0, #0x0
  409294:	b.ne	40924c <argp_usage@@Base+0x2410>  // b.any
  409298:	ldr	w0, [sp, #68]
  40929c:	ldr	x1, [sp, #56]
  4092a0:	add	x0, x1, x0
  4092a4:	str	x0, [sp, #120]
  4092a8:	ldr	x0, [sp, #32]
  4092ac:	ldr	x0, [x0, #16]
  4092b0:	str	x0, [sp, #112]
  4092b4:	ldr	x0, [sp, #32]
  4092b8:	ldr	w0, [x0, #8]
  4092bc:	str	w0, [sp, #132]
  4092c0:	b	4093a8 <argp_usage@@Base+0x256c>
  4092c4:	ldr	x0, [sp, #104]
  4092c8:	ldr	x1, [sp, #120]
  4092cc:	str	x1, [x0, #16]
  4092d0:	ldr	x0, [sp, #104]
  4092d4:	ldr	w0, [x0, #8]
  4092d8:	str	w0, [sp, #100]
  4092dc:	ldr	x0, [sp, #104]
  4092e0:	ldr	x0, [x0]
  4092e4:	str	x0, [sp, #88]
  4092e8:	b	409384 <argp_usage@@Base+0x2548>
  4092ec:	ldr	x0, [sp, #112]
  4092f0:	ldrb	w0, [x0]
  4092f4:	str	w0, [sp, #52]
  4092f8:	ldr	x0, [sp, #88]
  4092fc:	bl	406e70 <argp_usage@@Base+0x34>
  409300:	cmp	w0, #0x0
  409304:	b.eq	40936c <argp_usage@@Base+0x2530>  // b.none
  409308:	ldr	x0, [sp, #88]
  40930c:	ldr	w0, [x0, #8]
  409310:	ldr	w1, [sp, #52]
  409314:	cmp	w1, w0
  409318:	b.ne	40936c <argp_usage@@Base+0x2530>  // b.any
  40931c:	ldr	w0, [sp, #52]
  409320:	and	w3, w0, #0xff
  409324:	ldr	w0, [sp, #68]
  409328:	ldr	x1, [sp, #56]
  40932c:	add	x0, x1, x0
  409330:	mov	x2, x0
  409334:	ldr	x1, [sp, #56]
  409338:	mov	w0, w3
  40933c:	bl	40817c <argp_usage@@Base+0x1340>
  409340:	cmp	w0, #0x0
  409344:	b.ne	409360 <argp_usage@@Base+0x2524>  // b.any
  409348:	ldr	x0, [sp, #120]
  40934c:	add	x1, x0, #0x1
  409350:	str	x1, [sp, #120]
  409354:	ldr	w1, [sp, #52]
  409358:	and	w1, w1, #0xff
  40935c:	strb	w1, [x0]
  409360:	ldr	x0, [sp, #112]
  409364:	add	x0, x0, #0x1
  409368:	str	x0, [sp, #112]
  40936c:	ldr	x0, [sp, #88]
  409370:	add	x0, x0, #0x30
  409374:	str	x0, [sp, #88]
  409378:	ldr	w0, [sp, #100]
  40937c:	sub	w0, w0, #0x1
  409380:	str	w0, [sp, #100]
  409384:	ldr	w0, [sp, #100]
  409388:	cmp	w0, #0x0
  40938c:	b.ne	4092ec <argp_usage@@Base+0x24b0>  // b.any
  409390:	ldr	x0, [sp, #104]
  409394:	add	x0, x0, #0x38
  409398:	str	x0, [sp, #104]
  40939c:	ldr	w0, [sp, #132]
  4093a0:	sub	w0, w0, #0x1
  4093a4:	str	w0, [sp, #132]
  4093a8:	ldr	w0, [sp, #132]
  4093ac:	cmp	w0, #0x0
  4093b0:	b.ne	4092c4 <argp_usage@@Base+0x2488>  // b.any
  4093b4:	ldr	x0, [sp, #120]
  4093b8:	strb	wzr, [x0]
  4093bc:	ldr	x0, [sp, #40]
  4093c0:	ldr	x0, [x0]
  4093c4:	bl	402680 <free@plt>
  4093c8:	ldr	x0, [sp, #40]
  4093cc:	ldr	x0, [x0, #16]
  4093d0:	bl	402680 <free@plt>
  4093d4:	ldr	x0, [sp, #40]
  4093d8:	ldr	x1, [sp, #72]
  4093dc:	str	x1, [x0]
  4093e0:	ldr	x0, [sp, #40]
  4093e4:	ldr	w1, [sp, #84]
  4093e8:	str	w1, [x0, #8]
  4093ec:	ldr	x0, [sp, #40]
  4093f0:	ldr	x1, [sp, #56]
  4093f4:	str	x1, [x0, #16]
  4093f8:	ldr	x0, [sp, #32]
  4093fc:	bl	4085bc <argp_usage@@Base+0x1780>
  409400:	nop
  409404:	ldr	x19, [sp, #16]
  409408:	ldp	x29, x30, [sp], #144
  40940c:	ret
  409410:	stp	x29, x30, [sp, #-48]!
  409414:	mov	x29, sp
  409418:	str	x0, [sp, #24]
  40941c:	str	w1, [sp, #20]
  409420:	ldr	x0, [sp, #24]
  409424:	bl	40de08 <argp_failure@@Base+0x2ae4>
  409428:	mov	w1, w0
  40942c:	ldr	w0, [sp, #20]
  409430:	sub	w0, w0, w1
  409434:	str	w0, [sp, #44]
  409438:	b	409448 <argp_usage@@Base+0x260c>
  40943c:	mov	w1, #0x20                  	// #32
  409440:	ldr	x0, [sp, #24]
  409444:	bl	40dc6c <argp_failure@@Base+0x2948>
  409448:	ldr	w0, [sp, #44]
  40944c:	sub	w1, w0, #0x1
  409450:	str	w1, [sp, #44]
  409454:	cmp	w0, #0x0
  409458:	b.gt	40943c <argp_usage@@Base+0x2600>
  40945c:	nop
  409460:	nop
  409464:	ldp	x29, x30, [sp], #48
  409468:	ret
  40946c:	stp	x29, x30, [sp, #-32]!
  409470:	mov	x29, sp
  409474:	str	x0, [sp, #24]
  409478:	str	x1, [sp, #16]
  40947c:	ldr	x0, [sp, #24]
  409480:	bl	40de08 <argp_failure@@Base+0x2ae4>
  409484:	mov	x1, x0
  409488:	ldr	x0, [sp, #16]
  40948c:	add	x1, x1, x0
  409490:	ldr	x0, [sp, #24]
  409494:	ldr	x0, [x0, #16]
  409498:	cmp	x1, x0
  40949c:	b.cc	4094b0 <argp_usage@@Base+0x2674>  // b.lo, b.ul, b.last
  4094a0:	mov	w1, #0xa                   	// #10
  4094a4:	ldr	x0, [sp, #24]
  4094a8:	bl	40dc6c <argp_failure@@Base+0x2948>
  4094ac:	b	4094bc <argp_usage@@Base+0x2680>
  4094b0:	mov	w1, #0x20                  	// #32
  4094b4:	ldr	x0, [sp, #24]
  4094b8:	bl	40dc6c <argp_failure@@Base+0x2948>
  4094bc:	nop
  4094c0:	ldp	x29, x30, [sp], #32
  4094c4:	ret
  4094c8:	stp	x29, x30, [sp, #-64]!
  4094cc:	mov	x29, sp
  4094d0:	str	x0, [sp, #56]
  4094d4:	str	x1, [sp, #48]
  4094d8:	str	x2, [sp, #40]
  4094dc:	str	x3, [sp, #32]
  4094e0:	str	x4, [sp, #24]
  4094e4:	ldr	x0, [sp, #56]
  4094e8:	ldr	x0, [x0, #16]
  4094ec:	cmp	x0, #0x0
  4094f0:	b.eq	40953c <argp_usage@@Base+0x2700>  // b.none
  4094f4:	ldr	x0, [sp, #56]
  4094f8:	ldr	w0, [x0, #24]
  4094fc:	and	w0, w0, #0x1
  409500:	cmp	w0, #0x0
  409504:	b.eq	409524 <argp_usage@@Base+0x26e8>  // b.none
  409508:	ldr	x0, [sp, #56]
  40950c:	ldr	x0, [x0, #16]
  409510:	mov	x2, x0
  409514:	ldr	x1, [sp, #40]
  409518:	ldr	x0, [sp, #24]
  40951c:	bl	40da40 <argp_failure@@Base+0x271c>
  409520:	b	40953c <argp_usage@@Base+0x2700>
  409524:	ldr	x0, [sp, #56]
  409528:	ldr	x0, [x0, #16]
  40952c:	mov	x2, x0
  409530:	ldr	x1, [sp, #48]
  409534:	ldr	x0, [sp, #24]
  409538:	bl	40da40 <argp_failure@@Base+0x271c>
  40953c:	nop
  409540:	ldp	x29, x30, [sp], #64
  409544:	ret
  409548:	stp	x29, x30, [sp, #-64]!
  40954c:	mov	x29, sp
  409550:	str	x0, [sp, #40]
  409554:	str	w1, [sp, #36]
  409558:	str	x2, [sp, #24]
  40955c:	str	x3, [sp, #16]
  409560:	ldr	x0, [sp, #24]
  409564:	ldr	x0, [x0, #40]
  409568:	cmp	x0, #0x0
  40956c:	b.eq	40959c <argp_usage@@Base+0x2760>  // b.none
  409570:	ldr	x1, [sp, #16]
  409574:	ldr	x0, [sp, #24]
  409578:	bl	406dbc <argp_parse@@Base+0x1fc>
  40957c:	str	x0, [sp, #56]
  409580:	ldr	x0, [sp, #24]
  409584:	ldr	x3, [x0, #40]
  409588:	ldr	x2, [sp, #56]
  40958c:	ldr	x1, [sp, #40]
  409590:	ldr	w0, [sp, #36]
  409594:	blr	x3
  409598:	b	4095a0 <argp_usage@@Base+0x2764>
  40959c:	ldr	x0, [sp, #40]
  4095a0:	ldp	x29, x30, [sp], #64
  4095a4:	ret
  4095a8:	stp	x29, x30, [sp, #-64]!
  4095ac:	mov	x29, sp
  4095b0:	str	x0, [sp, #40]
  4095b4:	str	x1, [sp, #32]
  4095b8:	str	x2, [sp, #24]
  4095bc:	ldr	x0, [sp, #40]
  4095c0:	str	x0, [sp, #56]
  4095c4:	ldr	x0, [sp, #24]
  4095c8:	ldr	x0, [x0, #32]
  4095cc:	mov	x3, x0
  4095d0:	ldr	x2, [sp, #32]
  4095d4:	mov	w1, #0x3                   	// #3
  4095d8:	movk	w1, #0x200, lsl #16
  4095dc:	ldr	x0, [sp, #56]
  4095e0:	bl	409548 <argp_usage@@Base+0x270c>
  4095e4:	str	x0, [sp, #48]
  4095e8:	ldr	x0, [sp, #48]
  4095ec:	cmp	x0, #0x0
  4095f0:	b.eq	4096d0 <argp_usage@@Base+0x2894>  // b.none
  4095f4:	ldr	x0, [sp, #48]
  4095f8:	ldrb	w0, [x0]
  4095fc:	cmp	w0, #0x0
  409600:	b.eq	4096c0 <argp_usage@@Base+0x2884>  // b.none
  409604:	ldr	x0, [sp, #24]
  409608:	ldr	x0, [x0, #16]
  40960c:	ldr	x0, [x0]
  409610:	cmp	x0, #0x0
  409614:	b.eq	409628 <argp_usage@@Base+0x27ec>  // b.none
  409618:	ldr	x0, [sp, #24]
  40961c:	ldr	x0, [x0, #8]
  409620:	mov	w1, #0xa                   	// #10
  409624:	bl	40dc6c <argp_failure@@Base+0x2948>
  409628:	ldr	x0, [sp, #24]
  40962c:	ldr	x2, [x0, #8]
  409630:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409634:	add	x0, x0, #0x3d0
  409638:	ldr	w0, [x0, #24]
  40963c:	mov	w1, w0
  409640:	mov	x0, x2
  409644:	bl	409410 <argp_usage@@Base+0x25d4>
  409648:	ldr	x0, [sp, #24]
  40964c:	ldr	x2, [x0, #8]
  409650:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409654:	add	x0, x0, #0x3d0
  409658:	ldr	w0, [x0, #24]
  40965c:	sxtw	x0, w0
  409660:	mov	x1, x0
  409664:	mov	x0, x2
  409668:	bl	40dcdc <argp_failure@@Base+0x29b8>
  40966c:	ldr	x0, [sp, #24]
  409670:	ldr	x2, [x0, #8]
  409674:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409678:	add	x0, x0, #0x3d0
  40967c:	ldr	w0, [x0, #24]
  409680:	sxtw	x0, w0
  409684:	mov	x1, x0
  409688:	mov	x0, x2
  40968c:	bl	40dda4 <argp_failure@@Base+0x2a80>
  409690:	ldr	x0, [sp, #24]
  409694:	ldr	x0, [x0, #8]
  409698:	ldr	x1, [sp, #48]
  40969c:	bl	40dc04 <argp_failure@@Base+0x28e0>
  4096a0:	ldr	x0, [sp, #24]
  4096a4:	ldr	x0, [x0, #8]
  4096a8:	mov	x1, #0x0                   	// #0
  4096ac:	bl	40dcdc <argp_failure@@Base+0x29b8>
  4096b0:	ldr	x0, [sp, #24]
  4096b4:	ldr	x0, [x0, #8]
  4096b8:	mov	w1, #0xa                   	// #10
  4096bc:	bl	40dc6c <argp_failure@@Base+0x2948>
  4096c0:	ldr	x0, [sp, #24]
  4096c4:	ldr	x0, [x0, #16]
  4096c8:	mov	w1, #0x1                   	// #1
  4096cc:	str	w1, [x0, #8]
  4096d0:	ldr	x1, [sp, #48]
  4096d4:	ldr	x0, [sp, #56]
  4096d8:	cmp	x1, x0
  4096dc:	b.eq	4096e8 <argp_usage@@Base+0x28ac>  // b.none
  4096e0:	ldr	x0, [sp, #48]
  4096e4:	bl	402680 <free@plt>
  4096e8:	nop
  4096ec:	ldp	x29, x30, [sp], #64
  4096f0:	ret
  4096f4:	stp	x29, x30, [sp, #-64]!
  4096f8:	mov	x29, sp
  4096fc:	str	w0, [sp, #28]
  409700:	str	x1, [sp, #16]
  409704:	ldr	x0, [sp, #16]
  409708:	ldr	w0, [x0, #24]
  40970c:	cmp	w0, #0x0
  409710:	b.eq	409834 <argp_usage@@Base+0x29f8>  // b.none
  409714:	ldr	x0, [sp, #16]
  409718:	ldr	x0, [x0, #16]
  40971c:	ldr	x0, [x0]
  409720:	str	x0, [sp, #56]
  409724:	ldr	x0, [sp, #16]
  409728:	ldr	x0, [x0]
  40972c:	ldr	x0, [x0, #32]
  409730:	str	x0, [sp, #48]
  409734:	ldr	x0, [sp, #16]
  409738:	ldr	x0, [x0, #16]
  40973c:	ldr	w0, [x0, #8]
  409740:	cmp	w0, #0x0
  409744:	b.eq	409780 <argp_usage@@Base+0x2944>  // b.none
  409748:	ldr	x0, [sp, #56]
  40974c:	cmp	x0, #0x0
  409750:	b.eq	409780 <argp_usage@@Base+0x2944>  // b.none
  409754:	ldr	x0, [sp, #16]
  409758:	ldr	x0, [x0]
  40975c:	ldr	w1, [x0, #24]
  409760:	ldr	x0, [sp, #56]
  409764:	ldr	w0, [x0, #24]
  409768:	cmp	w1, w0
  40976c:	b.eq	409780 <argp_usage@@Base+0x2944>  // b.none
  409770:	ldr	x0, [sp, #16]
  409774:	ldr	x0, [x0, #8]
  409778:	mov	w1, #0xa                   	// #10
  40977c:	bl	40dc6c <argp_failure@@Base+0x2948>
  409780:	ldr	x0, [sp, #48]
  409784:	cmp	x0, #0x0
  409788:	b.eq	409828 <argp_usage@@Base+0x29ec>  // b.none
  40978c:	ldr	x0, [sp, #48]
  409790:	ldr	x0, [x0]
  409794:	cmp	x0, #0x0
  409798:	b.eq	409828 <argp_usage@@Base+0x29ec>  // b.none
  40979c:	ldr	x0, [sp, #48]
  4097a0:	ldr	x0, [x0]
  4097a4:	ldrb	w0, [x0]
  4097a8:	cmp	w0, #0x0
  4097ac:	b.eq	409828 <argp_usage@@Base+0x29ec>  // b.none
  4097b0:	ldr	x0, [sp, #56]
  4097b4:	cmp	x0, #0x0
  4097b8:	b.eq	4097e8 <argp_usage@@Base+0x29ac>  // b.none
  4097bc:	ldr	x0, [sp, #56]
  4097c0:	ldr	x0, [x0, #32]
  4097c4:	ldr	x1, [sp, #48]
  4097c8:	cmp	x1, x0
  4097cc:	b.eq	409828 <argp_usage@@Base+0x29ec>  // b.none
  4097d0:	ldr	x0, [sp, #56]
  4097d4:	ldr	x0, [x0, #32]
  4097d8:	ldr	x1, [sp, #48]
  4097dc:	bl	408ae8 <argp_usage@@Base+0x1cac>
  4097e0:	cmp	w0, #0x0
  4097e4:	b.ne	409828 <argp_usage@@Base+0x29ec>  // b.any
  4097e8:	ldr	x0, [sp, #16]
  4097ec:	ldr	x0, [x0, #8]
  4097f0:	ldr	x0, [x0, #24]
  4097f4:	str	w0, [sp, #44]
  4097f8:	ldr	x0, [sp, #48]
  4097fc:	ldr	x3, [x0]
  409800:	ldr	x0, [sp, #48]
  409804:	ldr	x0, [x0, #24]
  409808:	ldr	x2, [sp, #16]
  40980c:	mov	x1, x0
  409810:	mov	x0, x3
  409814:	bl	4095a8 <argp_usage@@Base+0x276c>
  409818:	ldr	x0, [sp, #16]
  40981c:	ldr	x0, [x0, #8]
  409820:	ldrsw	x1, [sp, #44]
  409824:	bl	40dda4 <argp_failure@@Base+0x2a80>
  409828:	ldr	x0, [sp, #16]
  40982c:	str	wzr, [x0, #24]
  409830:	b	40984c <argp_usage@@Base+0x2a10>
  409834:	ldr	x0, [sp, #16]
  409838:	ldr	x2, [x0, #8]
  40983c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409840:	add	x1, x0, #0x80
  409844:	mov	x0, x2
  409848:	bl	40dc04 <argp_failure@@Base+0x28e0>
  40984c:	ldr	x0, [sp, #16]
  409850:	ldr	x0, [x0, #8]
  409854:	ldr	w1, [sp, #28]
  409858:	bl	409410 <argp_usage@@Base+0x25d4>
  40985c:	nop
  409860:	ldp	x29, x30, [sp], #64
  409864:	ret
  409868:	stp	x29, x30, [sp, #-176]!
  40986c:	mov	x29, sp
  409870:	str	x0, [sp, #40]
  409874:	str	x1, [sp, #32]
  409878:	str	x2, [sp, #24]
  40987c:	str	x3, [sp, #16]
  409880:	ldr	x0, [sp, #40]
  409884:	ldr	x0, [x0]
  409888:	str	x0, [sp, #136]
  40988c:	ldr	x0, [sp, #40]
  409890:	ldr	x0, [x0, #16]
  409894:	str	x0, [sp, #152]
  409898:	str	wzr, [sp, #148]
  40989c:	mov	x1, #0x0                   	// #0
  4098a0:	ldr	x0, [sp, #24]
  4098a4:	bl	40dcdc <argp_failure@@Base+0x29b8>
  4098a8:	str	w0, [sp, #132]
  4098ac:	ldr	x0, [sp, #24]
  4098b0:	ldr	x0, [x0, #24]
  4098b4:	str	w0, [sp, #128]
  4098b8:	ldr	x0, [sp, #40]
  4098bc:	str	x0, [sp, #56]
  4098c0:	ldr	x0, [sp, #24]
  4098c4:	str	x0, [sp, #64]
  4098c8:	ldr	x0, [sp, #16]
  4098cc:	str	x0, [sp, #72]
  4098d0:	mov	w0, #0x1                   	// #1
  4098d4:	str	w0, [sp, #80]
  4098d8:	ldr	x0, [sp, #32]
  4098dc:	str	x0, [sp, #88]
  4098e0:	ldr	x0, [sp, #136]
  4098e4:	ldr	w0, [x0, #24]
  4098e8:	and	w0, w0, #0x8
  4098ec:	cmp	w0, #0x0
  4098f0:	b.ne	409960 <argp_usage@@Base+0x2b24>  // b.any
  4098f4:	ldr	x0, [sp, #136]
  4098f8:	str	x0, [sp, #160]
  4098fc:	ldr	x0, [sp, #40]
  409900:	ldr	w0, [x0, #8]
  409904:	str	w0, [sp, #172]
  409908:	b	409954 <argp_usage@@Base+0x2b18>
  40990c:	ldr	x0, [sp, #160]
  409910:	ldr	x0, [x0]
  409914:	cmp	x0, #0x0
  409918:	b.eq	40993c <argp_usage@@Base+0x2b00>  // b.none
  40991c:	ldr	x0, [sp, #160]
  409920:	ldr	w0, [x0, #24]
  409924:	and	w0, w0, #0x2
  409928:	cmp	w0, #0x0
  40992c:	b.ne	40993c <argp_usage@@Base+0x2b00>  // b.any
  409930:	mov	w0, #0x1                   	// #1
  409934:	str	w0, [sp, #148]
  409938:	b	409960 <argp_usage@@Base+0x2b24>
  40993c:	ldr	x0, [sp, #160]
  409940:	add	x0, x0, #0x30
  409944:	str	x0, [sp, #160]
  409948:	ldr	w0, [sp, #172]
  40994c:	sub	w0, w0, #0x1
  409950:	str	w0, [sp, #172]
  409954:	ldr	w0, [sp, #172]
  409958:	cmp	w0, #0x0
  40995c:	b.ne	40990c <argp_usage@@Base+0x2ad0>  // b.any
  409960:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409964:	add	x0, x0, #0x3d0
  409968:	ldr	w0, [x0, #8]
  40996c:	sxtw	x0, w0
  409970:	mov	x1, x0
  409974:	ldr	x0, [sp, #24]
  409978:	bl	40dda4 <argp_failure@@Base+0x2a80>
  40997c:	ldr	x0, [sp, #136]
  409980:	str	x0, [sp, #160]
  409984:	ldr	x0, [sp, #40]
  409988:	ldr	w0, [x0, #8]
  40998c:	str	w0, [sp, #172]
  409990:	b	409aa0 <argp_usage@@Base+0x2c64>
  409994:	ldr	x0, [sp, #160]
  409998:	bl	406e70 <argp_usage@@Base+0x34>
  40999c:	cmp	w0, #0x0
  4099a0:	b.eq	409a88 <argp_usage@@Base+0x2c4c>  // b.none
  4099a4:	ldr	x0, [sp, #160]
  4099a8:	ldr	w0, [x0, #8]
  4099ac:	ldr	x1, [sp, #152]
  4099b0:	ldrb	w1, [x1]
  4099b4:	cmp	w0, w1
  4099b8:	b.ne	409a88 <argp_usage@@Base+0x2c4c>  // b.any
  4099bc:	ldr	x0, [sp, #160]
  4099c0:	ldr	w0, [x0, #24]
  4099c4:	and	w0, w0, #0x2
  4099c8:	cmp	w0, #0x0
  4099cc:	b.ne	409a7c <argp_usage@@Base+0x2c40>  // b.any
  4099d0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  4099d4:	add	x0, x0, #0x3d0
  4099d8:	ldr	w0, [x0, #8]
  4099dc:	mov	w2, w0
  4099e0:	add	x0, sp, #0x38
  4099e4:	mov	x1, x0
  4099e8:	mov	w0, w2
  4099ec:	bl	4096f4 <argp_usage@@Base+0x28b8>
  4099f0:	mov	w1, #0x2d                  	// #45
  4099f4:	ldr	x0, [sp, #24]
  4099f8:	bl	40dc6c <argp_failure@@Base+0x2948>
  4099fc:	ldr	x0, [sp, #152]
  409a00:	ldrb	w0, [x0]
  409a04:	mov	w1, w0
  409a08:	ldr	x0, [sp, #24]
  409a0c:	bl	40dc6c <argp_failure@@Base+0x2948>
  409a10:	ldr	w0, [sp, #148]
  409a14:	cmp	w0, #0x0
  409a18:	b.eq	409a30 <argp_usage@@Base+0x2bf4>  // b.none
  409a1c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409a20:	add	x0, x0, #0x3d0
  409a24:	ldr	w0, [x0]
  409a28:	cmp	w0, #0x0
  409a2c:	b.eq	409a60 <argp_usage@@Base+0x2c24>  // b.none
  409a30:	ldr	x0, [sp, #32]
  409a34:	ldr	x0, [x0]
  409a38:	ldr	x0, [x0, #48]
  409a3c:	ldr	x4, [sp, #24]
  409a40:	mov	x3, x0
  409a44:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409a48:	add	x2, x0, #0x88
  409a4c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409a50:	add	x1, x0, #0x90
  409a54:	ldr	x0, [sp, #136]
  409a58:	bl	4094c8 <argp_usage@@Base+0x268c>
  409a5c:	b	409a7c <argp_usage@@Base+0x2c40>
  409a60:	ldr	x0, [sp, #136]
  409a64:	ldr	x0, [x0, #16]
  409a68:	cmp	x0, #0x0
  409a6c:	b.eq	409a7c <argp_usage@@Base+0x2c40>  // b.none
  409a70:	ldr	x0, [sp, #16]
  409a74:	mov	w1, #0x1                   	// #1
  409a78:	str	w1, [x0, #12]
  409a7c:	ldr	x0, [sp, #152]
  409a80:	add	x0, x0, #0x1
  409a84:	str	x0, [sp, #152]
  409a88:	ldr	x0, [sp, #160]
  409a8c:	add	x0, x0, #0x30
  409a90:	str	x0, [sp, #160]
  409a94:	ldr	w0, [sp, #172]
  409a98:	sub	w0, w0, #0x1
  409a9c:	str	w0, [sp, #172]
  409aa0:	ldr	w0, [sp, #172]
  409aa4:	cmp	w0, #0x0
  409aa8:	b.ne	409994 <argp_usage@@Base+0x2b58>  // b.any
  409aac:	ldr	x0, [sp, #136]
  409ab0:	ldr	w0, [x0, #24]
  409ab4:	and	w0, w0, #0x8
  409ab8:	cmp	w0, #0x0
  409abc:	b.eq	409b88 <argp_usage@@Base+0x2d4c>  // b.none
  409ac0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409ac4:	add	x0, x0, #0x3d0
  409ac8:	ldr	w0, [x0, #16]
  409acc:	sxtw	x0, w0
  409ad0:	mov	x1, x0
  409ad4:	ldr	x0, [sp, #24]
  409ad8:	bl	40dda4 <argp_failure@@Base+0x2a80>
  409adc:	ldr	x0, [sp, #136]
  409ae0:	str	x0, [sp, #160]
  409ae4:	ldr	x0, [sp, #40]
  409ae8:	ldr	w0, [x0, #8]
  409aec:	str	w0, [sp, #172]
  409af0:	b	409b78 <argp_usage@@Base+0x2d3c>
  409af4:	ldr	x0, [sp, #160]
  409af8:	ldr	x0, [x0]
  409afc:	cmp	x0, #0x0
  409b00:	b.eq	409b60 <argp_usage@@Base+0x2d24>  // b.none
  409b04:	ldr	x0, [sp, #160]
  409b08:	ldr	x0, [x0]
  409b0c:	ldrb	w0, [x0]
  409b10:	cmp	w0, #0x0
  409b14:	b.eq	409b60 <argp_usage@@Base+0x2d24>  // b.none
  409b18:	ldr	x0, [sp, #160]
  409b1c:	ldr	w0, [x0, #24]
  409b20:	and	w0, w0, #0x2
  409b24:	cmp	w0, #0x0
  409b28:	b.ne	409b60 <argp_usage@@Base+0x2d24>  // b.any
  409b2c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409b30:	add	x0, x0, #0x3d0
  409b34:	ldr	w0, [x0, #16]
  409b38:	mov	w2, w0
  409b3c:	add	x0, sp, #0x38
  409b40:	mov	x1, x0
  409b44:	mov	w0, w2
  409b48:	bl	4096f4 <argp_usage@@Base+0x28b8>
  409b4c:	ldr	x0, [sp, #160]
  409b50:	ldr	x0, [x0]
  409b54:	mov	x1, x0
  409b58:	ldr	x0, [sp, #24]
  409b5c:	bl	40dc04 <argp_failure@@Base+0x28e0>
  409b60:	ldr	x0, [sp, #160]
  409b64:	add	x0, x0, #0x30
  409b68:	str	x0, [sp, #160]
  409b6c:	ldr	w0, [sp, #172]
  409b70:	sub	w0, w0, #0x1
  409b74:	str	w0, [sp, #172]
  409b78:	ldr	w0, [sp, #172]
  409b7c:	cmp	w0, #0x0
  409b80:	b.ne	409af4 <argp_usage@@Base+0x2cb8>  // b.any
  409b84:	b	409cb4 <argp_usage@@Base+0x2e78>
  409b88:	mov	w0, #0x1                   	// #1
  409b8c:	str	w0, [sp, #124]
  409b90:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409b94:	add	x0, x0, #0x3d0
  409b98:	ldr	w0, [x0, #12]
  409b9c:	sxtw	x0, w0
  409ba0:	mov	x1, x0
  409ba4:	ldr	x0, [sp, #24]
  409ba8:	bl	40dda4 <argp_failure@@Base+0x2a80>
  409bac:	ldr	x0, [sp, #136]
  409bb0:	str	x0, [sp, #160]
  409bb4:	ldr	x0, [sp, #40]
  409bb8:	ldr	w0, [x0, #8]
  409bbc:	str	w0, [sp, #172]
  409bc0:	b	409ca8 <argp_usage@@Base+0x2e6c>
  409bc4:	ldr	x0, [sp, #160]
  409bc8:	ldr	x0, [x0]
  409bcc:	cmp	x0, #0x0
  409bd0:	b.eq	409c90 <argp_usage@@Base+0x2e54>  // b.none
  409bd4:	ldr	x0, [sp, #160]
  409bd8:	ldr	w0, [x0, #24]
  409bdc:	and	w0, w0, #0x2
  409be0:	cmp	w0, #0x0
  409be4:	b.ne	409c90 <argp_usage@@Base+0x2e54>  // b.any
  409be8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409bec:	add	x0, x0, #0x3d0
  409bf0:	ldr	w0, [x0, #12]
  409bf4:	mov	w2, w0
  409bf8:	add	x0, sp, #0x38
  409bfc:	mov	x1, x0
  409c00:	mov	w0, w2
  409c04:	bl	4096f4 <argp_usage@@Base+0x28b8>
  409c08:	ldr	x0, [sp, #160]
  409c0c:	ldr	x0, [x0]
  409c10:	mov	x2, x0
  409c14:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409c18:	add	x1, x0, #0x98
  409c1c:	ldr	x0, [sp, #24]
  409c20:	bl	40da40 <argp_failure@@Base+0x271c>
  409c24:	ldr	w0, [sp, #124]
  409c28:	cmp	w0, #0x0
  409c2c:	b.ne	409c44 <argp_usage@@Base+0x2e08>  // b.any
  409c30:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409c34:	add	x0, x0, #0x3d0
  409c38:	ldr	w0, [x0]
  409c3c:	cmp	w0, #0x0
  409c40:	b.eq	409c74 <argp_usage@@Base+0x2e38>  // b.none
  409c44:	ldr	x0, [sp, #32]
  409c48:	ldr	x0, [x0]
  409c4c:	ldr	x0, [x0, #48]
  409c50:	ldr	x4, [sp, #24]
  409c54:	mov	x3, x0
  409c58:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409c5c:	add	x2, x0, #0xa0
  409c60:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409c64:	add	x1, x0, #0xa8
  409c68:	ldr	x0, [sp, #136]
  409c6c:	bl	4094c8 <argp_usage@@Base+0x268c>
  409c70:	b	409c90 <argp_usage@@Base+0x2e54>
  409c74:	ldr	x0, [sp, #136]
  409c78:	ldr	x0, [x0, #16]
  409c7c:	cmp	x0, #0x0
  409c80:	b.eq	409c90 <argp_usage@@Base+0x2e54>  // b.none
  409c84:	ldr	x0, [sp, #16]
  409c88:	mov	w1, #0x1                   	// #1
  409c8c:	str	w1, [x0, #12]
  409c90:	ldr	x0, [sp, #160]
  409c94:	add	x0, x0, #0x30
  409c98:	str	x0, [sp, #160]
  409c9c:	ldr	w0, [sp, #172]
  409ca0:	sub	w0, w0, #0x1
  409ca4:	str	w0, [sp, #172]
  409ca8:	ldr	w0, [sp, #172]
  409cac:	cmp	w0, #0x0
  409cb0:	b.ne	409bc4 <argp_usage@@Base+0x2d88>  // b.any
  409cb4:	mov	x1, #0x0                   	// #0
  409cb8:	ldr	x0, [sp, #24]
  409cbc:	bl	40dcdc <argp_failure@@Base+0x29b8>
  409cc0:	ldr	w0, [sp, #80]
  409cc4:	cmp	w0, #0x0
  409cc8:	b.eq	409d14 <argp_usage@@Base+0x2ed8>  // b.none
  409ccc:	ldr	x0, [sp, #136]
  409cd0:	bl	406e70 <argp_usage@@Base+0x34>
  409cd4:	cmp	w0, #0x0
  409cd8:	b.ne	409e74 <argp_usage@@Base+0x3038>  // b.any
  409cdc:	ldr	x0, [sp, #136]
  409ce0:	ldr	x0, [x0]
  409ce4:	cmp	x0, #0x0
  409ce8:	b.ne	409e74 <argp_usage@@Base+0x3038>  // b.any
  409cec:	ldr	x0, [sp, #136]
  409cf0:	ldr	x3, [x0, #32]
  409cf4:	ldr	x0, [sp, #40]
  409cf8:	ldr	x0, [x0, #40]
  409cfc:	add	x1, sp, #0x38
  409d00:	mov	x2, x1
  409d04:	mov	x1, x0
  409d08:	mov	x0, x3
  409d0c:	bl	4095a8 <argp_usage@@Base+0x276c>
  409d10:	b	409e64 <argp_usage@@Base+0x3028>
  409d14:	ldr	x0, [sp, #136]
  409d18:	ldr	x0, [x0, #32]
  409d1c:	str	x0, [sp, #112]
  409d20:	ldr	x0, [sp, #136]
  409d24:	ldr	w1, [x0, #8]
  409d28:	ldr	x0, [sp, #40]
  409d2c:	ldr	x0, [x0, #40]
  409d30:	ldr	x3, [sp, #32]
  409d34:	mov	x2, x0
  409d38:	ldr	x0, [sp, #112]
  409d3c:	bl	409548 <argp_usage@@Base+0x270c>
  409d40:	str	x0, [sp, #104]
  409d44:	ldr	x0, [sp, #104]
  409d48:	cmp	x0, #0x0
  409d4c:	b.eq	409e28 <argp_usage@@Base+0x2fec>  // b.none
  409d50:	ldr	x0, [sp, #104]
  409d54:	ldrb	w0, [x0]
  409d58:	cmp	w0, #0x0
  409d5c:	b.eq	409e28 <argp_usage@@Base+0x2fec>  // b.none
  409d60:	ldr	x0, [sp, #24]
  409d64:	bl	40de08 <argp_failure@@Base+0x2ae4>
  409d68:	str	w0, [sp, #100]
  409d6c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409d70:	add	x0, x0, #0x3d0
  409d74:	ldr	w0, [x0, #20]
  409d78:	sxtw	x0, w0
  409d7c:	mov	x1, x0
  409d80:	ldr	x0, [sp, #24]
  409d84:	bl	40dcdc <argp_failure@@Base+0x29b8>
  409d88:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409d8c:	add	x0, x0, #0x3d0
  409d90:	ldr	w0, [x0, #20]
  409d94:	sxtw	x0, w0
  409d98:	mov	x1, x0
  409d9c:	ldr	x0, [sp, #24]
  409da0:	bl	40dda4 <argp_failure@@Base+0x2a80>
  409da4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409da8:	add	x0, x0, #0x3d0
  409dac:	ldr	w0, [x0, #20]
  409db0:	add	w0, w0, #0x3
  409db4:	mov	w1, w0
  409db8:	ldr	w0, [sp, #100]
  409dbc:	cmp	w0, w1
  409dc0:	b.ls	409dd4 <argp_usage@@Base+0x2f98>  // b.plast
  409dc4:	mov	w1, #0xa                   	// #10
  409dc8:	ldr	x0, [sp, #24]
  409dcc:	bl	40dc6c <argp_failure@@Base+0x2948>
  409dd0:	b	409e1c <argp_usage@@Base+0x2fe0>
  409dd4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409dd8:	add	x0, x0, #0x3d0
  409ddc:	ldr	w0, [x0, #20]
  409de0:	mov	w1, w0
  409de4:	ldr	w0, [sp, #100]
  409de8:	cmp	w0, w1
  409dec:	b.cc	409e04 <argp_usage@@Base+0x2fc8>  // b.lo, b.ul, b.last
  409df0:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409df4:	add	x1, x0, #0xb0
  409df8:	ldr	x0, [sp, #24]
  409dfc:	bl	40dc04 <argp_failure@@Base+0x28e0>
  409e00:	b	409e1c <argp_usage@@Base+0x2fe0>
  409e04:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409e08:	add	x0, x0, #0x3d0
  409e0c:	ldr	w0, [x0, #20]
  409e10:	mov	w1, w0
  409e14:	ldr	x0, [sp, #24]
  409e18:	bl	409410 <argp_usage@@Base+0x25d4>
  409e1c:	ldr	x1, [sp, #104]
  409e20:	ldr	x0, [sp, #24]
  409e24:	bl	40dc04 <argp_failure@@Base+0x28e0>
  409e28:	ldr	x0, [sp, #104]
  409e2c:	cmp	x0, #0x0
  409e30:	b.eq	409e4c <argp_usage@@Base+0x3010>  // b.none
  409e34:	ldr	x1, [sp, #104]
  409e38:	ldr	x0, [sp, #112]
  409e3c:	cmp	x1, x0
  409e40:	b.eq	409e4c <argp_usage@@Base+0x3010>  // b.none
  409e44:	ldr	x0, [sp, #104]
  409e48:	bl	402680 <free@plt>
  409e4c:	mov	x1, #0x0                   	// #0
  409e50:	ldr	x0, [sp, #24]
  409e54:	bl	40dcdc <argp_failure@@Base+0x29b8>
  409e58:	mov	w1, #0xa                   	// #10
  409e5c:	ldr	x0, [sp, #24]
  409e60:	bl	40dc6c <argp_failure@@Base+0x2948>
  409e64:	ldr	x0, [sp, #16]
  409e68:	ldr	x1, [sp, #40]
  409e6c:	str	x1, [x0]
  409e70:	b	409e78 <argp_usage@@Base+0x303c>
  409e74:	nop
  409e78:	ldrsw	x0, [sp, #132]
  409e7c:	mov	x1, x0
  409e80:	ldr	x0, [sp, #24]
  409e84:	bl	40dcdc <argp_failure@@Base+0x29b8>
  409e88:	ldrsw	x0, [sp, #128]
  409e8c:	mov	x1, x0
  409e90:	ldr	x0, [sp, #24]
  409e94:	bl	40dda4 <argp_failure@@Base+0x2a80>
  409e98:	nop
  409e9c:	ldp	x29, x30, [sp], #176
  409ea0:	ret
  409ea4:	stp	x29, x30, [sp, #-96]!
  409ea8:	mov	x29, sp
  409eac:	str	x0, [sp, #40]
  409eb0:	str	x1, [sp, #32]
  409eb4:	str	x2, [sp, #24]
  409eb8:	str	xzr, [sp, #48]
  409ebc:	str	wzr, [sp, #56]
  409ec0:	str	wzr, [sp, #60]
  409ec4:	ldr	x0, [sp, #40]
  409ec8:	ldr	x0, [x0]
  409ecc:	str	x0, [sp, #80]
  409ed0:	ldr	x0, [sp, #40]
  409ed4:	ldr	w0, [x0, #8]
  409ed8:	str	w0, [sp, #92]
  409edc:	b	409f10 <argp_usage@@Base+0x30d4>
  409ee0:	add	x0, sp, #0x30
  409ee4:	mov	x3, x0
  409ee8:	ldr	x2, [sp, #24]
  409eec:	ldr	x1, [sp, #32]
  409ef0:	ldr	x0, [sp, #80]
  409ef4:	bl	409868 <argp_usage@@Base+0x2a2c>
  409ef8:	ldr	x0, [sp, #80]
  409efc:	add	x0, x0, #0x38
  409f00:	str	x0, [sp, #80]
  409f04:	ldr	w0, [sp, #92]
  409f08:	sub	w0, w0, #0x1
  409f0c:	str	w0, [sp, #92]
  409f10:	ldr	w0, [sp, #92]
  409f14:	cmp	w0, #0x0
  409f18:	b.ne	409ee0 <argp_usage@@Base+0x30a4>  // b.any
  409f1c:	ldr	w0, [sp, #60]
  409f20:	cmp	w0, #0x0
  409f24:	b.eq	409fe4 <argp_usage@@Base+0x31a8>  // b.none
  409f28:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  409f2c:	add	x0, x0, #0x3d0
  409f30:	ldr	w0, [x0, #4]
  409f34:	cmp	w0, #0x0
  409f38:	b.eq	409fe4 <argp_usage@@Base+0x31a8>  // b.none
  409f3c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  409f40:	add	x0, x0, #0xb8
  409f44:	str	x0, [sp, #72]
  409f48:	ldr	x0, [sp, #32]
  409f4c:	cmp	x0, #0x0
  409f50:	b.eq	409f60 <argp_usage@@Base+0x3124>  // b.none
  409f54:	ldr	x0, [sp, #32]
  409f58:	ldr	x0, [x0]
  409f5c:	b	409f64 <argp_usage@@Base+0x3128>
  409f60:	mov	x0, #0x0                   	// #0
  409f64:	ldr	x3, [sp, #32]
  409f68:	mov	x2, x0
  409f6c:	mov	w1, #0x5                   	// #5
  409f70:	movk	w1, #0x200, lsl #16
  409f74:	ldr	x0, [sp, #72]
  409f78:	bl	409548 <argp_usage@@Base+0x270c>
  409f7c:	str	x0, [sp, #64]
  409f80:	ldr	x0, [sp, #64]
  409f84:	cmp	x0, #0x0
  409f88:	b.eq	409fc0 <argp_usage@@Base+0x3184>  // b.none
  409f8c:	ldr	x0, [sp, #64]
  409f90:	ldrb	w0, [x0]
  409f94:	cmp	w0, #0x0
  409f98:	b.eq	409fc0 <argp_usage@@Base+0x3184>  // b.none
  409f9c:	mov	w1, #0xa                   	// #10
  409fa0:	ldr	x0, [sp, #24]
  409fa4:	bl	40dc6c <argp_failure@@Base+0x2948>
  409fa8:	ldr	x1, [sp, #64]
  409fac:	ldr	x0, [sp, #24]
  409fb0:	bl	40dc04 <argp_failure@@Base+0x28e0>
  409fb4:	mov	w1, #0xa                   	// #10
  409fb8:	ldr	x0, [sp, #24]
  409fbc:	bl	40dc6c <argp_failure@@Base+0x2948>
  409fc0:	ldr	x0, [sp, #64]
  409fc4:	cmp	x0, #0x0
  409fc8:	b.eq	409fe4 <argp_usage@@Base+0x31a8>  // b.none
  409fcc:	ldr	x1, [sp, #64]
  409fd0:	ldr	x0, [sp, #72]
  409fd4:	cmp	x1, x0
  409fd8:	b.eq	409fe4 <argp_usage@@Base+0x31a8>  // b.none
  409fdc:	ldr	x0, [sp, #64]
  409fe0:	bl	402680 <free@plt>
  409fe4:	nop
  409fe8:	ldp	x29, x30, [sp], #96
  409fec:	ret
  409ff0:	sub	sp, sp, #0x30
  409ff4:	str	x0, [sp, #24]
  409ff8:	str	x1, [sp, #16]
  409ffc:	str	x2, [sp, #8]
  40a000:	str	x3, [sp]
  40a004:	ldr	x0, [sp]
  40a008:	str	x0, [sp, #40]
  40a00c:	ldr	x0, [sp, #24]
  40a010:	ldr	x0, [x0, #16]
  40a014:	cmp	x0, #0x0
  40a018:	b.ne	40a070 <argp_usage@@Base+0x3234>  // b.any
  40a01c:	ldr	x0, [sp, #16]
  40a020:	ldr	x0, [x0, #16]
  40a024:	cmp	x0, #0x0
  40a028:	b.ne	40a070 <argp_usage@@Base+0x3234>  // b.any
  40a02c:	ldr	x0, [sp, #24]
  40a030:	ldr	w1, [x0, #24]
  40a034:	ldr	x0, [sp, #16]
  40a038:	ldr	w0, [x0, #24]
  40a03c:	orr	w0, w1, w0
  40a040:	and	w0, w0, #0x10
  40a044:	cmp	w0, #0x0
  40a048:	b.ne	40a070 <argp_usage@@Base+0x3234>  // b.any
  40a04c:	ldr	x0, [sp, #24]
  40a050:	ldr	w3, [x0, #8]
  40a054:	ldr	x0, [sp, #40]
  40a058:	ldr	x0, [x0]
  40a05c:	add	x2, x0, #0x1
  40a060:	ldr	x1, [sp, #40]
  40a064:	str	x2, [x1]
  40a068:	and	w1, w3, #0xff
  40a06c:	strb	w1, [x0]
  40a070:	mov	w0, #0x0                   	// #0
  40a074:	add	sp, sp, #0x30
  40a078:	ret
  40a07c:	stp	x29, x30, [sp, #-80]!
  40a080:	mov	x29, sp
  40a084:	str	x0, [sp, #40]
  40a088:	str	x1, [sp, #32]
  40a08c:	str	x2, [sp, #24]
  40a090:	str	x3, [sp, #16]
  40a094:	ldr	x0, [sp, #16]
  40a098:	str	x0, [sp, #64]
  40a09c:	ldr	x0, [sp, #40]
  40a0a0:	ldr	x0, [x0, #16]
  40a0a4:	str	x0, [sp, #72]
  40a0a8:	ldr	x0, [sp, #40]
  40a0ac:	ldr	w1, [x0, #24]
  40a0b0:	ldr	x0, [sp, #32]
  40a0b4:	ldr	w0, [x0, #24]
  40a0b8:	orr	w0, w1, w0
  40a0bc:	str	w0, [sp, #60]
  40a0c0:	ldr	x0, [sp, #72]
  40a0c4:	cmp	x0, #0x0
  40a0c8:	b.ne	40a0d8 <argp_usage@@Base+0x329c>  // b.any
  40a0cc:	ldr	x0, [sp, #32]
  40a0d0:	ldr	x0, [x0, #16]
  40a0d4:	str	x0, [sp, #72]
  40a0d8:	ldr	x0, [sp, #72]
  40a0dc:	cmp	x0, #0x0
  40a0e0:	b.eq	40a160 <argp_usage@@Base+0x3324>  // b.none
  40a0e4:	ldr	w0, [sp, #60]
  40a0e8:	and	w0, w0, #0x10
  40a0ec:	cmp	w0, #0x0
  40a0f0:	b.ne	40a160 <argp_usage@@Base+0x3324>  // b.any
  40a0f4:	ldr	w0, [sp, #60]
  40a0f8:	and	w0, w0, #0x1
  40a0fc:	cmp	w0, #0x0
  40a100:	b.eq	40a128 <argp_usage@@Base+0x32ec>  // b.none
  40a104:	ldr	x0, [sp, #40]
  40a108:	ldr	w0, [x0, #8]
  40a10c:	ldr	x3, [sp, #72]
  40a110:	mov	w2, w0
  40a114:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40a118:	add	x1, x0, #0x130
  40a11c:	ldr	x0, [sp, #64]
  40a120:	bl	40da40 <argp_failure@@Base+0x271c>
  40a124:	b	40a160 <argp_usage@@Base+0x3324>
  40a128:	ldr	x0, [sp, #72]
  40a12c:	bl	402300 <strlen@plt>
  40a130:	add	x0, x0, #0x6
  40a134:	mov	x1, x0
  40a138:	ldr	x0, [sp, #64]
  40a13c:	bl	40946c <argp_usage@@Base+0x2630>
  40a140:	ldr	x0, [sp, #40]
  40a144:	ldr	w0, [x0, #8]
  40a148:	ldr	x3, [sp, #72]
  40a14c:	mov	w2, w0
  40a150:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40a154:	add	x1, x0, #0x140
  40a158:	ldr	x0, [sp, #64]
  40a15c:	bl	40da40 <argp_failure@@Base+0x271c>
  40a160:	mov	w0, #0x0                   	// #0
  40a164:	ldp	x29, x30, [sp], #80
  40a168:	ret
  40a16c:	stp	x29, x30, [sp, #-80]!
  40a170:	mov	x29, sp
  40a174:	str	x0, [sp, #40]
  40a178:	str	x1, [sp, #32]
  40a17c:	str	x2, [sp, #24]
  40a180:	str	x3, [sp, #16]
  40a184:	ldr	x0, [sp, #16]
  40a188:	str	x0, [sp, #64]
  40a18c:	ldr	x0, [sp, #40]
  40a190:	ldr	x0, [x0, #16]
  40a194:	str	x0, [sp, #72]
  40a198:	ldr	x0, [sp, #40]
  40a19c:	ldr	w1, [x0, #24]
  40a1a0:	ldr	x0, [sp, #32]
  40a1a4:	ldr	w0, [x0, #24]
  40a1a8:	orr	w0, w1, w0
  40a1ac:	str	w0, [sp, #60]
  40a1b0:	ldr	x0, [sp, #72]
  40a1b4:	cmp	x0, #0x0
  40a1b8:	b.ne	40a1c8 <argp_usage@@Base+0x338c>  // b.any
  40a1bc:	ldr	x0, [sp, #32]
  40a1c0:	ldr	x0, [x0, #16]
  40a1c4:	str	x0, [sp, #72]
  40a1c8:	ldr	w0, [sp, #60]
  40a1cc:	and	w0, w0, #0x10
  40a1d0:	cmp	w0, #0x0
  40a1d4:	b.ne	40a26c <argp_usage@@Base+0x3430>  // b.any
  40a1d8:	ldr	x0, [sp, #40]
  40a1dc:	ldr	w0, [x0, #24]
  40a1e0:	and	w0, w0, #0x8
  40a1e4:	cmp	w0, #0x0
  40a1e8:	b.ne	40a26c <argp_usage@@Base+0x3430>  // b.any
  40a1ec:	ldr	x0, [sp, #72]
  40a1f0:	cmp	x0, #0x0
  40a1f4:	b.eq	40a250 <argp_usage@@Base+0x3414>  // b.none
  40a1f8:	ldr	w0, [sp, #60]
  40a1fc:	and	w0, w0, #0x1
  40a200:	cmp	w0, #0x0
  40a204:	b.eq	40a22c <argp_usage@@Base+0x33f0>  // b.none
  40a208:	ldr	x0, [sp, #40]
  40a20c:	ldr	x0, [x0]
  40a210:	ldr	x3, [sp, #72]
  40a214:	mov	x2, x0
  40a218:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40a21c:	add	x1, x0, #0x150
  40a220:	ldr	x0, [sp, #64]
  40a224:	bl	40da40 <argp_failure@@Base+0x271c>
  40a228:	b	40a26c <argp_usage@@Base+0x3430>
  40a22c:	ldr	x0, [sp, #40]
  40a230:	ldr	x0, [x0]
  40a234:	ldr	x3, [sp, #72]
  40a238:	mov	x2, x0
  40a23c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40a240:	add	x1, x0, #0x160
  40a244:	ldr	x0, [sp, #64]
  40a248:	bl	40da40 <argp_failure@@Base+0x271c>
  40a24c:	b	40a26c <argp_usage@@Base+0x3430>
  40a250:	ldr	x0, [sp, #40]
  40a254:	ldr	x0, [x0]
  40a258:	mov	x2, x0
  40a25c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40a260:	add	x1, x0, #0x170
  40a264:	ldr	x0, [sp, #64]
  40a268:	bl	40da40 <argp_failure@@Base+0x271c>
  40a26c:	mov	w0, #0x0                   	// #0
  40a270:	ldp	x29, x30, [sp], #80
  40a274:	ret
  40a278:	stp	x29, x30, [sp, #-128]!
  40a27c:	mov	x29, sp
  40a280:	str	x0, [x29, #24]
  40a284:	str	x1, [x29, #16]
  40a288:	ldr	x0, [x29, #24]
  40a28c:	ldr	w0, [x0, #8]
  40a290:	cmp	w0, #0x0
  40a294:	b.eq	40a4f8 <argp_usage@@Base+0x36bc>  // b.none
  40a298:	ldr	x0, [x29, #24]
  40a29c:	ldr	x0, [x0, #16]
  40a2a0:	bl	402300 <strlen@plt>
  40a2a4:	add	x0, x0, #0x1
  40a2a8:	add	x0, x0, #0xf
  40a2ac:	lsr	x0, x0, #4
  40a2b0:	lsl	x0, x0, #4
  40a2b4:	sub	sp, sp, x0
  40a2b8:	mov	x0, sp
  40a2bc:	add	x0, x0, #0xf
  40a2c0:	lsr	x0, x0, #4
  40a2c4:	lsl	x0, x0, #4
  40a2c8:	str	x0, [x29, #104]
  40a2cc:	ldr	x0, [x29, #104]
  40a2d0:	str	x0, [x29, #32]
  40a2d4:	ldr	x0, [x29, #24]
  40a2d8:	ldr	x0, [x0]
  40a2dc:	str	x0, [x29, #112]
  40a2e0:	ldr	x0, [x29, #24]
  40a2e4:	ldr	w0, [x0, #8]
  40a2e8:	str	w0, [x29, #124]
  40a2ec:	b	40a330 <argp_usage@@Base+0x34f4>
  40a2f0:	ldr	x0, [x29, #112]
  40a2f4:	ldr	x0, [x0, #40]
  40a2f8:	ldr	x0, [x0, #48]
  40a2fc:	add	x1, x29, #0x20
  40a300:	mov	x3, x1
  40a304:	mov	x2, x0
  40a308:	adrp	x0, 409000 <argp_usage@@Base+0x21c4>
  40a30c:	add	x1, x0, #0xff0
  40a310:	ldr	x0, [x29, #112]
  40a314:	bl	40863c <argp_usage@@Base+0x1800>
  40a318:	ldr	x0, [x29, #112]
  40a31c:	add	x0, x0, #0x38
  40a320:	str	x0, [x29, #112]
  40a324:	ldr	w0, [x29, #124]
  40a328:	sub	w0, w0, #0x1
  40a32c:	str	w0, [x29, #124]
  40a330:	ldr	w0, [x29, #124]
  40a334:	cmp	w0, #0x0
  40a338:	b.ne	40a2f0 <argp_usage@@Base+0x34b4>  // b.any
  40a33c:	ldr	x0, [x29, #32]
  40a340:	ldr	x1, [x29, #104]
  40a344:	cmp	x1, x0
  40a348:	b.cs	40a370 <argp_usage@@Base+0x3534>  // b.hs, b.nlast
  40a34c:	ldr	x0, [x29, #32]
  40a350:	add	x1, x0, #0x1
  40a354:	str	x1, [x29, #32]
  40a358:	strb	wzr, [x0]
  40a35c:	ldr	x2, [x29, #104]
  40a360:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40a364:	add	x1, x0, #0x178
  40a368:	ldr	x0, [x29, #16]
  40a36c:	bl	40da40 <argp_failure@@Base+0x271c>
  40a370:	ldr	x0, [x29, #24]
  40a374:	ldr	x0, [x0]
  40a378:	str	x0, [x29, #112]
  40a37c:	ldr	x0, [x29, #24]
  40a380:	ldr	w0, [x0, #8]
  40a384:	str	w0, [x29, #124]
  40a388:	b	40a3c8 <argp_usage@@Base+0x358c>
  40a38c:	ldr	x0, [x29, #112]
  40a390:	ldr	x0, [x0, #40]
  40a394:	ldr	x0, [x0, #48]
  40a398:	ldr	x3, [x29, #16]
  40a39c:	mov	x2, x0
  40a3a0:	adrp	x0, 40a000 <argp_usage@@Base+0x31c4>
  40a3a4:	add	x1, x0, #0x7c
  40a3a8:	ldr	x0, [x29, #112]
  40a3ac:	bl	40863c <argp_usage@@Base+0x1800>
  40a3b0:	ldr	x0, [x29, #112]
  40a3b4:	add	x0, x0, #0x38
  40a3b8:	str	x0, [x29, #112]
  40a3bc:	ldr	w0, [x29, #124]
  40a3c0:	sub	w0, w0, #0x1
  40a3c4:	str	w0, [x29, #124]
  40a3c8:	ldr	w0, [x29, #124]
  40a3cc:	cmp	w0, #0x0
  40a3d0:	b.ne	40a38c <argp_usage@@Base+0x3550>  // b.any
  40a3d4:	ldr	x0, [x29, #24]
  40a3d8:	ldr	x0, [x0]
  40a3dc:	str	x0, [x29, #112]
  40a3e0:	ldr	x0, [x29, #24]
  40a3e4:	ldr	w0, [x0, #8]
  40a3e8:	str	w0, [x29, #124]
  40a3ec:	b	40a4ec <argp_usage@@Base+0x36b0>
  40a3f0:	ldr	x0, [x29, #112]
  40a3f4:	ldr	x0, [x0, #40]
  40a3f8:	ldr	x0, [x0, #48]
  40a3fc:	ldr	x1, [x29, #112]
  40a400:	str	x1, [x29, #96]
  40a404:	adrp	x1, 40a000 <argp_usage@@Base+0x31c4>
  40a408:	add	x1, x1, #0x16c
  40a40c:	str	x1, [x29, #88]
  40a410:	str	x0, [x29, #80]
  40a414:	ldr	x0, [x29, #16]
  40a418:	str	x0, [x29, #72]
  40a41c:	str	wzr, [x29, #68]
  40a420:	ldr	x0, [x29, #96]
  40a424:	ldr	x0, [x0]
  40a428:	str	x0, [x29, #56]
  40a42c:	ldr	x0, [x29, #56]
  40a430:	str	x0, [x29, #48]
  40a434:	ldr	x0, [x29, #96]
  40a438:	ldr	w0, [x0, #8]
  40a43c:	str	w0, [x29, #44]
  40a440:	b	40a4b8 <argp_usage@@Base+0x367c>
  40a444:	ldr	x0, [x29, #48]
  40a448:	ldr	x0, [x0]
  40a44c:	cmp	x0, #0x0
  40a450:	b.eq	40a4a0 <argp_usage@@Base+0x3664>  // b.none
  40a454:	ldr	x0, [x29, #48]
  40a458:	ldr	w0, [x0, #24]
  40a45c:	and	w0, w0, #0x4
  40a460:	cmp	w0, #0x0
  40a464:	b.ne	40a470 <argp_usage@@Base+0x3634>  // b.any
  40a468:	ldr	x0, [x29, #48]
  40a46c:	str	x0, [x29, #56]
  40a470:	ldr	x0, [x29, #48]
  40a474:	ldr	w0, [x0, #24]
  40a478:	and	w0, w0, #0x2
  40a47c:	cmp	w0, #0x0
  40a480:	b.ne	40a4a0 <argp_usage@@Base+0x3664>  // b.any
  40a484:	ldr	x4, [x29, #88]
  40a488:	ldr	x3, [x29, #72]
  40a48c:	ldr	x2, [x29, #80]
  40a490:	ldr	x1, [x29, #56]
  40a494:	ldr	x0, [x29, #48]
  40a498:	blr	x4
  40a49c:	str	w0, [x29, #68]
  40a4a0:	ldr	x0, [x29, #48]
  40a4a4:	add	x0, x0, #0x30
  40a4a8:	str	x0, [x29, #48]
  40a4ac:	ldr	w0, [x29, #44]
  40a4b0:	sub	w0, w0, #0x1
  40a4b4:	str	w0, [x29, #44]
  40a4b8:	ldr	w0, [x29, #44]
  40a4bc:	cmp	w0, #0x0
  40a4c0:	b.eq	40a4d0 <argp_usage@@Base+0x3694>  // b.none
  40a4c4:	ldr	w0, [x29, #68]
  40a4c8:	cmp	w0, #0x0
  40a4cc:	b.eq	40a444 <argp_usage@@Base+0x3608>  // b.none
  40a4d0:	nop
  40a4d4:	ldr	x0, [x29, #112]
  40a4d8:	add	x0, x0, #0x38
  40a4dc:	str	x0, [x29, #112]
  40a4e0:	ldr	w0, [x29, #124]
  40a4e4:	sub	w0, w0, #0x1
  40a4e8:	str	w0, [x29, #124]
  40a4ec:	ldr	w0, [x29, #124]
  40a4f0:	cmp	w0, #0x0
  40a4f4:	b.ne	40a3f0 <argp_usage@@Base+0x35b4>  // b.any
  40a4f8:	nop
  40a4fc:	mov	sp, x29
  40a500:	ldp	x29, x30, [sp], #128
  40a504:	ret
  40a508:	stp	x29, x30, [sp, #-64]!
  40a50c:	mov	x29, sp
  40a510:	str	x0, [sp, #24]
  40a514:	str	x1, [sp, #16]
  40a518:	ldr	x0, [sp, #24]
  40a51c:	ldr	x0, [x0, #32]
  40a520:	str	x0, [sp, #56]
  40a524:	ldr	x1, [sp, #16]
  40a528:	ldr	x0, [sp, #24]
  40a52c:	bl	4081d4 <argp_usage@@Base+0x1398>
  40a530:	str	x0, [sp, #48]
  40a534:	ldr	x0, [sp, #56]
  40a538:	cmp	x0, #0x0
  40a53c:	b.eq	40a5e4 <argp_usage@@Base+0x37a8>  // b.none
  40a540:	b	40a5d4 <argp_usage@@Base+0x3798>
  40a544:	ldr	x0, [sp, #56]
  40a548:	ldr	w0, [x0, #24]
  40a54c:	cmp	w0, #0x0
  40a550:	b.ne	40a564 <argp_usage@@Base+0x3728>  // b.any
  40a554:	ldr	x0, [sp, #56]
  40a558:	ldr	x0, [x0, #16]
  40a55c:	cmp	x0, #0x0
  40a560:	b.eq	40a5a4 <argp_usage@@Base+0x3768>  // b.none
  40a564:	ldr	x0, [sp, #56]
  40a568:	ldr	w6, [x0, #24]
  40a56c:	ldr	x0, [sp, #56]
  40a570:	ldr	x2, [x0, #16]
  40a574:	ldr	x0, [sp, #24]
  40a578:	ldr	x0, [x0, #32]
  40a57c:	ldr	x1, [sp, #56]
  40a580:	sub	x0, x1, x0
  40a584:	asr	x0, x0, #5
  40a588:	ldr	x5, [sp, #24]
  40a58c:	ldr	x4, [sp, #16]
  40a590:	mov	w3, w0
  40a594:	mov	w1, w6
  40a598:	ldr	x0, [sp, #48]
  40a59c:	bl	4084f8 <argp_usage@@Base+0x16bc>
  40a5a0:	b	40a5a8 <argp_usage@@Base+0x376c>
  40a5a4:	ldr	x0, [sp, #16]
  40a5a8:	str	x0, [sp, #40]
  40a5ac:	ldr	x0, [sp, #56]
  40a5b0:	ldr	x0, [x0]
  40a5b4:	ldr	x1, [sp, #40]
  40a5b8:	bl	40a508 <argp_usage@@Base+0x36cc>
  40a5bc:	mov	x1, x0
  40a5c0:	ldr	x0, [sp, #48]
  40a5c4:	bl	409058 <argp_usage@@Base+0x221c>
  40a5c8:	ldr	x0, [sp, #56]
  40a5cc:	add	x0, x0, #0x20
  40a5d0:	str	x0, [sp, #56]
  40a5d4:	ldr	x0, [sp, #56]
  40a5d8:	ldr	x0, [x0]
  40a5dc:	cmp	x0, #0x0
  40a5e0:	b.ne	40a544 <argp_usage@@Base+0x3708>  // b.any
  40a5e4:	ldr	x0, [sp, #48]
  40a5e8:	ldp	x29, x30, [sp], #64
  40a5ec:	ret
  40a5f0:	stp	x29, x30, [sp, #-48]!
  40a5f4:	mov	x29, sp
  40a5f8:	str	x0, [sp, #24]
  40a5fc:	str	xzr, [sp, #40]
  40a600:	ldr	x0, [sp, #24]
  40a604:	ldr	x0, [x0, #32]
  40a608:	str	x0, [sp, #32]
  40a60c:	ldr	x0, [sp, #24]
  40a610:	ldr	x0, [x0, #16]
  40a614:	cmp	x0, #0x0
  40a618:	b.eq	40a640 <argp_usage@@Base+0x3804>  // b.none
  40a61c:	ldr	x0, [sp, #24]
  40a620:	ldr	x0, [x0, #16]
  40a624:	mov	w1, #0xa                   	// #10
  40a628:	bl	4026c0 <strchr@plt>
  40a62c:	cmp	x0, #0x0
  40a630:	b.eq	40a640 <argp_usage@@Base+0x3804>  // b.none
  40a634:	ldr	x0, [sp, #40]
  40a638:	add	x0, x0, #0x1
  40a63c:	str	x0, [sp, #40]
  40a640:	ldr	x0, [sp, #32]
  40a644:	cmp	x0, #0x0
  40a648:	b.eq	40a684 <argp_usage@@Base+0x3848>  // b.none
  40a64c:	b	40a674 <argp_usage@@Base+0x3838>
  40a650:	ldr	x0, [sp, #32]
  40a654:	add	x1, x0, #0x20
  40a658:	str	x1, [sp, #32]
  40a65c:	ldr	x0, [x0]
  40a660:	bl	40a5f0 <argp_usage@@Base+0x37b4>
  40a664:	mov	x1, x0
  40a668:	ldr	x0, [sp, #40]
  40a66c:	add	x0, x0, x1
  40a670:	str	x0, [sp, #40]
  40a674:	ldr	x0, [sp, #32]
  40a678:	ldr	x0, [x0]
  40a67c:	cmp	x0, #0x0
  40a680:	b.ne	40a650 <argp_usage@@Base+0x3814>  // b.any
  40a684:	ldr	x0, [sp, #40]
  40a688:	ldp	x29, x30, [sp], #48
  40a68c:	ret
  40a690:	stp	x29, x30, [sp, #-128]!
  40a694:	mov	x29, sp
  40a698:	str	x0, [sp, #56]
  40a69c:	str	x1, [sp, #48]
  40a6a0:	str	x2, [sp, #40]
  40a6a4:	str	w3, [sp, #36]
  40a6a8:	str	x4, [sp, #24]
  40a6ac:	ldr	x0, [sp, #40]
  40a6b0:	ldr	x0, [x0]
  40a6b4:	str	x0, [sp, #80]
  40a6b8:	str	wzr, [sp, #124]
  40a6bc:	ldr	x0, [sp, #56]
  40a6c0:	ldr	x0, [x0, #32]
  40a6c4:	str	x0, [sp, #112]
  40a6c8:	ldr	x0, [sp, #56]
  40a6cc:	ldr	x0, [x0, #16]
  40a6d0:	str	x0, [sp, #72]
  40a6d4:	str	xzr, [sp, #104]
  40a6d8:	ldr	x3, [sp, #48]
  40a6dc:	ldr	x2, [sp, #56]
  40a6e0:	mov	w1, #0x6                   	// #6
  40a6e4:	movk	w1, #0x200, lsl #16
  40a6e8:	ldr	x0, [sp, #72]
  40a6ec:	bl	409548 <argp_usage@@Base+0x270c>
  40a6f0:	str	x0, [sp, #64]
  40a6f4:	ldr	x0, [sp, #64]
  40a6f8:	cmp	x0, #0x0
  40a6fc:	b.eq	40a7c4 <argp_usage@@Base+0x3988>  // b.none
  40a700:	ldr	x0, [sp, #64]
  40a704:	str	x0, [sp, #96]
  40a708:	mov	w1, #0xa                   	// #10
  40a70c:	ldr	x0, [sp, #96]
  40a710:	bl	4027b0 <strchrnul@plt>
  40a714:	str	x0, [sp, #104]
  40a718:	ldr	x0, [sp, #104]
  40a71c:	ldrb	w0, [x0]
  40a720:	cmp	w0, #0x0
  40a724:	b.eq	40a78c <argp_usage@@Base+0x3950>  // b.none
  40a728:	mov	w0, #0x1                   	// #1
  40a72c:	str	w0, [sp, #124]
  40a730:	str	wzr, [sp, #92]
  40a734:	b	40a760 <argp_usage@@Base+0x3924>
  40a738:	ldr	x0, [sp, #104]
  40a73c:	add	x0, x0, #0x1
  40a740:	str	x0, [sp, #96]
  40a744:	mov	w1, #0xa                   	// #10
  40a748:	ldr	x0, [sp, #96]
  40a74c:	bl	4027b0 <strchrnul@plt>
  40a750:	str	x0, [sp, #104]
  40a754:	ldr	w0, [sp, #92]
  40a758:	add	w0, w0, #0x1
  40a75c:	str	w0, [sp, #92]
  40a760:	ldr	x0, [sp, #80]
  40a764:	ldrb	w0, [x0]
  40a768:	mov	w1, w0
  40a76c:	ldr	w0, [sp, #92]
  40a770:	cmp	w0, w1
  40a774:	b.lt	40a738 <argp_usage@@Base+0x38fc>  // b.tstop
  40a778:	ldr	x0, [sp, #40]
  40a77c:	ldr	x0, [x0]
  40a780:	add	x1, x0, #0x1
  40a784:	ldr	x0, [sp, #40]
  40a788:	str	x1, [x0]
  40a78c:	ldr	x0, [sp, #104]
  40a790:	add	x1, x0, #0x1
  40a794:	ldr	x0, [sp, #96]
  40a798:	sub	x0, x1, x0
  40a79c:	mov	x1, x0
  40a7a0:	ldr	x0, [sp, #24]
  40a7a4:	bl	40946c <argp_usage@@Base+0x2630>
  40a7a8:	ldr	x1, [sp, #104]
  40a7ac:	ldr	x0, [sp, #96]
  40a7b0:	sub	x0, x1, x0
  40a7b4:	mov	x2, x0
  40a7b8:	ldr	x1, [sp, #96]
  40a7bc:	ldr	x0, [sp, #24]
  40a7c0:	bl	40db7c <argp_failure@@Base+0x2858>
  40a7c4:	ldr	x0, [sp, #64]
  40a7c8:	cmp	x0, #0x0
  40a7cc:	b.eq	40a7e8 <argp_usage@@Base+0x39ac>  // b.none
  40a7d0:	ldr	x1, [sp, #64]
  40a7d4:	ldr	x0, [sp, #72]
  40a7d8:	cmp	x1, x0
  40a7dc:	b.eq	40a7e8 <argp_usage@@Base+0x39ac>  // b.none
  40a7e0:	ldr	x0, [sp, #64]
  40a7e4:	bl	402680 <free@plt>
  40a7e8:	ldr	x0, [sp, #112]
  40a7ec:	cmp	x0, #0x0
  40a7f0:	b.eq	40a83c <argp_usage@@Base+0x3a00>  // b.none
  40a7f4:	b	40a82c <argp_usage@@Base+0x39f0>
  40a7f8:	ldr	x0, [sp, #112]
  40a7fc:	add	x1, x0, #0x20
  40a800:	str	x1, [sp, #112]
  40a804:	ldr	x0, [x0]
  40a808:	ldr	x4, [sp, #24]
  40a80c:	ldr	w3, [sp, #36]
  40a810:	ldr	x2, [sp, #40]
  40a814:	ldr	x1, [sp, #48]
  40a818:	bl	40a690 <argp_usage@@Base+0x3854>
  40a81c:	cmp	w0, #0x0
  40a820:	cset	w0, eq  // eq = none
  40a824:	and	w0, w0, #0xff
  40a828:	str	w0, [sp, #36]
  40a82c:	ldr	x0, [sp, #112]
  40a830:	ldr	x0, [x0]
  40a834:	cmp	x0, #0x0
  40a838:	b.ne	40a7f8 <argp_usage@@Base+0x39bc>  // b.any
  40a83c:	ldr	w0, [sp, #36]
  40a840:	cmp	w0, #0x0
  40a844:	b.eq	40a89c <argp_usage@@Base+0x3a60>  // b.none
  40a848:	ldr	w0, [sp, #124]
  40a84c:	cmp	w0, #0x0
  40a850:	b.eq	40a89c <argp_usage@@Base+0x3a60>  // b.none
  40a854:	ldr	x0, [sp, #104]
  40a858:	ldrb	w0, [x0]
  40a85c:	cmp	w0, #0x0
  40a860:	b.eq	40a884 <argp_usage@@Base+0x3a48>  // b.none
  40a864:	ldr	x0, [sp, #80]
  40a868:	ldrb	w0, [x0]
  40a86c:	add	w0, w0, #0x1
  40a870:	and	w1, w0, #0xff
  40a874:	ldr	x0, [sp, #80]
  40a878:	strb	w1, [x0]
  40a87c:	str	wzr, [sp, #36]
  40a880:	b	40a89c <argp_usage@@Base+0x3a60>
  40a884:	ldr	x0, [sp, #80]
  40a888:	ldrb	w0, [x0]
  40a88c:	cmp	w0, #0x0
  40a890:	b.eq	40a89c <argp_usage@@Base+0x3a60>  // b.none
  40a894:	ldr	x0, [sp, #80]
  40a898:	strb	wzr, [x0]
  40a89c:	ldr	w0, [sp, #36]
  40a8a0:	cmp	w0, #0x0
  40a8a4:	cset	w0, eq  // eq = none
  40a8a8:	and	w0, w0, #0xff
  40a8ac:	ldp	x29, x30, [sp], #128
  40a8b0:	ret
  40a8b4:	stp	x29, x30, [sp, #-128]!
  40a8b8:	mov	x29, sp
  40a8bc:	str	x0, [sp, #56]
  40a8c0:	str	x1, [sp, #48]
  40a8c4:	str	w2, [sp, #44]
  40a8c8:	str	w3, [sp, #40]
  40a8cc:	str	w4, [sp, #36]
  40a8d0:	str	x5, [sp, #24]
  40a8d4:	str	xzr, [sp, #104]
  40a8d8:	str	xzr, [sp, #88]
  40a8dc:	str	wzr, [sp, #84]
  40a8e0:	ldr	x0, [sp, #56]
  40a8e4:	ldr	x0, [x0, #32]
  40a8e8:	str	x0, [sp, #72]
  40a8ec:	ldr	x0, [sp, #56]
  40a8f0:	ldr	x0, [x0, #24]
  40a8f4:	cmp	x0, #0x0
  40a8f8:	b.eq	40a9b8 <argp_usage@@Base+0x3b7c>  // b.none
  40a8fc:	ldr	x0, [sp, #56]
  40a900:	ldr	x0, [x0, #24]
  40a904:	mov	w1, #0xb                   	// #11
  40a908:	bl	4026c0 <strchr@plt>
  40a90c:	str	x0, [sp, #64]
  40a910:	ldr	x0, [sp, #64]
  40a914:	cmp	x0, #0x0
  40a918:	b.eq	40a98c <argp_usage@@Base+0x3b50>  // b.none
  40a91c:	ldr	w0, [sp, #44]
  40a920:	cmp	w0, #0x0
  40a924:	b.eq	40a94c <argp_usage@@Base+0x3b10>  // b.none
  40a928:	ldr	x0, [sp, #64]
  40a92c:	add	x0, x0, #0x1
  40a930:	str	x0, [sp, #112]
  40a934:	ldr	x0, [sp, #112]
  40a938:	ldrb	w0, [x0]
  40a93c:	cmp	w0, #0x0
  40a940:	b.ne	40a9ac <argp_usage@@Base+0x3b70>  // b.any
  40a944:	str	xzr, [sp, #112]
  40a948:	b	40a9ac <argp_usage@@Base+0x3b70>
  40a94c:	ldr	x0, [sp, #56]
  40a950:	ldr	x0, [x0, #24]
  40a954:	ldr	x1, [sp, #64]
  40a958:	sub	x0, x1, x0
  40a95c:	str	x0, [sp, #104]
  40a960:	ldr	x0, [sp, #104]
  40a964:	cmp	x0, #0x0
  40a968:	b.eq	40a980 <argp_usage@@Base+0x3b44>  // b.none
  40a96c:	ldr	x0, [sp, #56]
  40a970:	ldr	x0, [x0, #24]
  40a974:	ldr	x1, [sp, #104]
  40a978:	bl	4026b0 <strndup@plt>
  40a97c:	b	40a984 <argp_usage@@Base+0x3b48>
  40a980:	mov	x0, #0x0                   	// #0
  40a984:	str	x0, [sp, #112]
  40a988:	b	40a9ac <argp_usage@@Base+0x3b70>
  40a98c:	ldr	w0, [sp, #44]
  40a990:	cmp	w0, #0x0
  40a994:	b.ne	40a9a4 <argp_usage@@Base+0x3b68>  // b.any
  40a998:	ldr	x0, [sp, #56]
  40a99c:	ldr	x0, [x0, #24]
  40a9a0:	b	40a9a8 <argp_usage@@Base+0x3b6c>
  40a9a4:	mov	x0, #0x0                   	// #0
  40a9a8:	str	x0, [sp, #112]
  40a9ac:	ldr	x0, [sp, #112]
  40a9b0:	str	x0, [sp, #96]
  40a9b4:	b	40a9c4 <argp_usage@@Base+0x3b88>
  40a9b8:	str	xzr, [sp, #112]
  40a9bc:	ldr	x0, [sp, #112]
  40a9c0:	str	x0, [sp, #96]
  40a9c4:	ldr	x0, [sp, #56]
  40a9c8:	ldr	x0, [x0, #40]
  40a9cc:	cmp	x0, #0x0
  40a9d0:	b.eq	40aa20 <argp_usage@@Base+0x3be4>  // b.none
  40a9d4:	ldr	x1, [sp, #48]
  40a9d8:	ldr	x0, [sp, #56]
  40a9dc:	bl	406dbc <argp_parse@@Base+0x1fc>
  40a9e0:	str	x0, [sp, #88]
  40a9e4:	ldr	x0, [sp, #56]
  40a9e8:	ldr	x3, [x0, #40]
  40a9ec:	ldr	w0, [sp, #44]
  40a9f0:	cmp	w0, #0x0
  40a9f4:	b.eq	40aa04 <argp_usage@@Base+0x3bc8>  // b.none
  40a9f8:	mov	w0, #0x2                   	// #2
  40a9fc:	movk	w0, #0x200, lsl #16
  40aa00:	b	40aa0c <argp_usage@@Base+0x3bd0>
  40aa04:	mov	w0, #0x1                   	// #1
  40aa08:	movk	w0, #0x200, lsl #16
  40aa0c:	ldr	x2, [sp, #88]
  40aa10:	ldr	x1, [sp, #96]
  40aa14:	blr	x3
  40aa18:	str	x0, [sp, #120]
  40aa1c:	b	40aa28 <argp_usage@@Base+0x3bec>
  40aa20:	ldr	x0, [sp, #96]
  40aa24:	str	x0, [sp, #120]
  40aa28:	ldr	x0, [sp, #120]
  40aa2c:	cmp	x0, #0x0
  40aa30:	b.eq	40aa88 <argp_usage@@Base+0x3c4c>  // b.none
  40aa34:	ldr	w0, [sp, #40]
  40aa38:	cmp	w0, #0x0
  40aa3c:	b.eq	40aa4c <argp_usage@@Base+0x3c10>  // b.none
  40aa40:	mov	w1, #0xa                   	// #10
  40aa44:	ldr	x0, [sp, #24]
  40aa48:	bl	40dc6c <argp_failure@@Base+0x2948>
  40aa4c:	ldr	x1, [sp, #120]
  40aa50:	ldr	x0, [sp, #24]
  40aa54:	bl	40dc04 <argp_failure@@Base+0x28e0>
  40aa58:	ldr	x0, [sp, #24]
  40aa5c:	bl	40de08 <argp_failure@@Base+0x2ae4>
  40aa60:	mov	x1, x0
  40aa64:	ldr	x0, [sp, #24]
  40aa68:	ldr	x0, [x0, #8]
  40aa6c:	cmp	x1, x0
  40aa70:	b.ls	40aa80 <argp_usage@@Base+0x3c44>  // b.plast
  40aa74:	mov	w1, #0xa                   	// #10
  40aa78:	ldr	x0, [sp, #24]
  40aa7c:	bl	40dc6c <argp_failure@@Base+0x2948>
  40aa80:	mov	w0, #0x1                   	// #1
  40aa84:	str	w0, [sp, #84]
  40aa88:	ldr	x0, [sp, #120]
  40aa8c:	cmp	x0, #0x0
  40aa90:	b.eq	40aaac <argp_usage@@Base+0x3c70>  // b.none
  40aa94:	ldr	x1, [sp, #120]
  40aa98:	ldr	x0, [sp, #96]
  40aa9c:	cmp	x1, x0
  40aaa0:	b.eq	40aaac <argp_usage@@Base+0x3c70>  // b.none
  40aaa4:	ldr	x0, [sp, #120]
  40aaa8:	bl	402680 <free@plt>
  40aaac:	ldr	x0, [sp, #112]
  40aab0:	cmp	x0, #0x0
  40aab4:	b.eq	40aacc <argp_usage@@Base+0x3c90>  // b.none
  40aab8:	ldr	x0, [sp, #104]
  40aabc:	cmp	x0, #0x0
  40aac0:	b.eq	40aacc <argp_usage@@Base+0x3c90>  // b.none
  40aac4:	ldr	x0, [sp, #112]
  40aac8:	bl	402680 <free@plt>
  40aacc:	ldr	w0, [sp, #44]
  40aad0:	cmp	w0, #0x0
  40aad4:	b.eq	40ab7c <argp_usage@@Base+0x3d40>  // b.none
  40aad8:	ldr	x0, [sp, #56]
  40aadc:	ldr	x0, [x0, #40]
  40aae0:	cmp	x0, #0x0
  40aae4:	b.eq	40ab7c <argp_usage@@Base+0x3d40>  // b.none
  40aae8:	ldr	x0, [sp, #56]
  40aaec:	ldr	x3, [x0, #40]
  40aaf0:	ldr	x2, [sp, #88]
  40aaf4:	mov	x1, #0x0                   	// #0
  40aaf8:	mov	w0, #0x4                   	// #4
  40aafc:	movk	w0, #0x200, lsl #16
  40ab00:	blr	x3
  40ab04:	str	x0, [sp, #120]
  40ab08:	ldr	x0, [sp, #120]
  40ab0c:	cmp	x0, #0x0
  40ab10:	b.eq	40ab7c <argp_usage@@Base+0x3d40>  // b.none
  40ab14:	ldr	w0, [sp, #84]
  40ab18:	cmp	w0, #0x0
  40ab1c:	b.ne	40ab2c <argp_usage@@Base+0x3cf0>  // b.any
  40ab20:	ldr	w0, [sp, #40]
  40ab24:	cmp	w0, #0x0
  40ab28:	b.eq	40ab38 <argp_usage@@Base+0x3cfc>  // b.none
  40ab2c:	mov	w1, #0xa                   	// #10
  40ab30:	ldr	x0, [sp, #24]
  40ab34:	bl	40dc6c <argp_failure@@Base+0x2948>
  40ab38:	ldr	x1, [sp, #120]
  40ab3c:	ldr	x0, [sp, #24]
  40ab40:	bl	40dc04 <argp_failure@@Base+0x28e0>
  40ab44:	ldr	x0, [sp, #120]
  40ab48:	bl	402680 <free@plt>
  40ab4c:	ldr	x0, [sp, #24]
  40ab50:	bl	40de08 <argp_failure@@Base+0x2ae4>
  40ab54:	mov	x1, x0
  40ab58:	ldr	x0, [sp, #24]
  40ab5c:	ldr	x0, [x0, #8]
  40ab60:	cmp	x1, x0
  40ab64:	b.ls	40ab74 <argp_usage@@Base+0x3d38>  // b.plast
  40ab68:	mov	w1, #0xa                   	// #10
  40ab6c:	ldr	x0, [sp, #24]
  40ab70:	bl	40dc6c <argp_failure@@Base+0x2948>
  40ab74:	mov	w0, #0x1                   	// #1
  40ab78:	str	w0, [sp, #84]
  40ab7c:	ldr	x0, [sp, #72]
  40ab80:	cmp	x0, #0x0
  40ab84:	b.eq	40ac14 <argp_usage@@Base+0x3dd8>  // b.none
  40ab88:	b	40abec <argp_usage@@Base+0x3db0>
  40ab8c:	ldr	x0, [sp, #72]
  40ab90:	add	x1, x0, #0x20
  40ab94:	str	x1, [sp, #72]
  40ab98:	ldr	x6, [x0]
  40ab9c:	ldr	w0, [sp, #84]
  40aba0:	cmp	w0, #0x0
  40aba4:	b.ne	40abb4 <argp_usage@@Base+0x3d78>  // b.any
  40aba8:	ldr	w0, [sp, #40]
  40abac:	cmp	w0, #0x0
  40abb0:	b.eq	40abbc <argp_usage@@Base+0x3d80>  // b.none
  40abb4:	mov	w0, #0x1                   	// #1
  40abb8:	b	40abc0 <argp_usage@@Base+0x3d84>
  40abbc:	mov	w0, #0x0                   	// #0
  40abc0:	ldr	x5, [sp, #24]
  40abc4:	ldr	w4, [sp, #36]
  40abc8:	mov	w3, w0
  40abcc:	ldr	w2, [sp, #44]
  40abd0:	ldr	x1, [sp, #48]
  40abd4:	mov	x0, x6
  40abd8:	bl	40a8b4 <argp_usage@@Base+0x3a78>
  40abdc:	mov	w1, w0
  40abe0:	ldr	w0, [sp, #84]
  40abe4:	orr	w0, w0, w1
  40abe8:	str	w0, [sp, #84]
  40abec:	ldr	x0, [sp, #72]
  40abf0:	ldr	x0, [x0]
  40abf4:	cmp	x0, #0x0
  40abf8:	b.eq	40ac14 <argp_usage@@Base+0x3dd8>  // b.none
  40abfc:	ldr	w0, [sp, #36]
  40ac00:	cmp	w0, #0x0
  40ac04:	b.eq	40ab8c <argp_usage@@Base+0x3d50>  // b.none
  40ac08:	ldr	w0, [sp, #84]
  40ac0c:	cmp	w0, #0x0
  40ac10:	b.eq	40ab8c <argp_usage@@Base+0x3d50>  // b.none
  40ac14:	ldr	w0, [sp, #84]
  40ac18:	ldp	x29, x30, [sp], #128
  40ac1c:	ret
  40ac20:	stp	x29, x30, [sp, #-144]!
  40ac24:	mov	x29, sp
  40ac28:	str	x0, [x29, #56]
  40ac2c:	str	x1, [x29, #48]
  40ac30:	str	x2, [x29, #40]
  40ac34:	str	w3, [x29, #36]
  40ac38:	str	x4, [x29, #24]
  40ac3c:	str	wzr, [x29, #140]
  40ac40:	str	xzr, [x29, #128]
  40ac44:	ldr	x0, [x29, #40]
  40ac48:	cmp	x0, #0x0
  40ac4c:	b.eq	40b028 <argp_usage@@Base+0x41ec>  // b.none
  40ac50:	ldr	x0, [x29, #40]
  40ac54:	bl	402360 <flockfile@plt>
  40ac58:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ac5c:	add	x0, x0, #0x3d0
  40ac60:	ldr	w0, [x0, #36]
  40ac64:	cmp	w0, #0x0
  40ac68:	b.ne	40ac74 <argp_usage@@Base+0x3e38>  // b.any
  40ac6c:	ldr	x0, [x29, #48]
  40ac70:	bl	407cb8 <argp_usage@@Base+0xe7c>
  40ac74:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ac78:	add	x0, x0, #0x3d0
  40ac7c:	ldr	w0, [x0, #32]
  40ac80:	sxtw	x0, w0
  40ac84:	mov	x3, #0x0                   	// #0
  40ac88:	mov	x2, x0
  40ac8c:	mov	x1, #0x0                   	// #0
  40ac90:	ldr	x0, [x29, #40]
  40ac94:	bl	40ce7c <argp_failure@@Base+0x1b58>
  40ac98:	str	x0, [x29, #112]
  40ac9c:	ldr	x0, [x29, #112]
  40aca0:	cmp	x0, #0x0
  40aca4:	b.ne	40acb4 <argp_usage@@Base+0x3e78>  // b.any
  40aca8:	ldr	x0, [x29, #40]
  40acac:	bl	4024d0 <funlockfile@plt>
  40acb0:	b	40b02c <argp_usage@@Base+0x41f0>
  40acb4:	ldr	w1, [x29, #36]
  40acb8:	mov	w0, #0xb                   	// #11
  40acbc:	and	w0, w1, w0
  40acc0:	cmp	w0, #0x0
  40acc4:	b.eq	40ad08 <argp_usage@@Base+0x3ecc>  // b.none
  40acc8:	mov	x1, #0x0                   	// #0
  40accc:	ldr	x0, [x29, #56]
  40acd0:	bl	40a508 <argp_usage@@Base+0x36cc>
  40acd4:	str	x0, [x29, #128]
  40acd8:	mov	w2, #0xffffffff            	// #-1
  40acdc:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40ace0:	add	x1, x0, #0x180
  40ace4:	ldr	x0, [x29, #128]
  40ace8:	bl	408920 <argp_usage@@Base+0x1ae4>
  40acec:	mov	w2, #0xffffffff            	// #-1
  40acf0:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40acf4:	add	x1, x0, #0x188
  40acf8:	ldr	x0, [x29, #128]
  40acfc:	bl	408920 <argp_usage@@Base+0x1ae4>
  40ad00:	ldr	x0, [x29, #128]
  40ad04:	bl	408fbc <argp_usage@@Base+0x2180>
  40ad08:	ldr	w0, [x29, #36]
  40ad0c:	and	w0, w0, #0x3
  40ad10:	cmp	w0, #0x0
  40ad14:	b.eq	40aea4 <argp_usage@@Base+0x4068>  // b.none
  40ad18:	mov	w0, #0x1                   	// #1
  40ad1c:	str	w0, [x29, #124]
  40ad20:	ldr	x0, [x29, #56]
  40ad24:	bl	40a5f0 <argp_usage@@Base+0x37b4>
  40ad28:	str	x0, [x29, #104]
  40ad2c:	ldr	x0, [x29, #104]
  40ad30:	add	x0, x0, #0xf
  40ad34:	lsr	x0, x0, #4
  40ad38:	lsl	x0, x0, #4
  40ad3c:	sub	sp, sp, x0
  40ad40:	mov	x0, sp
  40ad44:	add	x0, x0, #0xf
  40ad48:	lsr	x0, x0, #4
  40ad4c:	lsl	x0, x0, #4
  40ad50:	str	x0, [x29, #96]
  40ad54:	ldr	x2, [x29, #104]
  40ad58:	mov	w1, #0x0                   	// #0
  40ad5c:	ldr	x0, [x29, #96]
  40ad60:	bl	402510 <memset@plt>
  40ad64:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ad68:	add	x0, x0, #0x3d0
  40ad6c:	ldr	w0, [x0, #28]
  40ad70:	sxtw	x0, w0
  40ad74:	mov	x1, x0
  40ad78:	ldr	x0, [x29, #112]
  40ad7c:	bl	40dda4 <argp_failure@@Base+0x2a80>
  40ad80:	str	w0, [x29, #92]
  40ad84:	ldr	x0, [x29, #96]
  40ad88:	str	x0, [x29, #72]
  40ad8c:	ldr	w0, [x29, #124]
  40ad90:	cmp	w0, #0x0
  40ad94:	b.eq	40adb8 <argp_usage@@Base+0x3f7c>  // b.none
  40ad98:	ldr	x3, [x29, #24]
  40ad9c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40ada0:	add	x2, x0, #0x190
  40ada4:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40ada8:	add	x1, x0, #0x198
  40adac:	ldr	x0, [x29, #112]
  40adb0:	bl	40da40 <argp_failure@@Base+0x271c>
  40adb4:	b	40add4 <argp_usage@@Base+0x3f98>
  40adb8:	ldr	x3, [x29, #24]
  40adbc:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40adc0:	add	x2, x0, #0x1a0
  40adc4:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40adc8:	add	x1, x0, #0x198
  40adcc:	ldr	x0, [x29, #112]
  40add0:	bl	40da40 <argp_failure@@Base+0x271c>
  40add4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40add8:	add	x0, x0, #0x3d0
  40addc:	ldr	w0, [x0, #28]
  40ade0:	sxtw	x0, w0
  40ade4:	mov	x1, x0
  40ade8:	ldr	x0, [x29, #112]
  40adec:	bl	40dcdc <argp_failure@@Base+0x29b8>
  40adf0:	str	w0, [x29, #88]
  40adf4:	ldr	w0, [x29, #36]
  40adf8:	and	w0, w0, #0x2
  40adfc:	cmp	w0, #0x0
  40ae00:	b.eq	40ae28 <argp_usage@@Base+0x3fec>  // b.none
  40ae04:	ldr	x0, [x29, #128]
  40ae08:	ldr	w0, [x0, #8]
  40ae0c:	cmp	w0, #0x0
  40ae10:	b.eq	40ae40 <argp_usage@@Base+0x4004>  // b.none
  40ae14:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40ae18:	add	x1, x0, #0x1a8
  40ae1c:	ldr	x0, [x29, #112]
  40ae20:	bl	40dc04 <argp_failure@@Base+0x28e0>
  40ae24:	b	40ae40 <argp_usage@@Base+0x4004>
  40ae28:	ldr	x1, [x29, #112]
  40ae2c:	ldr	x0, [x29, #128]
  40ae30:	bl	40a278 <argp_usage@@Base+0x343c>
  40ae34:	ldr	w0, [x29, #36]
  40ae38:	orr	w0, w0, #0x2
  40ae3c:	str	w0, [x29, #36]
  40ae40:	add	x0, x29, #0x48
  40ae44:	ldr	x4, [x29, #112]
  40ae48:	mov	w3, #0x1                   	// #1
  40ae4c:	mov	x2, x0
  40ae50:	ldr	x1, [x29, #48]
  40ae54:	ldr	x0, [x29, #56]
  40ae58:	bl	40a690 <argp_usage@@Base+0x3854>
  40ae5c:	str	w0, [x29, #84]
  40ae60:	ldrsw	x0, [x29, #92]
  40ae64:	mov	x1, x0
  40ae68:	ldr	x0, [x29, #112]
  40ae6c:	bl	40dda4 <argp_failure@@Base+0x2a80>
  40ae70:	ldrsw	x0, [x29, #88]
  40ae74:	mov	x1, x0
  40ae78:	ldr	x0, [x29, #112]
  40ae7c:	bl	40dcdc <argp_failure@@Base+0x29b8>
  40ae80:	mov	w1, #0xa                   	// #10
  40ae84:	ldr	x0, [x29, #112]
  40ae88:	bl	40dc6c <argp_failure@@Base+0x2948>
  40ae8c:	mov	w0, #0x1                   	// #1
  40ae90:	str	w0, [x29, #140]
  40ae94:	str	wzr, [x29, #124]
  40ae98:	ldr	w0, [x29, #84]
  40ae9c:	cmp	w0, #0x0
  40aea0:	b.ne	40ad64 <argp_usage@@Base+0x3f28>  // b.any
  40aea4:	ldr	w0, [x29, #36]
  40aea8:	and	w0, w0, #0x10
  40aeac:	cmp	w0, #0x0
  40aeb0:	b.eq	40aee0 <argp_usage@@Base+0x40a4>  // b.none
  40aeb4:	ldr	x5, [x29, #112]
  40aeb8:	mov	w4, #0x1                   	// #1
  40aebc:	mov	w3, #0x0                   	// #0
  40aec0:	mov	w2, #0x0                   	// #0
  40aec4:	ldr	x1, [x29, #48]
  40aec8:	ldr	x0, [x29, #56]
  40aecc:	bl	40a8b4 <argp_usage@@Base+0x3a78>
  40aed0:	mov	w1, w0
  40aed4:	ldr	w0, [x29, #140]
  40aed8:	orr	w0, w0, w1
  40aedc:	str	w0, [x29, #140]
  40aee0:	ldr	w0, [x29, #36]
  40aee4:	and	w0, w0, #0x4
  40aee8:	cmp	w0, #0x0
  40aeec:	b.eq	40af10 <argp_usage@@Base+0x40d4>  // b.none
  40aef0:	ldr	x3, [x29, #24]
  40aef4:	ldr	x2, [x29, #24]
  40aef8:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40aefc:	add	x1, x0, #0x1b8
  40af00:	ldr	x0, [x29, #112]
  40af04:	bl	40da40 <argp_failure@@Base+0x271c>
  40af08:	mov	w0, #0x1                   	// #1
  40af0c:	str	w0, [x29, #140]
  40af10:	ldr	w0, [x29, #36]
  40af14:	and	w0, w0, #0x8
  40af18:	cmp	w0, #0x0
  40af1c:	b.eq	40af60 <argp_usage@@Base+0x4124>  // b.none
  40af20:	ldr	x0, [x29, #128]
  40af24:	ldr	w0, [x0, #8]
  40af28:	cmp	w0, #0x0
  40af2c:	b.eq	40af60 <argp_usage@@Base+0x4124>  // b.none
  40af30:	ldr	w0, [x29, #140]
  40af34:	cmp	w0, #0x0
  40af38:	b.eq	40af48 <argp_usage@@Base+0x410c>  // b.none
  40af3c:	mov	w1, #0xa                   	// #10
  40af40:	ldr	x0, [x29, #112]
  40af44:	bl	40dc6c <argp_failure@@Base+0x2948>
  40af48:	ldr	x2, [x29, #112]
  40af4c:	ldr	x1, [x29, #48]
  40af50:	ldr	x0, [x29, #128]
  40af54:	bl	409ea4 <argp_usage@@Base+0x3068>
  40af58:	mov	w0, #0x1                   	// #1
  40af5c:	str	w0, [x29, #140]
  40af60:	ldr	w0, [x29, #36]
  40af64:	and	w0, w0, #0x20
  40af68:	cmp	w0, #0x0
  40af6c:	b.eq	40af9c <argp_usage@@Base+0x4160>  // b.none
  40af70:	ldr	x5, [x29, #112]
  40af74:	mov	w4, #0x0                   	// #0
  40af78:	ldr	w3, [x29, #140]
  40af7c:	mov	w2, #0x1                   	// #1
  40af80:	ldr	x1, [x29, #48]
  40af84:	ldr	x0, [x29, #56]
  40af88:	bl	40a8b4 <argp_usage@@Base+0x3a78>
  40af8c:	mov	w1, w0
  40af90:	ldr	w0, [x29, #140]
  40af94:	orr	w0, w0, w1
  40af98:	str	w0, [x29, #140]
  40af9c:	ldr	w0, [x29, #36]
  40afa0:	and	w0, w0, #0x40
  40afa4:	cmp	w0, #0x0
  40afa8:	b.eq	40b000 <argp_usage@@Base+0x41c4>  // b.none
  40afac:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40afb0:	add	x0, x0, #0x700
  40afb4:	ldr	x0, [x0]
  40afb8:	cmp	x0, #0x0
  40afbc:	b.eq	40b000 <argp_usage@@Base+0x41c4>  // b.none
  40afc0:	ldr	w0, [x29, #140]
  40afc4:	cmp	w0, #0x0
  40afc8:	b.eq	40afd8 <argp_usage@@Base+0x419c>  // b.none
  40afcc:	mov	w1, #0xa                   	// #10
  40afd0:	ldr	x0, [x29, #112]
  40afd4:	bl	40dc6c <argp_failure@@Base+0x2948>
  40afd8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40afdc:	add	x0, x0, #0x700
  40afe0:	ldr	x0, [x0]
  40afe4:	mov	x2, x0
  40afe8:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40afec:	add	x1, x0, #0x1f0
  40aff0:	ldr	x0, [x29, #112]
  40aff4:	bl	40da40 <argp_failure@@Base+0x271c>
  40aff8:	mov	w0, #0x1                   	// #1
  40affc:	str	w0, [x29, #140]
  40b000:	ldr	x0, [x29, #40]
  40b004:	bl	4024d0 <funlockfile@plt>
  40b008:	ldr	x0, [x29, #128]
  40b00c:	cmp	x0, #0x0
  40b010:	b.eq	40b01c <argp_usage@@Base+0x41e0>  // b.none
  40b014:	ldr	x0, [x29, #128]
  40b018:	bl	4085bc <argp_usage@@Base+0x1780>
  40b01c:	ldr	x0, [x29, #112]
  40b020:	bl	40cf50 <argp_failure@@Base+0x1c2c>
  40b024:	b	40b02c <argp_usage@@Base+0x41f0>
  40b028:	nop
  40b02c:	mov	sp, x29
  40b030:	ldp	x29, x30, [sp], #144
  40b034:	ret

000000000040b038 <argp_help@@Base>:
  40b038:	stp	x29, x30, [sp, #-144]!
  40b03c:	mov	x29, sp
  40b040:	str	x0, [sp, #40]
  40b044:	str	x1, [sp, #32]
  40b048:	str	w2, [sp, #28]
  40b04c:	str	x3, [sp, #16]
  40b050:	add	x0, sp, #0x30
  40b054:	mov	x2, #0x60                  	// #96
  40b058:	mov	w1, #0x0                   	// #0
  40b05c:	bl	402510 <memset@plt>
  40b060:	ldr	x0, [sp, #40]
  40b064:	str	x0, [sp, #48]
  40b068:	add	x0, sp, #0x30
  40b06c:	ldr	x4, [sp, #16]
  40b070:	ldr	w3, [sp, #28]
  40b074:	ldr	x2, [sp, #32]
  40b078:	mov	x1, x0
  40b07c:	ldr	x0, [sp, #40]
  40b080:	bl	40ac20 <argp_usage@@Base+0x3de4>
  40b084:	nop
  40b088:	ldp	x29, x30, [sp], #144
  40b08c:	ret

000000000040b090 <argp_state_help@@Base>:
  40b090:	stp	x29, x30, [sp, #-48]!
  40b094:	mov	x29, sp
  40b098:	str	x0, [sp, #40]
  40b09c:	str	x1, [sp, #32]
  40b0a0:	str	w2, [sp, #28]
  40b0a4:	ldr	x0, [sp, #40]
  40b0a8:	cmp	x0, #0x0
  40b0ac:	b.eq	40b0c4 <argp_state_help@@Base+0x34>  // b.none
  40b0b0:	ldr	x0, [sp, #40]
  40b0b4:	ldr	w0, [x0, #28]
  40b0b8:	and	w0, w0, #0x2
  40b0bc:	cmp	w0, #0x0
  40b0c0:	b.ne	40b1ac <argp_state_help@@Base+0x11c>  // b.any
  40b0c4:	ldr	x0, [sp, #32]
  40b0c8:	cmp	x0, #0x0
  40b0cc:	b.eq	40b1ac <argp_state_help@@Base+0x11c>  // b.none
  40b0d0:	ldr	x0, [sp, #40]
  40b0d4:	cmp	x0, #0x0
  40b0d8:	b.eq	40b0fc <argp_state_help@@Base+0x6c>  // b.none
  40b0dc:	ldr	x0, [sp, #40]
  40b0e0:	ldr	w0, [x0, #28]
  40b0e4:	and	w0, w0, #0x40
  40b0e8:	cmp	w0, #0x0
  40b0ec:	b.eq	40b0fc <argp_state_help@@Base+0x6c>  // b.none
  40b0f0:	ldr	w0, [sp, #28]
  40b0f4:	orr	w0, w0, #0x80
  40b0f8:	str	w0, [sp, #28]
  40b0fc:	ldr	x0, [sp, #40]
  40b100:	cmp	x0, #0x0
  40b104:	b.eq	40b114 <argp_state_help@@Base+0x84>  // b.none
  40b108:	ldr	x0, [sp, #40]
  40b10c:	ldr	x5, [x0]
  40b110:	b	40b118 <argp_state_help@@Base+0x88>
  40b114:	mov	x5, #0x0                   	// #0
  40b118:	ldr	x0, [sp, #40]
  40b11c:	cmp	x0, #0x0
  40b120:	b.eq	40b130 <argp_state_help@@Base+0xa0>  // b.none
  40b124:	ldr	x0, [sp, #40]
  40b128:	ldr	x0, [x0, #64]
  40b12c:	b	40b13c <argp_state_help@@Base+0xac>
  40b130:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40b134:	add	x0, x0, #0x448
  40b138:	ldr	x0, [x0]
  40b13c:	mov	x4, x0
  40b140:	ldr	w3, [sp, #28]
  40b144:	ldr	x2, [sp, #32]
  40b148:	ldr	x1, [sp, #40]
  40b14c:	mov	x0, x5
  40b150:	bl	40ac20 <argp_usage@@Base+0x3de4>
  40b154:	ldr	x0, [sp, #40]
  40b158:	cmp	x0, #0x0
  40b15c:	b.eq	40b174 <argp_state_help@@Base+0xe4>  // b.none
  40b160:	ldr	x0, [sp, #40]
  40b164:	ldr	w0, [x0, #28]
  40b168:	and	w0, w0, #0x20
  40b16c:	cmp	w0, #0x0
  40b170:	b.ne	40b1ac <argp_state_help@@Base+0x11c>  // b.any
  40b174:	ldr	w0, [sp, #28]
  40b178:	and	w0, w0, #0x100
  40b17c:	cmp	w0, #0x0
  40b180:	b.eq	40b194 <argp_state_help@@Base+0x104>  // b.none
  40b184:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40b188:	add	x0, x0, #0x404
  40b18c:	ldr	w0, [x0]
  40b190:	bl	402320 <exit@plt>
  40b194:	ldr	w0, [sp, #28]
  40b198:	and	w0, w0, #0x200
  40b19c:	cmp	w0, #0x0
  40b1a0:	b.eq	40b1ac <argp_state_help@@Base+0x11c>  // b.none
  40b1a4:	mov	w0, #0x0                   	// #0
  40b1a8:	bl	402320 <exit@plt>
  40b1ac:	nop
  40b1b0:	ldp	x29, x30, [sp], #48
  40b1b4:	ret

000000000040b1b8 <argp_error@@Base>:
  40b1b8:	stp	x29, x30, [sp, #-288]!
  40b1bc:	mov	x29, sp
  40b1c0:	str	x0, [sp, #56]
  40b1c4:	str	x1, [sp, #48]
  40b1c8:	str	x2, [sp, #240]
  40b1cc:	str	x3, [sp, #248]
  40b1d0:	str	x4, [sp, #256]
  40b1d4:	str	x5, [sp, #264]
  40b1d8:	str	x6, [sp, #272]
  40b1dc:	str	x7, [sp, #280]
  40b1e0:	str	q0, [sp, #112]
  40b1e4:	str	q1, [sp, #128]
  40b1e8:	str	q2, [sp, #144]
  40b1ec:	str	q3, [sp, #160]
  40b1f0:	str	q4, [sp, #176]
  40b1f4:	str	q5, [sp, #192]
  40b1f8:	str	q6, [sp, #208]
  40b1fc:	str	q7, [sp, #224]
  40b200:	ldr	x0, [sp, #56]
  40b204:	cmp	x0, #0x0
  40b208:	b.eq	40b220 <argp_error@@Base+0x68>  // b.none
  40b20c:	ldr	x0, [sp, #56]
  40b210:	ldr	w0, [x0, #28]
  40b214:	and	w0, w0, #0x2
  40b218:	cmp	w0, #0x0
  40b21c:	b.ne	40b318 <argp_error@@Base+0x160>  // b.any
  40b220:	ldr	x0, [sp, #56]
  40b224:	cmp	x0, #0x0
  40b228:	b.eq	40b238 <argp_error@@Base+0x80>  // b.none
  40b22c:	ldr	x0, [sp, #56]
  40b230:	ldr	x0, [x0, #72]
  40b234:	b	40b244 <argp_error@@Base+0x8c>
  40b238:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40b23c:	add	x0, x0, #0x418
  40b240:	ldr	x0, [x0]
  40b244:	str	x0, [sp, #104]
  40b248:	ldr	x0, [sp, #104]
  40b24c:	cmp	x0, #0x0
  40b250:	b.eq	40b318 <argp_error@@Base+0x160>  // b.none
  40b254:	ldr	x0, [sp, #104]
  40b258:	bl	402360 <flockfile@plt>
  40b25c:	add	x0, sp, #0x120
  40b260:	str	x0, [sp, #72]
  40b264:	add	x0, sp, #0x120
  40b268:	str	x0, [sp, #80]
  40b26c:	add	x0, sp, #0xf0
  40b270:	str	x0, [sp, #88]
  40b274:	mov	w0, #0xffffffd0            	// #-48
  40b278:	str	w0, [sp, #96]
  40b27c:	mov	w0, #0xffffff80            	// #-128
  40b280:	str	w0, [sp, #100]
  40b284:	ldr	x0, [sp, #56]
  40b288:	cmp	x0, #0x0
  40b28c:	b.eq	40b29c <argp_error@@Base+0xe4>  // b.none
  40b290:	ldr	x0, [sp, #56]
  40b294:	ldr	x0, [x0, #64]
  40b298:	b	40b2a8 <argp_error@@Base+0xf0>
  40b29c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40b2a0:	add	x0, x0, #0x448
  40b2a4:	ldr	x0, [x0]
  40b2a8:	ldr	x1, [sp, #104]
  40b2ac:	bl	4027d0 <fputs_unlocked@plt>
  40b2b0:	ldr	x1, [sp, #104]
  40b2b4:	mov	w0, #0x3a                  	// #58
  40b2b8:	bl	402440 <putc_unlocked@plt>
  40b2bc:	ldr	x1, [sp, #104]
  40b2c0:	mov	w0, #0x20                  	// #32
  40b2c4:	bl	402440 <putc_unlocked@plt>
  40b2c8:	add	x2, sp, #0x10
  40b2cc:	add	x3, sp, #0x48
  40b2d0:	ldp	x0, x1, [x3]
  40b2d4:	stp	x0, x1, [x2]
  40b2d8:	ldp	x0, x1, [x3, #16]
  40b2dc:	stp	x0, x1, [x2, #16]
  40b2e0:	add	x0, sp, #0x10
  40b2e4:	mov	x2, x0
  40b2e8:	ldr	x1, [sp, #48]
  40b2ec:	ldr	x0, [sp, #104]
  40b2f0:	bl	402820 <vfprintf@plt>
  40b2f4:	ldr	x1, [sp, #104]
  40b2f8:	mov	w0, #0xa                   	// #10
  40b2fc:	bl	402440 <putc_unlocked@plt>
  40b300:	mov	w2, #0x104                 	// #260
  40b304:	ldr	x1, [sp, #104]
  40b308:	ldr	x0, [sp, #56]
  40b30c:	bl	40b090 <argp_state_help@@Base>
  40b310:	ldr	x0, [sp, #104]
  40b314:	bl	4024d0 <funlockfile@plt>
  40b318:	nop
  40b31c:	ldp	x29, x30, [sp], #288
  40b320:	ret

000000000040b324 <argp_failure@@Base>:
  40b324:	stp	x29, x30, [sp, #-464]!
  40b328:	mov	x29, sp
  40b32c:	str	x0, [sp, #72]
  40b330:	str	w1, [sp, #68]
  40b334:	str	w2, [sp, #64]
  40b338:	str	x3, [sp, #56]
  40b33c:	str	x4, [sp, #432]
  40b340:	str	x5, [sp, #440]
  40b344:	str	x6, [sp, #448]
  40b348:	str	x7, [sp, #456]
  40b34c:	str	q0, [sp, #304]
  40b350:	str	q1, [sp, #320]
  40b354:	str	q2, [sp, #336]
  40b358:	str	q3, [sp, #352]
  40b35c:	str	q4, [sp, #368]
  40b360:	str	q5, [sp, #384]
  40b364:	str	q6, [sp, #400]
  40b368:	str	q7, [sp, #416]
  40b36c:	ldr	x0, [sp, #72]
  40b370:	cmp	x0, #0x0
  40b374:	b.eq	40b38c <argp_failure@@Base+0x68>  // b.none
  40b378:	ldr	x0, [sp, #72]
  40b37c:	ldr	w0, [x0, #28]
  40b380:	and	w0, w0, #0x2
  40b384:	cmp	w0, #0x0
  40b388:	b.ne	40b530 <argp_failure@@Base+0x20c>  // b.any
  40b38c:	ldr	x0, [sp, #72]
  40b390:	cmp	x0, #0x0
  40b394:	b.eq	40b3a4 <argp_failure@@Base+0x80>  // b.none
  40b398:	ldr	x0, [sp, #72]
  40b39c:	ldr	x0, [x0, #72]
  40b3a0:	b	40b3b0 <argp_failure@@Base+0x8c>
  40b3a4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40b3a8:	add	x0, x0, #0x418
  40b3ac:	ldr	x0, [x0]
  40b3b0:	str	x0, [sp, #288]
  40b3b4:	ldr	x0, [sp, #288]
  40b3b8:	cmp	x0, #0x0
  40b3bc:	b.eq	40b530 <argp_failure@@Base+0x20c>  // b.none
  40b3c0:	ldr	x0, [sp, #288]
  40b3c4:	bl	402360 <flockfile@plt>
  40b3c8:	ldr	x0, [sp, #72]
  40b3cc:	cmp	x0, #0x0
  40b3d0:	b.eq	40b3e0 <argp_failure@@Base+0xbc>  // b.none
  40b3d4:	ldr	x0, [sp, #72]
  40b3d8:	ldr	x0, [x0, #64]
  40b3dc:	b	40b3ec <argp_failure@@Base+0xc8>
  40b3e0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40b3e4:	add	x0, x0, #0x448
  40b3e8:	ldr	x0, [x0]
  40b3ec:	ldr	x1, [sp, #288]
  40b3f0:	bl	4027d0 <fputs_unlocked@plt>
  40b3f4:	ldr	x0, [sp, #56]
  40b3f8:	cmp	x0, #0x0
  40b3fc:	b.eq	40b46c <argp_failure@@Base+0x148>  // b.none
  40b400:	add	x0, sp, #0x1d0
  40b404:	str	x0, [sp, #88]
  40b408:	add	x0, sp, #0x1d0
  40b40c:	str	x0, [sp, #96]
  40b410:	add	x0, sp, #0x1b0
  40b414:	str	x0, [sp, #104]
  40b418:	mov	w0, #0xffffffe0            	// #-32
  40b41c:	str	w0, [sp, #112]
  40b420:	mov	w0, #0xffffff80            	// #-128
  40b424:	str	w0, [sp, #116]
  40b428:	ldr	x1, [sp, #288]
  40b42c:	mov	w0, #0x3a                  	// #58
  40b430:	bl	402440 <putc_unlocked@plt>
  40b434:	ldr	x1, [sp, #288]
  40b438:	mov	w0, #0x20                  	// #32
  40b43c:	bl	402440 <putc_unlocked@plt>
  40b440:	add	x2, sp, #0x10
  40b444:	add	x3, sp, #0x58
  40b448:	ldp	x0, x1, [x3]
  40b44c:	stp	x0, x1, [x2]
  40b450:	ldp	x0, x1, [x3, #16]
  40b454:	stp	x0, x1, [x2, #16]
  40b458:	add	x0, sp, #0x10
  40b45c:	mov	x2, x0
  40b460:	ldr	x1, [sp, #56]
  40b464:	ldr	x0, [sp, #288]
  40b468:	bl	402820 <vfprintf@plt>
  40b46c:	ldr	w0, [sp, #64]
  40b470:	cmp	w0, #0x0
  40b474:	b.eq	40b4e8 <argp_failure@@Base+0x1c4>  // b.none
  40b478:	str	xzr, [sp, #296]
  40b47c:	ldr	x1, [sp, #288]
  40b480:	mov	w0, #0x3a                  	// #58
  40b484:	bl	402440 <putc_unlocked@plt>
  40b488:	ldr	x1, [sp, #288]
  40b48c:	mov	w0, #0x20                  	// #32
  40b490:	bl	402440 <putc_unlocked@plt>
  40b494:	add	x0, sp, #0x58
  40b498:	mov	x2, #0xc8                  	// #200
  40b49c:	mov	x1, x0
  40b4a0:	ldr	w0, [sp, #64]
  40b4a4:	bl	402540 <strerror_r@plt>
  40b4a8:	str	x0, [sp, #296]
  40b4ac:	ldr	x0, [sp, #296]
  40b4b0:	cmp	x0, #0x0
  40b4b4:	b.ne	40b4dc <argp_failure@@Base+0x1b8>  // b.any
  40b4b8:	ldr	w0, [sp, #64]
  40b4bc:	bl	4025b0 <strerror@plt>
  40b4c0:	str	x0, [sp, #296]
  40b4c4:	ldr	x0, [sp, #296]
  40b4c8:	cmp	x0, #0x0
  40b4cc:	b.ne	40b4dc <argp_failure@@Base+0x1b8>  // b.any
  40b4d0:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40b4d4:	add	x0, x0, #0x208
  40b4d8:	str	x0, [sp, #296]
  40b4dc:	ldr	x1, [sp, #288]
  40b4e0:	ldr	x0, [sp, #296]
  40b4e4:	bl	402310 <fputs@plt>
  40b4e8:	ldr	x1, [sp, #288]
  40b4ec:	mov	w0, #0xa                   	// #10
  40b4f0:	bl	402440 <putc_unlocked@plt>
  40b4f4:	ldr	x0, [sp, #288]
  40b4f8:	bl	4024d0 <funlockfile@plt>
  40b4fc:	ldr	w0, [sp, #68]
  40b500:	cmp	w0, #0x0
  40b504:	b.eq	40b530 <argp_failure@@Base+0x20c>  // b.none
  40b508:	ldr	x0, [sp, #72]
  40b50c:	cmp	x0, #0x0
  40b510:	b.eq	40b528 <argp_failure@@Base+0x204>  // b.none
  40b514:	ldr	x0, [sp, #72]
  40b518:	ldr	w0, [x0, #28]
  40b51c:	and	w0, w0, #0x20
  40b520:	cmp	w0, #0x0
  40b524:	b.ne	40b530 <argp_failure@@Base+0x20c>  // b.any
  40b528:	ldr	w0, [sp, #68]
  40b52c:	bl	402320 <exit@plt>
  40b530:	nop
  40b534:	ldp	x29, x30, [sp], #464
  40b538:	ret
  40b53c:	str	x19, [sp, #-64]!
  40b540:	str	x0, [sp, #24]
  40b544:	str	x1, [sp, #16]
  40b548:	ldr	x0, [sp, #16]
  40b54c:	ldr	w0, [x0, #48]
  40b550:	str	w0, [sp, #60]
  40b554:	ldr	x0, [sp, #16]
  40b558:	ldr	w0, [x0, #52]
  40b55c:	str	w0, [sp, #52]
  40b560:	ldr	x0, [sp, #16]
  40b564:	ldr	w0, [x0]
  40b568:	str	w0, [sp, #56]
  40b56c:	b	40b714 <argp_failure@@Base+0x3f0>
  40b570:	ldr	w1, [sp, #56]
  40b574:	ldr	w0, [sp, #52]
  40b578:	sub	w1, w1, w0
  40b57c:	ldr	w2, [sp, #52]
  40b580:	ldr	w0, [sp, #60]
  40b584:	sub	w0, w2, w0
  40b588:	cmp	w1, w0
  40b58c:	b.le	40b664 <argp_failure@@Base+0x340>
  40b590:	ldr	w1, [sp, #52]
  40b594:	ldr	w0, [sp, #60]
  40b598:	sub	w0, w1, w0
  40b59c:	str	w0, [sp, #36]
  40b5a0:	mov	w19, #0x0                   	// #0
  40b5a4:	b	40b644 <argp_failure@@Base+0x320>
  40b5a8:	ldr	w0, [sp, #60]
  40b5ac:	add	w0, w19, w0
  40b5b0:	sxtw	x0, w0
  40b5b4:	lsl	x0, x0, #3
  40b5b8:	ldr	x1, [sp, #24]
  40b5bc:	add	x0, x1, x0
  40b5c0:	ldr	x0, [x0]
  40b5c4:	str	x0, [sp, #40]
  40b5c8:	ldr	w1, [sp, #52]
  40b5cc:	ldr	w0, [sp, #60]
  40b5d0:	sub	w0, w1, w0
  40b5d4:	ldr	w1, [sp, #56]
  40b5d8:	sub	w0, w1, w0
  40b5dc:	add	w0, w19, w0
  40b5e0:	sxtw	x0, w0
  40b5e4:	lsl	x0, x0, #3
  40b5e8:	ldr	x1, [sp, #24]
  40b5ec:	add	x1, x1, x0
  40b5f0:	ldr	w0, [sp, #60]
  40b5f4:	add	w0, w19, w0
  40b5f8:	sxtw	x0, w0
  40b5fc:	lsl	x0, x0, #3
  40b600:	ldr	x2, [sp, #24]
  40b604:	add	x0, x2, x0
  40b608:	ldr	x1, [x1]
  40b60c:	str	x1, [x0]
  40b610:	ldr	w1, [sp, #52]
  40b614:	ldr	w0, [sp, #60]
  40b618:	sub	w0, w1, w0
  40b61c:	ldr	w1, [sp, #56]
  40b620:	sub	w0, w1, w0
  40b624:	add	w0, w19, w0
  40b628:	sxtw	x0, w0
  40b62c:	lsl	x0, x0, #3
  40b630:	ldr	x1, [sp, #24]
  40b634:	add	x0, x1, x0
  40b638:	ldr	x1, [sp, #40]
  40b63c:	str	x1, [x0]
  40b640:	add	w19, w19, #0x1
  40b644:	ldr	w0, [sp, #36]
  40b648:	cmp	w19, w0
  40b64c:	b.lt	40b5a8 <argp_failure@@Base+0x284>  // b.tstop
  40b650:	ldr	w1, [sp, #56]
  40b654:	ldr	w0, [sp, #36]
  40b658:	sub	w0, w1, w0
  40b65c:	str	w0, [sp, #56]
  40b660:	b	40b714 <argp_failure@@Base+0x3f0>
  40b664:	ldr	w1, [sp, #56]
  40b668:	ldr	w0, [sp, #52]
  40b66c:	sub	w0, w1, w0
  40b670:	str	w0, [sp, #48]
  40b674:	mov	w19, #0x0                   	// #0
  40b678:	b	40b6f8 <argp_failure@@Base+0x3d4>
  40b67c:	ldr	w0, [sp, #60]
  40b680:	add	w0, w19, w0
  40b684:	sxtw	x0, w0
  40b688:	lsl	x0, x0, #3
  40b68c:	ldr	x1, [sp, #24]
  40b690:	add	x0, x1, x0
  40b694:	ldr	x0, [x0]
  40b698:	str	x0, [sp, #40]
  40b69c:	ldr	w0, [sp, #52]
  40b6a0:	add	w0, w19, w0
  40b6a4:	sxtw	x0, w0
  40b6a8:	lsl	x0, x0, #3
  40b6ac:	ldr	x1, [sp, #24]
  40b6b0:	add	x1, x1, x0
  40b6b4:	ldr	w0, [sp, #60]
  40b6b8:	add	w0, w19, w0
  40b6bc:	sxtw	x0, w0
  40b6c0:	lsl	x0, x0, #3
  40b6c4:	ldr	x2, [sp, #24]
  40b6c8:	add	x0, x2, x0
  40b6cc:	ldr	x1, [x1]
  40b6d0:	str	x1, [x0]
  40b6d4:	ldr	w0, [sp, #52]
  40b6d8:	add	w0, w19, w0
  40b6dc:	sxtw	x0, w0
  40b6e0:	lsl	x0, x0, #3
  40b6e4:	ldr	x1, [sp, #24]
  40b6e8:	add	x0, x1, x0
  40b6ec:	ldr	x1, [sp, #40]
  40b6f0:	str	x1, [x0]
  40b6f4:	add	w19, w19, #0x1
  40b6f8:	ldr	w0, [sp, #48]
  40b6fc:	cmp	w19, w0
  40b700:	b.lt	40b67c <argp_failure@@Base+0x358>  // b.tstop
  40b704:	ldr	w1, [sp, #60]
  40b708:	ldr	w0, [sp, #48]
  40b70c:	add	w0, w1, w0
  40b710:	str	w0, [sp, #60]
  40b714:	ldr	w1, [sp, #56]
  40b718:	ldr	w0, [sp, #52]
  40b71c:	cmp	w1, w0
  40b720:	b.le	40b734 <argp_failure@@Base+0x410>
  40b724:	ldr	w1, [sp, #52]
  40b728:	ldr	w0, [sp, #60]
  40b72c:	cmp	w1, w0
  40b730:	b.gt	40b570 <argp_failure@@Base+0x24c>
  40b734:	ldr	x0, [sp, #16]
  40b738:	ldr	w1, [x0, #48]
  40b73c:	ldr	x0, [sp, #16]
  40b740:	ldr	w2, [x0]
  40b744:	ldr	x0, [sp, #16]
  40b748:	ldr	w0, [x0, #52]
  40b74c:	sub	w0, w2, w0
  40b750:	add	w1, w1, w0
  40b754:	ldr	x0, [sp, #16]
  40b758:	str	w1, [x0, #48]
  40b75c:	ldr	x0, [sp, #16]
  40b760:	ldr	w1, [x0]
  40b764:	ldr	x0, [sp, #16]
  40b768:	str	w1, [x0, #52]
  40b76c:	nop
  40b770:	ldr	x19, [sp], #64
  40b774:	ret
  40b778:	stp	x29, x30, [sp, #-48]!
  40b77c:	mov	x29, sp
  40b780:	str	w0, [sp, #44]
  40b784:	str	x1, [sp, #32]
  40b788:	str	x2, [sp, #24]
  40b78c:	str	x3, [sp, #16]
  40b790:	str	w4, [sp, #40]
  40b794:	ldr	x0, [sp, #16]
  40b798:	ldr	w1, [x0]
  40b79c:	ldr	x0, [sp, #16]
  40b7a0:	str	w1, [x0, #52]
  40b7a4:	ldr	x0, [sp, #16]
  40b7a8:	ldr	w1, [x0, #52]
  40b7ac:	ldr	x0, [sp, #16]
  40b7b0:	str	w1, [x0, #48]
  40b7b4:	ldr	x0, [sp, #16]
  40b7b8:	str	xzr, [x0, #32]
  40b7bc:	ldr	w0, [sp, #40]
  40b7c0:	cmp	w0, #0x0
  40b7c4:	b.ne	40b7dc <argp_failure@@Base+0x4b8>  // b.any
  40b7c8:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40b7cc:	add	x0, x0, #0x240
  40b7d0:	bl	402870 <getenv@plt>
  40b7d4:	cmp	x0, #0x0
  40b7d8:	b.eq	40b7e4 <argp_failure@@Base+0x4c0>  // b.none
  40b7dc:	mov	w0, #0x1                   	// #1
  40b7e0:	b	40b7e8 <argp_failure@@Base+0x4c4>
  40b7e4:	mov	w0, #0x0                   	// #0
  40b7e8:	ldr	x1, [sp, #16]
  40b7ec:	str	w0, [x1, #44]
  40b7f0:	ldr	x0, [sp, #24]
  40b7f4:	ldrb	w0, [x0]
  40b7f8:	cmp	w0, #0x2d
  40b7fc:	b.ne	40b81c <argp_failure@@Base+0x4f8>  // b.any
  40b800:	ldr	x0, [sp, #16]
  40b804:	mov	w1, #0x2                   	// #2
  40b808:	str	w1, [x0, #40]
  40b80c:	ldr	x0, [sp, #24]
  40b810:	add	x0, x0, #0x1
  40b814:	str	x0, [sp, #24]
  40b818:	b	40b86c <argp_failure@@Base+0x548>
  40b81c:	ldr	x0, [sp, #24]
  40b820:	ldrb	w0, [x0]
  40b824:	cmp	w0, #0x2b
  40b828:	b.ne	40b844 <argp_failure@@Base+0x520>  // b.any
  40b82c:	ldr	x0, [sp, #16]
  40b830:	str	wzr, [x0, #40]
  40b834:	ldr	x0, [sp, #24]
  40b838:	add	x0, x0, #0x1
  40b83c:	str	x0, [sp, #24]
  40b840:	b	40b86c <argp_failure@@Base+0x548>
  40b844:	ldr	x0, [sp, #16]
  40b848:	ldr	w0, [x0, #44]
  40b84c:	cmp	w0, #0x0
  40b850:	b.eq	40b860 <argp_failure@@Base+0x53c>  // b.none
  40b854:	ldr	x0, [sp, #16]
  40b858:	str	wzr, [x0, #40]
  40b85c:	b	40b86c <argp_failure@@Base+0x548>
  40b860:	ldr	x0, [sp, #16]
  40b864:	mov	w1, #0x1                   	// #1
  40b868:	str	w1, [x0, #40]
  40b86c:	ldr	x0, [sp, #24]
  40b870:	ldp	x29, x30, [sp], #48
  40b874:	ret
  40b878:	stp	x29, x30, [sp, #-272]!
  40b87c:	mov	x29, sp
  40b880:	str	x19, [sp, #16]
  40b884:	str	w0, [sp, #92]
  40b888:	str	x1, [sp, #80]
  40b88c:	str	x2, [sp, #72]
  40b890:	str	x3, [sp, #64]
  40b894:	str	x4, [sp, #56]
  40b898:	str	w5, [sp, #88]
  40b89c:	str	x6, [sp, #48]
  40b8a0:	str	w7, [sp, #44]
  40b8a4:	ldr	x0, [sp, #48]
  40b8a8:	ldr	w0, [x0, #4]
  40b8ac:	str	w0, [sp, #268]
  40b8b0:	ldr	w0, [sp, #92]
  40b8b4:	cmp	w0, #0x0
  40b8b8:	b.gt	40b8c4 <argp_failure@@Base+0x5a0>
  40b8bc:	mov	w0, #0xffffffff            	// #-1
  40b8c0:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40b8c4:	ldr	x0, [sp, #48]
  40b8c8:	str	xzr, [x0, #16]
  40b8cc:	ldr	x0, [sp, #48]
  40b8d0:	ldr	w0, [x0]
  40b8d4:	cmp	w0, #0x0
  40b8d8:	b.eq	40b8ec <argp_failure@@Base+0x5c8>  // b.none
  40b8dc:	ldr	x0, [sp, #48]
  40b8e0:	ldr	w0, [x0, #24]
  40b8e4:	cmp	w0, #0x0
  40b8e8:	b.ne	40b934 <argp_failure@@Base+0x610>  // b.any
  40b8ec:	ldr	x0, [sp, #48]
  40b8f0:	ldr	w0, [x0]
  40b8f4:	cmp	w0, #0x0
  40b8f8:	b.ne	40b908 <argp_failure@@Base+0x5e4>  // b.any
  40b8fc:	ldr	x0, [sp, #48]
  40b900:	mov	w1, #0x1                   	// #1
  40b904:	str	w1, [x0]
  40b908:	ldr	w4, [sp, #44]
  40b90c:	ldr	x3, [sp, #48]
  40b910:	ldr	x2, [sp, #72]
  40b914:	ldr	x1, [sp, #80]
  40b918:	ldr	w0, [sp, #92]
  40b91c:	bl	40b778 <argp_failure@@Base+0x454>
  40b920:	str	x0, [sp, #72]
  40b924:	ldr	x0, [sp, #48]
  40b928:	mov	w1, #0x1                   	// #1
  40b92c:	str	w1, [x0, #24]
  40b930:	b	40b960 <argp_failure@@Base+0x63c>
  40b934:	ldr	x0, [sp, #72]
  40b938:	ldrb	w0, [x0]
  40b93c:	cmp	w0, #0x2d
  40b940:	b.eq	40b954 <argp_failure@@Base+0x630>  // b.none
  40b944:	ldr	x0, [sp, #72]
  40b948:	ldrb	w0, [x0]
  40b94c:	cmp	w0, #0x2b
  40b950:	b.ne	40b960 <argp_failure@@Base+0x63c>  // b.any
  40b954:	ldr	x0, [sp, #72]
  40b958:	add	x0, x0, #0x1
  40b95c:	str	x0, [sp, #72]
  40b960:	ldr	x0, [sp, #72]
  40b964:	ldrb	w0, [x0]
  40b968:	cmp	w0, #0x3a
  40b96c:	b.ne	40b974 <argp_failure@@Base+0x650>  // b.any
  40b970:	str	wzr, [sp, #268]
  40b974:	ldr	x0, [sp, #48]
  40b978:	ldr	x0, [x0, #32]
  40b97c:	cmp	x0, #0x0
  40b980:	b.eq	40b998 <argp_failure@@Base+0x674>  // b.none
  40b984:	ldr	x0, [sp, #48]
  40b988:	ldr	x0, [x0, #32]
  40b98c:	ldrb	w0, [x0]
  40b990:	cmp	w0, #0x0
  40b994:	b.ne	40bd28 <argp_failure@@Base+0xa04>  // b.any
  40b998:	ldr	x0, [sp, #48]
  40b99c:	ldr	w1, [x0, #52]
  40b9a0:	ldr	x0, [sp, #48]
  40b9a4:	ldr	w0, [x0]
  40b9a8:	cmp	w1, w0
  40b9ac:	b.le	40b9c0 <argp_failure@@Base+0x69c>
  40b9b0:	ldr	x0, [sp, #48]
  40b9b4:	ldr	w1, [x0]
  40b9b8:	ldr	x0, [sp, #48]
  40b9bc:	str	w1, [x0, #52]
  40b9c0:	ldr	x0, [sp, #48]
  40b9c4:	ldr	w1, [x0, #48]
  40b9c8:	ldr	x0, [sp, #48]
  40b9cc:	ldr	w0, [x0]
  40b9d0:	cmp	w1, w0
  40b9d4:	b.le	40b9e8 <argp_failure@@Base+0x6c4>
  40b9d8:	ldr	x0, [sp, #48]
  40b9dc:	ldr	w1, [x0]
  40b9e0:	ldr	x0, [sp, #48]
  40b9e4:	str	w1, [x0, #48]
  40b9e8:	ldr	x0, [sp, #48]
  40b9ec:	ldr	w0, [x0, #40]
  40b9f0:	cmp	w0, #0x1
  40b9f4:	b.ne	40baf0 <argp_failure@@Base+0x7cc>  // b.any
  40b9f8:	ldr	x0, [sp, #48]
  40b9fc:	ldr	w1, [x0, #48]
  40ba00:	ldr	x0, [sp, #48]
  40ba04:	ldr	w0, [x0, #52]
  40ba08:	cmp	w1, w0
  40ba0c:	b.eq	40ba38 <argp_failure@@Base+0x714>  // b.none
  40ba10:	ldr	x0, [sp, #48]
  40ba14:	ldr	w1, [x0, #52]
  40ba18:	ldr	x0, [sp, #48]
  40ba1c:	ldr	w0, [x0]
  40ba20:	cmp	w1, w0
  40ba24:	b.eq	40ba38 <argp_failure@@Base+0x714>  // b.none
  40ba28:	ldr	x1, [sp, #48]
  40ba2c:	ldr	x0, [sp, #80]
  40ba30:	bl	40b53c <argp_failure@@Base+0x218>
  40ba34:	b	40ba60 <argp_failure@@Base+0x73c>
  40ba38:	ldr	x0, [sp, #48]
  40ba3c:	ldr	w1, [x0, #52]
  40ba40:	ldr	x0, [sp, #48]
  40ba44:	ldr	w0, [x0]
  40ba48:	cmp	w1, w0
  40ba4c:	b.eq	40ba78 <argp_failure@@Base+0x754>  // b.none
  40ba50:	ldr	x0, [sp, #48]
  40ba54:	ldr	w1, [x0]
  40ba58:	ldr	x0, [sp, #48]
  40ba5c:	str	w1, [x0, #48]
  40ba60:	b	40ba78 <argp_failure@@Base+0x754>
  40ba64:	ldr	x0, [sp, #48]
  40ba68:	ldr	w0, [x0]
  40ba6c:	add	w1, w0, #0x1
  40ba70:	ldr	x0, [sp, #48]
  40ba74:	str	w1, [x0]
  40ba78:	ldr	x0, [sp, #48]
  40ba7c:	ldr	w0, [x0]
  40ba80:	ldr	w1, [sp, #92]
  40ba84:	cmp	w1, w0
  40ba88:	b.le	40bae0 <argp_failure@@Base+0x7bc>
  40ba8c:	ldr	x0, [sp, #48]
  40ba90:	ldr	w0, [x0]
  40ba94:	sxtw	x0, w0
  40ba98:	lsl	x0, x0, #3
  40ba9c:	ldr	x1, [sp, #80]
  40baa0:	add	x0, x1, x0
  40baa4:	ldr	x0, [x0]
  40baa8:	ldrb	w0, [x0]
  40baac:	cmp	w0, #0x2d
  40bab0:	b.ne	40ba64 <argp_failure@@Base+0x740>  // b.any
  40bab4:	ldr	x0, [sp, #48]
  40bab8:	ldr	w0, [x0]
  40babc:	sxtw	x0, w0
  40bac0:	lsl	x0, x0, #3
  40bac4:	ldr	x1, [sp, #80]
  40bac8:	add	x0, x1, x0
  40bacc:	ldr	x0, [x0]
  40bad0:	add	x0, x0, #0x1
  40bad4:	ldrb	w0, [x0]
  40bad8:	cmp	w0, #0x0
  40badc:	b.eq	40ba64 <argp_failure@@Base+0x740>  // b.none
  40bae0:	ldr	x0, [sp, #48]
  40bae4:	ldr	w1, [x0]
  40bae8:	ldr	x0, [sp, #48]
  40baec:	str	w1, [x0, #52]
  40baf0:	ldr	x0, [sp, #48]
  40baf4:	ldr	w0, [x0]
  40baf8:	ldr	w1, [sp, #92]
  40bafc:	cmp	w1, w0
  40bb00:	b.eq	40bbcc <argp_failure@@Base+0x8a8>  // b.none
  40bb04:	ldr	x0, [sp, #48]
  40bb08:	ldr	w0, [x0]
  40bb0c:	sxtw	x0, w0
  40bb10:	lsl	x0, x0, #3
  40bb14:	ldr	x1, [sp, #80]
  40bb18:	add	x0, x1, x0
  40bb1c:	ldr	x2, [x0]
  40bb20:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40bb24:	add	x1, x0, #0x250
  40bb28:	mov	x0, x2
  40bb2c:	bl	402640 <strcmp@plt>
  40bb30:	cmp	w0, #0x0
  40bb34:	b.ne	40bbcc <argp_failure@@Base+0x8a8>  // b.any
  40bb38:	ldr	x0, [sp, #48]
  40bb3c:	ldr	w0, [x0]
  40bb40:	add	w1, w0, #0x1
  40bb44:	ldr	x0, [sp, #48]
  40bb48:	str	w1, [x0]
  40bb4c:	ldr	x0, [sp, #48]
  40bb50:	ldr	w1, [x0, #48]
  40bb54:	ldr	x0, [sp, #48]
  40bb58:	ldr	w0, [x0, #52]
  40bb5c:	cmp	w1, w0
  40bb60:	b.eq	40bb8c <argp_failure@@Base+0x868>  // b.none
  40bb64:	ldr	x0, [sp, #48]
  40bb68:	ldr	w1, [x0, #52]
  40bb6c:	ldr	x0, [sp, #48]
  40bb70:	ldr	w0, [x0]
  40bb74:	cmp	w1, w0
  40bb78:	b.eq	40bb8c <argp_failure@@Base+0x868>  // b.none
  40bb7c:	ldr	x1, [sp, #48]
  40bb80:	ldr	x0, [sp, #80]
  40bb84:	bl	40b53c <argp_failure@@Base+0x218>
  40bb88:	b	40bbb4 <argp_failure@@Base+0x890>
  40bb8c:	ldr	x0, [sp, #48]
  40bb90:	ldr	w1, [x0, #48]
  40bb94:	ldr	x0, [sp, #48]
  40bb98:	ldr	w0, [x0, #52]
  40bb9c:	cmp	w1, w0
  40bba0:	b.ne	40bbb4 <argp_failure@@Base+0x890>  // b.any
  40bba4:	ldr	x0, [sp, #48]
  40bba8:	ldr	w1, [x0]
  40bbac:	ldr	x0, [sp, #48]
  40bbb0:	str	w1, [x0, #48]
  40bbb4:	ldr	x0, [sp, #48]
  40bbb8:	ldr	w1, [sp, #92]
  40bbbc:	str	w1, [x0, #52]
  40bbc0:	ldr	x0, [sp, #48]
  40bbc4:	ldr	w1, [sp, #92]
  40bbc8:	str	w1, [x0]
  40bbcc:	ldr	x0, [sp, #48]
  40bbd0:	ldr	w0, [x0]
  40bbd4:	ldr	w1, [sp, #92]
  40bbd8:	cmp	w1, w0
  40bbdc:	b.ne	40bc10 <argp_failure@@Base+0x8ec>  // b.any
  40bbe0:	ldr	x0, [sp, #48]
  40bbe4:	ldr	w1, [x0, #48]
  40bbe8:	ldr	x0, [sp, #48]
  40bbec:	ldr	w0, [x0, #52]
  40bbf0:	cmp	w1, w0
  40bbf4:	b.eq	40bc08 <argp_failure@@Base+0x8e4>  // b.none
  40bbf8:	ldr	x0, [sp, #48]
  40bbfc:	ldr	w1, [x0, #48]
  40bc00:	ldr	x0, [sp, #48]
  40bc04:	str	w1, [x0]
  40bc08:	mov	w0, #0xffffffff            	// #-1
  40bc0c:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40bc10:	ldr	x0, [sp, #48]
  40bc14:	ldr	w0, [x0]
  40bc18:	sxtw	x0, w0
  40bc1c:	lsl	x0, x0, #3
  40bc20:	ldr	x1, [sp, #80]
  40bc24:	add	x0, x1, x0
  40bc28:	ldr	x0, [x0]
  40bc2c:	ldrb	w0, [x0]
  40bc30:	cmp	w0, #0x2d
  40bc34:	b.ne	40bc64 <argp_failure@@Base+0x940>  // b.any
  40bc38:	ldr	x0, [sp, #48]
  40bc3c:	ldr	w0, [x0]
  40bc40:	sxtw	x0, w0
  40bc44:	lsl	x0, x0, #3
  40bc48:	ldr	x1, [sp, #80]
  40bc4c:	add	x0, x1, x0
  40bc50:	ldr	x0, [x0]
  40bc54:	add	x0, x0, #0x1
  40bc58:	ldrb	w0, [x0]
  40bc5c:	cmp	w0, #0x0
  40bc60:	b.ne	40bcb4 <argp_failure@@Base+0x990>  // b.any
  40bc64:	ldr	x0, [sp, #48]
  40bc68:	ldr	w0, [x0, #40]
  40bc6c:	cmp	w0, #0x0
  40bc70:	b.ne	40bc7c <argp_failure@@Base+0x958>  // b.any
  40bc74:	mov	w0, #0xffffffff            	// #-1
  40bc78:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40bc7c:	ldr	x0, [sp, #48]
  40bc80:	ldr	w0, [x0]
  40bc84:	add	w2, w0, #0x1
  40bc88:	ldr	x1, [sp, #48]
  40bc8c:	str	w2, [x1]
  40bc90:	sxtw	x0, w0
  40bc94:	lsl	x0, x0, #3
  40bc98:	ldr	x1, [sp, #80]
  40bc9c:	add	x0, x1, x0
  40bca0:	ldr	x1, [x0]
  40bca4:	ldr	x0, [sp, #48]
  40bca8:	str	x1, [x0, #16]
  40bcac:	mov	w0, #0x1                   	// #1
  40bcb0:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40bcb4:	ldr	x0, [sp, #48]
  40bcb8:	ldr	w0, [x0]
  40bcbc:	sxtw	x0, w0
  40bcc0:	lsl	x0, x0, #3
  40bcc4:	ldr	x1, [sp, #80]
  40bcc8:	add	x0, x1, x0
  40bccc:	ldr	x1, [x0]
  40bcd0:	ldr	x0, [sp, #64]
  40bcd4:	cmp	x0, #0x0
  40bcd8:	b.eq	40bd10 <argp_failure@@Base+0x9ec>  // b.none
  40bcdc:	ldr	x0, [sp, #48]
  40bce0:	ldr	w0, [x0]
  40bce4:	sxtw	x0, w0
  40bce8:	lsl	x0, x0, #3
  40bcec:	ldr	x2, [sp, #80]
  40bcf0:	add	x0, x2, x0
  40bcf4:	ldr	x0, [x0]
  40bcf8:	add	x0, x0, #0x1
  40bcfc:	ldrb	w0, [x0]
  40bd00:	cmp	w0, #0x2d
  40bd04:	b.ne	40bd10 <argp_failure@@Base+0x9ec>  // b.any
  40bd08:	mov	w0, #0x1                   	// #1
  40bd0c:	b	40bd14 <argp_failure@@Base+0x9f0>
  40bd10:	mov	w0, #0x0                   	// #0
  40bd14:	sxtw	x0, w0
  40bd18:	add	x0, x0, #0x1
  40bd1c:	add	x1, x1, x0
  40bd20:	ldr	x0, [sp, #48]
  40bd24:	str	x1, [x0, #32]
  40bd28:	ldr	x0, [sp, #64]
  40bd2c:	cmp	x0, #0x0
  40bd30:	b.eq	40c5c4 <argp_failure@@Base+0x12a0>  // b.none
  40bd34:	ldr	x0, [sp, #48]
  40bd38:	ldr	w0, [x0]
  40bd3c:	sxtw	x0, w0
  40bd40:	lsl	x0, x0, #3
  40bd44:	ldr	x1, [sp, #80]
  40bd48:	add	x0, x1, x0
  40bd4c:	ldr	x0, [x0]
  40bd50:	add	x0, x0, #0x1
  40bd54:	ldrb	w0, [x0]
  40bd58:	cmp	w0, #0x2d
  40bd5c:	b.eq	40bdd0 <argp_failure@@Base+0xaac>  // b.none
  40bd60:	ldr	w0, [sp, #88]
  40bd64:	cmp	w0, #0x0
  40bd68:	b.eq	40c5c4 <argp_failure@@Base+0x12a0>  // b.none
  40bd6c:	ldr	x0, [sp, #48]
  40bd70:	ldr	w0, [x0]
  40bd74:	sxtw	x0, w0
  40bd78:	lsl	x0, x0, #3
  40bd7c:	ldr	x1, [sp, #80]
  40bd80:	add	x0, x1, x0
  40bd84:	ldr	x0, [x0]
  40bd88:	add	x0, x0, #0x2
  40bd8c:	ldrb	w0, [x0]
  40bd90:	cmp	w0, #0x0
  40bd94:	b.ne	40bdd0 <argp_failure@@Base+0xaac>  // b.any
  40bd98:	ldr	x0, [sp, #48]
  40bd9c:	ldr	w0, [x0]
  40bda0:	sxtw	x0, w0
  40bda4:	lsl	x0, x0, #3
  40bda8:	ldr	x1, [sp, #80]
  40bdac:	add	x0, x1, x0
  40bdb0:	ldr	x0, [x0]
  40bdb4:	add	x0, x0, #0x1
  40bdb8:	ldrb	w0, [x0]
  40bdbc:	mov	w1, w0
  40bdc0:	ldr	x0, [sp, #72]
  40bdc4:	bl	4026c0 <strchr@plt>
  40bdc8:	cmp	x0, #0x0
  40bdcc:	b.ne	40c5c4 <argp_failure@@Base+0x12a0>  // b.any
  40bdd0:	str	xzr, [sp, #240]
  40bdd4:	str	xzr, [sp, #232]
  40bdd8:	str	wzr, [sp, #228]
  40bddc:	str	wzr, [sp, #224]
  40bde0:	mov	w0, #0xffffffff            	// #-1
  40bde4:	str	w0, [sp, #220]
  40bde8:	ldr	x0, [sp, #48]
  40bdec:	ldr	x0, [x0, #32]
  40bdf0:	str	x0, [sp, #256]
  40bdf4:	b	40be04 <argp_failure@@Base+0xae0>
  40bdf8:	ldr	x0, [sp, #256]
  40bdfc:	add	x0, x0, #0x1
  40be00:	str	x0, [sp, #256]
  40be04:	ldr	x0, [sp, #256]
  40be08:	ldrb	w0, [x0]
  40be0c:	cmp	w0, #0x0
  40be10:	b.eq	40be24 <argp_failure@@Base+0xb00>  // b.none
  40be14:	ldr	x0, [sp, #256]
  40be18:	ldrb	w0, [x0]
  40be1c:	cmp	w0, #0x3d
  40be20:	b.ne	40bdf8 <argp_failure@@Base+0xad4>  // b.any
  40be24:	ldr	x0, [sp, #48]
  40be28:	ldr	x0, [x0, #32]
  40be2c:	ldr	x1, [sp, #256]
  40be30:	sub	x0, x1, x0
  40be34:	str	w0, [sp, #164]
  40be38:	ldr	x0, [sp, #64]
  40be3c:	str	x0, [sp, #248]
  40be40:	str	wzr, [sp, #216]
  40be44:	b	40bfb8 <argp_failure@@Base+0xc94>
  40be48:	ldr	x0, [sp, #248]
  40be4c:	ldr	x3, [x0]
  40be50:	ldr	x0, [sp, #48]
  40be54:	ldr	x0, [x0, #32]
  40be58:	ldr	w1, [sp, #164]
  40be5c:	mov	x2, x1
  40be60:	mov	x1, x0
  40be64:	mov	x0, x3
  40be68:	bl	4024e0 <strncmp@plt>
  40be6c:	cmp	w0, #0x0
  40be70:	b.ne	40bfa0 <argp_failure@@Base+0xc7c>  // b.any
  40be74:	ldr	x0, [sp, #248]
  40be78:	ldr	x0, [x0]
  40be7c:	bl	402300 <strlen@plt>
  40be80:	mov	w1, w0
  40be84:	ldr	w0, [sp, #164]
  40be88:	cmp	w0, w1
  40be8c:	b.ne	40beac <argp_failure@@Base+0xb88>  // b.any
  40be90:	ldr	x0, [sp, #248]
  40be94:	str	x0, [sp, #240]
  40be98:	ldr	w0, [sp, #216]
  40be9c:	str	w0, [sp, #220]
  40bea0:	mov	w0, #0x1                   	// #1
  40bea4:	str	w0, [sp, #228]
  40bea8:	b	40bfc8 <argp_failure@@Base+0xca4>
  40beac:	ldr	x0, [sp, #240]
  40beb0:	cmp	x0, #0x0
  40beb4:	b.ne	40becc <argp_failure@@Base+0xba8>  // b.any
  40beb8:	ldr	x0, [sp, #248]
  40bebc:	str	x0, [sp, #240]
  40bec0:	ldr	w0, [sp, #216]
  40bec4:	str	w0, [sp, #220]
  40bec8:	b	40bfa0 <argp_failure@@Base+0xc7c>
  40becc:	ldr	w0, [sp, #224]
  40bed0:	cmp	w0, #0x0
  40bed4:	b.ne	40bfa0 <argp_failure@@Base+0xc7c>  // b.any
  40bed8:	ldr	w0, [sp, #88]
  40bedc:	cmp	w0, #0x0
  40bee0:	b.ne	40bf2c <argp_failure@@Base+0xc08>  // b.any
  40bee4:	ldr	x0, [sp, #240]
  40bee8:	ldr	w1, [x0, #8]
  40beec:	ldr	x0, [sp, #248]
  40bef0:	ldr	w0, [x0, #8]
  40bef4:	cmp	w1, w0
  40bef8:	b.ne	40bf2c <argp_failure@@Base+0xc08>  // b.any
  40befc:	ldr	x0, [sp, #240]
  40bf00:	ldr	x1, [x0, #16]
  40bf04:	ldr	x0, [sp, #248]
  40bf08:	ldr	x0, [x0, #16]
  40bf0c:	cmp	x1, x0
  40bf10:	b.ne	40bf2c <argp_failure@@Base+0xc08>  // b.any
  40bf14:	ldr	x0, [sp, #240]
  40bf18:	ldr	w1, [x0, #24]
  40bf1c:	ldr	x0, [sp, #248]
  40bf20:	ldr	w0, [x0, #24]
  40bf24:	cmp	w1, w0
  40bf28:	b.eq	40bfa0 <argp_failure@@Base+0xc7c>  // b.none
  40bf2c:	mov	x0, #0x10                  	// #16
  40bf30:	bl	4024a0 <malloc@plt>
  40bf34:	str	x0, [sp, #152]
  40bf38:	ldr	x0, [sp, #152]
  40bf3c:	cmp	x0, #0x0
  40bf40:	b.ne	40bf80 <argp_failure@@Base+0xc5c>  // b.any
  40bf44:	b	40bf64 <argp_failure@@Base+0xc40>
  40bf48:	ldr	x0, [sp, #232]
  40bf4c:	ldr	x0, [x0, #8]
  40bf50:	str	x0, [sp, #144]
  40bf54:	ldr	x0, [sp, #232]
  40bf58:	bl	402680 <free@plt>
  40bf5c:	ldr	x0, [sp, #144]
  40bf60:	str	x0, [sp, #232]
  40bf64:	ldr	x0, [sp, #232]
  40bf68:	cmp	x0, #0x0
  40bf6c:	b.ne	40bf48 <argp_failure@@Base+0xc24>  // b.any
  40bf70:	str	xzr, [sp, #232]
  40bf74:	mov	w0, #0x1                   	// #1
  40bf78:	str	w0, [sp, #224]
  40bf7c:	b	40bfa0 <argp_failure@@Base+0xc7c>
  40bf80:	ldr	x0, [sp, #152]
  40bf84:	ldr	x1, [sp, #248]
  40bf88:	str	x1, [x0]
  40bf8c:	ldr	x0, [sp, #152]
  40bf90:	ldr	x1, [sp, #232]
  40bf94:	str	x1, [x0, #8]
  40bf98:	ldr	x0, [sp, #152]
  40bf9c:	str	x0, [sp, #232]
  40bfa0:	ldr	x0, [sp, #248]
  40bfa4:	add	x0, x0, #0x20
  40bfa8:	str	x0, [sp, #248]
  40bfac:	ldr	w0, [sp, #216]
  40bfb0:	add	w0, w0, #0x1
  40bfb4:	str	w0, [sp, #216]
  40bfb8:	ldr	x0, [sp, #248]
  40bfbc:	ldr	x0, [x0]
  40bfc0:	cmp	x0, #0x0
  40bfc4:	b.ne	40be48 <argp_failure@@Base+0xb24>  // b.any
  40bfc8:	ldr	w0, [sp, #224]
  40bfcc:	cmp	w0, #0x0
  40bfd0:	b.ne	40bfe0 <argp_failure@@Base+0xcbc>  // b.any
  40bfd4:	ldr	x0, [sp, #232]
  40bfd8:	cmp	x0, #0x0
  40bfdc:	b.eq	40c1a8 <argp_failure@@Base+0xe84>  // b.none
  40bfe0:	ldr	w0, [sp, #228]
  40bfe4:	cmp	w0, #0x0
  40bfe8:	b.ne	40c1a8 <argp_failure@@Base+0xe84>  // b.any
  40bfec:	ldr	w0, [sp, #268]
  40bff0:	cmp	w0, #0x0
  40bff4:	b.eq	40c0c0 <argp_failure@@Base+0xd9c>  // b.none
  40bff8:	ldr	x0, [sp, #232]
  40bffc:	cmp	x0, #0x0
  40c000:	b.eq	40c0c0 <argp_failure@@Base+0xd9c>  // b.none
  40c004:	ldr	x0, [sp, #240]
  40c008:	str	x0, [sp, #104]
  40c00c:	ldr	x0, [sp, #232]
  40c010:	str	x0, [sp, #112]
  40c014:	add	x0, sp, #0x68
  40c018:	str	x0, [sp, #232]
  40c01c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c020:	add	x0, x0, #0x418
  40c024:	ldr	x4, [x0]
  40c028:	ldr	x0, [sp, #80]
  40c02c:	ldr	x2, [x0]
  40c030:	ldr	x0, [sp, #48]
  40c034:	ldr	w0, [x0]
  40c038:	sxtw	x0, w0
  40c03c:	lsl	x0, x0, #3
  40c040:	ldr	x1, [sp, #80]
  40c044:	add	x0, x1, x0
  40c048:	ldr	x0, [x0]
  40c04c:	mov	x3, x0
  40c050:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c054:	add	x1, x0, #0x258
  40c058:	mov	x0, x4
  40c05c:	bl	4028b0 <fprintf@plt>
  40c060:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c064:	add	x0, x0, #0x418
  40c068:	ldr	x3, [x0]
  40c06c:	ldr	x0, [sp, #232]
  40c070:	ldr	x0, [x0]
  40c074:	ldr	x0, [x0]
  40c078:	mov	x2, x0
  40c07c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c080:	add	x1, x0, #0x288
  40c084:	mov	x0, x3
  40c088:	bl	4028b0 <fprintf@plt>
  40c08c:	ldr	x0, [sp, #232]
  40c090:	ldr	x0, [x0, #8]
  40c094:	str	x0, [sp, #232]
  40c098:	ldr	x0, [sp, #232]
  40c09c:	cmp	x0, #0x0
  40c0a0:	b.ne	40c060 <argp_failure@@Base+0xd3c>  // b.any
  40c0a4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c0a8:	add	x0, x0, #0x418
  40c0ac:	ldr	x0, [x0]
  40c0b0:	mov	x1, x0
  40c0b4:	mov	w0, #0xa                   	// #10
  40c0b8:	bl	4023f0 <fputc@plt>
  40c0bc:	b	40c11c <argp_failure@@Base+0xdf8>
  40c0c0:	ldr	w0, [sp, #268]
  40c0c4:	cmp	w0, #0x0
  40c0c8:	b.eq	40c11c <argp_failure@@Base+0xdf8>  // b.none
  40c0cc:	ldr	w0, [sp, #224]
  40c0d0:	cmp	w0, #0x0
  40c0d4:	b.eq	40c11c <argp_failure@@Base+0xdf8>  // b.none
  40c0d8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c0dc:	add	x0, x0, #0x418
  40c0e0:	ldr	x4, [x0]
  40c0e4:	ldr	x0, [sp, #80]
  40c0e8:	ldr	x2, [x0]
  40c0ec:	ldr	x0, [sp, #48]
  40c0f0:	ldr	w0, [x0]
  40c0f4:	sxtw	x0, w0
  40c0f8:	lsl	x0, x0, #3
  40c0fc:	ldr	x1, [sp, #80]
  40c100:	add	x0, x1, x0
  40c104:	ldr	x0, [x0]
  40c108:	mov	x3, x0
  40c10c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c110:	add	x1, x0, #0x290
  40c114:	mov	x0, x4
  40c118:	bl	4028b0 <fprintf@plt>
  40c11c:	ldr	x0, [sp, #48]
  40c120:	ldr	x19, [x0, #32]
  40c124:	ldr	x0, [sp, #48]
  40c128:	ldr	x0, [x0, #32]
  40c12c:	bl	402300 <strlen@plt>
  40c130:	add	x1, x19, x0
  40c134:	ldr	x0, [sp, #48]
  40c138:	str	x1, [x0, #32]
  40c13c:	ldr	x0, [sp, #48]
  40c140:	ldr	w0, [x0]
  40c144:	add	w1, w0, #0x1
  40c148:	ldr	x0, [sp, #48]
  40c14c:	str	w1, [x0]
  40c150:	ldr	x0, [sp, #48]
  40c154:	str	wzr, [x0, #8]
  40c158:	b	40c178 <argp_failure@@Base+0xe54>
  40c15c:	ldr	x0, [sp, #232]
  40c160:	ldr	x0, [x0, #8]
  40c164:	str	x0, [sp, #136]
  40c168:	ldr	x0, [sp, #232]
  40c16c:	bl	402680 <free@plt>
  40c170:	ldr	x0, [sp, #136]
  40c174:	str	x0, [sp, #232]
  40c178:	ldr	x0, [sp, #232]
  40c17c:	cmp	x0, #0x0
  40c180:	b.ne	40c15c <argp_failure@@Base+0xe38>  // b.any
  40c184:	mov	w0, #0x3f                  	// #63
  40c188:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c18c:	ldr	x0, [sp, #232]
  40c190:	ldr	x0, [x0, #8]
  40c194:	str	x0, [sp, #128]
  40c198:	ldr	x0, [sp, #232]
  40c19c:	bl	402680 <free@plt>
  40c1a0:	ldr	x0, [sp, #128]
  40c1a4:	str	x0, [sp, #232]
  40c1a8:	ldr	x0, [sp, #232]
  40c1ac:	cmp	x0, #0x0
  40c1b0:	b.ne	40c18c <argp_failure@@Base+0xe68>  // b.any
  40c1b4:	ldr	x0, [sp, #240]
  40c1b8:	cmp	x0, #0x0
  40c1bc:	b.eq	40c470 <argp_failure@@Base+0x114c>  // b.none
  40c1c0:	ldr	w0, [sp, #220]
  40c1c4:	str	w0, [sp, #216]
  40c1c8:	ldr	x0, [sp, #48]
  40c1cc:	ldr	w0, [x0]
  40c1d0:	add	w1, w0, #0x1
  40c1d4:	ldr	x0, [sp, #48]
  40c1d8:	str	w1, [x0]
  40c1dc:	ldr	x0, [sp, #256]
  40c1e0:	ldrb	w0, [x0]
  40c1e4:	cmp	w0, #0x0
  40c1e8:	b.eq	40c318 <argp_failure@@Base+0xff4>  // b.none
  40c1ec:	ldr	x0, [sp, #240]
  40c1f0:	ldr	w0, [x0, #8]
  40c1f4:	cmp	w0, #0x0
  40c1f8:	b.eq	40c210 <argp_failure@@Base+0xeec>  // b.none
  40c1fc:	ldr	x0, [sp, #256]
  40c200:	add	x1, x0, #0x1
  40c204:	ldr	x0, [sp, #48]
  40c208:	str	x1, [x0, #16]
  40c20c:	b	40c400 <argp_failure@@Base+0x10dc>
  40c210:	ldr	w0, [sp, #268]
  40c214:	cmp	w0, #0x0
  40c218:	b.eq	40c2e0 <argp_failure@@Base+0xfbc>  // b.none
  40c21c:	ldr	x0, [sp, #48]
  40c220:	ldr	w0, [x0]
  40c224:	sxtw	x0, w0
  40c228:	lsl	x0, x0, #3
  40c22c:	sub	x0, x0, #0x8
  40c230:	ldr	x1, [sp, #80]
  40c234:	add	x0, x1, x0
  40c238:	ldr	x0, [x0]
  40c23c:	add	x0, x0, #0x1
  40c240:	ldrb	w0, [x0]
  40c244:	cmp	w0, #0x2d
  40c248:	b.ne	40c284 <argp_failure@@Base+0xf60>  // b.any
  40c24c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c250:	add	x0, x0, #0x418
  40c254:	ldr	x4, [x0]
  40c258:	ldr	x0, [sp, #80]
  40c25c:	ldr	x1, [x0]
  40c260:	ldr	x0, [sp, #240]
  40c264:	ldr	x0, [x0]
  40c268:	mov	x3, x0
  40c26c:	mov	x2, x1
  40c270:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c274:	add	x1, x0, #0x2b0
  40c278:	mov	x0, x4
  40c27c:	bl	4028b0 <fprintf@plt>
  40c280:	b	40c2e0 <argp_failure@@Base+0xfbc>
  40c284:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c288:	add	x0, x0, #0x418
  40c28c:	ldr	x5, [x0]
  40c290:	ldr	x0, [sp, #80]
  40c294:	ldr	x2, [x0]
  40c298:	ldr	x0, [sp, #48]
  40c29c:	ldr	w0, [x0]
  40c2a0:	sxtw	x0, w0
  40c2a4:	lsl	x0, x0, #3
  40c2a8:	sub	x0, x0, #0x8
  40c2ac:	ldr	x1, [sp, #80]
  40c2b0:	add	x0, x1, x0
  40c2b4:	ldr	x0, [x0]
  40c2b8:	ldrb	w0, [x0]
  40c2bc:	mov	w1, w0
  40c2c0:	ldr	x0, [sp, #240]
  40c2c4:	ldr	x0, [x0]
  40c2c8:	mov	x4, x0
  40c2cc:	mov	w3, w1
  40c2d0:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c2d4:	add	x1, x0, #0x2e0
  40c2d8:	mov	x0, x5
  40c2dc:	bl	4028b0 <fprintf@plt>
  40c2e0:	ldr	x0, [sp, #48]
  40c2e4:	ldr	x19, [x0, #32]
  40c2e8:	ldr	x0, [sp, #48]
  40c2ec:	ldr	x0, [x0, #32]
  40c2f0:	bl	402300 <strlen@plt>
  40c2f4:	add	x1, x19, x0
  40c2f8:	ldr	x0, [sp, #48]
  40c2fc:	str	x1, [x0, #32]
  40c300:	ldr	x0, [sp, #240]
  40c304:	ldr	w1, [x0, #24]
  40c308:	ldr	x0, [sp, #48]
  40c30c:	str	w1, [x0, #8]
  40c310:	mov	w0, #0x3f                  	// #63
  40c314:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c318:	ldr	x0, [sp, #240]
  40c31c:	ldr	w0, [x0, #8]
  40c320:	cmp	w0, #0x1
  40c324:	b.ne	40c400 <argp_failure@@Base+0x10dc>  // b.any
  40c328:	ldr	x0, [sp, #48]
  40c32c:	ldr	w0, [x0]
  40c330:	ldr	w1, [sp, #92]
  40c334:	cmp	w1, w0
  40c338:	b.le	40c370 <argp_failure@@Base+0x104c>
  40c33c:	ldr	x0, [sp, #48]
  40c340:	ldr	w0, [x0]
  40c344:	add	w2, w0, #0x1
  40c348:	ldr	x1, [sp, #48]
  40c34c:	str	w2, [x1]
  40c350:	sxtw	x0, w0
  40c354:	lsl	x0, x0, #3
  40c358:	ldr	x1, [sp, #80]
  40c35c:	add	x0, x1, x0
  40c360:	ldr	x1, [x0]
  40c364:	ldr	x0, [sp, #48]
  40c368:	str	x1, [x0, #16]
  40c36c:	b	40c400 <argp_failure@@Base+0x10dc>
  40c370:	ldr	w0, [sp, #268]
  40c374:	cmp	w0, #0x0
  40c378:	b.eq	40c3b0 <argp_failure@@Base+0x108c>  // b.none
  40c37c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c380:	add	x0, x0, #0x418
  40c384:	ldr	x4, [x0]
  40c388:	ldr	x0, [sp, #80]
  40c38c:	ldr	x1, [x0]
  40c390:	ldr	x0, [sp, #240]
  40c394:	ldr	x0, [x0]
  40c398:	mov	x3, x0
  40c39c:	mov	x2, x1
  40c3a0:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c3a4:	add	x1, x0, #0x310
  40c3a8:	mov	x0, x4
  40c3ac:	bl	4028b0 <fprintf@plt>
  40c3b0:	ldr	x0, [sp, #48]
  40c3b4:	ldr	x19, [x0, #32]
  40c3b8:	ldr	x0, [sp, #48]
  40c3bc:	ldr	x0, [x0, #32]
  40c3c0:	bl	402300 <strlen@plt>
  40c3c4:	add	x1, x19, x0
  40c3c8:	ldr	x0, [sp, #48]
  40c3cc:	str	x1, [x0, #32]
  40c3d0:	ldr	x0, [sp, #240]
  40c3d4:	ldr	w1, [x0, #24]
  40c3d8:	ldr	x0, [sp, #48]
  40c3dc:	str	w1, [x0, #8]
  40c3e0:	ldr	x0, [sp, #72]
  40c3e4:	ldrb	w0, [x0]
  40c3e8:	cmp	w0, #0x3a
  40c3ec:	b.ne	40c3f8 <argp_failure@@Base+0x10d4>  // b.any
  40c3f0:	mov	w0, #0x3a                  	// #58
  40c3f4:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c3f8:	mov	w0, #0x3f                  	// #63
  40c3fc:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c400:	ldr	x0, [sp, #48]
  40c404:	ldr	x19, [x0, #32]
  40c408:	ldr	x0, [sp, #48]
  40c40c:	ldr	x0, [x0, #32]
  40c410:	bl	402300 <strlen@plt>
  40c414:	add	x1, x19, x0
  40c418:	ldr	x0, [sp, #48]
  40c41c:	str	x1, [x0, #32]
  40c420:	ldr	x0, [sp, #56]
  40c424:	cmp	x0, #0x0
  40c428:	b.eq	40c438 <argp_failure@@Base+0x1114>  // b.none
  40c42c:	ldr	x0, [sp, #56]
  40c430:	ldr	w1, [sp, #216]
  40c434:	str	w1, [x0]
  40c438:	ldr	x0, [sp, #240]
  40c43c:	ldr	x0, [x0, #16]
  40c440:	cmp	x0, #0x0
  40c444:	b.eq	40c464 <argp_failure@@Base+0x1140>  // b.none
  40c448:	ldr	x0, [sp, #240]
  40c44c:	ldr	x0, [x0, #16]
  40c450:	ldr	x1, [sp, #240]
  40c454:	ldr	w1, [x1, #24]
  40c458:	str	w1, [x0]
  40c45c:	mov	w0, #0x0                   	// #0
  40c460:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c464:	ldr	x0, [sp, #240]
  40c468:	ldr	w0, [x0, #24]
  40c46c:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c470:	ldr	w0, [sp, #88]
  40c474:	cmp	w0, #0x0
  40c478:	b.eq	40c4c8 <argp_failure@@Base+0x11a4>  // b.none
  40c47c:	ldr	x0, [sp, #48]
  40c480:	ldr	w0, [x0]
  40c484:	sxtw	x0, w0
  40c488:	lsl	x0, x0, #3
  40c48c:	ldr	x1, [sp, #80]
  40c490:	add	x0, x1, x0
  40c494:	ldr	x0, [x0]
  40c498:	add	x0, x0, #0x1
  40c49c:	ldrb	w0, [x0]
  40c4a0:	cmp	w0, #0x2d
  40c4a4:	b.eq	40c4c8 <argp_failure@@Base+0x11a4>  // b.none
  40c4a8:	ldr	x0, [sp, #48]
  40c4ac:	ldr	x0, [x0, #32]
  40c4b0:	ldrb	w0, [x0]
  40c4b4:	mov	w1, w0
  40c4b8:	ldr	x0, [sp, #72]
  40c4bc:	bl	4026c0 <strchr@plt>
  40c4c0:	cmp	x0, #0x0
  40c4c4:	b.ne	40c5c4 <argp_failure@@Base+0x12a0>  // b.any
  40c4c8:	ldr	w0, [sp, #268]
  40c4cc:	cmp	w0, #0x0
  40c4d0:	b.eq	40c590 <argp_failure@@Base+0x126c>  // b.none
  40c4d4:	ldr	x0, [sp, #48]
  40c4d8:	ldr	w0, [x0]
  40c4dc:	sxtw	x0, w0
  40c4e0:	lsl	x0, x0, #3
  40c4e4:	ldr	x1, [sp, #80]
  40c4e8:	add	x0, x1, x0
  40c4ec:	ldr	x0, [x0]
  40c4f0:	add	x0, x0, #0x1
  40c4f4:	ldrb	w0, [x0]
  40c4f8:	cmp	w0, #0x2d
  40c4fc:	b.ne	40c538 <argp_failure@@Base+0x1214>  // b.any
  40c500:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c504:	add	x0, x0, #0x418
  40c508:	ldr	x4, [x0]
  40c50c:	ldr	x0, [sp, #80]
  40c510:	ldr	x1, [x0]
  40c514:	ldr	x0, [sp, #48]
  40c518:	ldr	x0, [x0, #32]
  40c51c:	mov	x3, x0
  40c520:	mov	x2, x1
  40c524:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c528:	add	x1, x0, #0x338
  40c52c:	mov	x0, x4
  40c530:	bl	4028b0 <fprintf@plt>
  40c534:	b	40c590 <argp_failure@@Base+0x126c>
  40c538:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c53c:	add	x0, x0, #0x418
  40c540:	ldr	x5, [x0]
  40c544:	ldr	x0, [sp, #80]
  40c548:	ldr	x2, [x0]
  40c54c:	ldr	x0, [sp, #48]
  40c550:	ldr	w0, [x0]
  40c554:	sxtw	x0, w0
  40c558:	lsl	x0, x0, #3
  40c55c:	ldr	x1, [sp, #80]
  40c560:	add	x0, x1, x0
  40c564:	ldr	x0, [x0]
  40c568:	ldrb	w0, [x0]
  40c56c:	mov	w1, w0
  40c570:	ldr	x0, [sp, #48]
  40c574:	ldr	x0, [x0, #32]
  40c578:	mov	x4, x0
  40c57c:	mov	w3, w1
  40c580:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c584:	add	x1, x0, #0x358
  40c588:	mov	x0, x5
  40c58c:	bl	4028b0 <fprintf@plt>
  40c590:	ldr	x0, [sp, #48]
  40c594:	adrp	x1, 40f000 <argp_failure@@Base+0x3cdc>
  40c598:	add	x1, x1, #0x378
  40c59c:	str	x1, [x0, #32]
  40c5a0:	ldr	x0, [sp, #48]
  40c5a4:	ldr	w0, [x0]
  40c5a8:	add	w1, w0, #0x1
  40c5ac:	ldr	x0, [sp, #48]
  40c5b0:	str	w1, [x0]
  40c5b4:	ldr	x0, [sp, #48]
  40c5b8:	str	wzr, [x0, #8]
  40c5bc:	mov	w0, #0x3f                  	// #63
  40c5c0:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c5c4:	ldr	x0, [sp, #48]
  40c5c8:	ldr	x0, [x0, #32]
  40c5cc:	add	x2, x0, #0x1
  40c5d0:	ldr	x1, [sp, #48]
  40c5d4:	str	x2, [x1, #32]
  40c5d8:	ldrb	w0, [x0]
  40c5dc:	strb	w0, [sp, #215]
  40c5e0:	ldrb	w0, [sp, #215]
  40c5e4:	mov	w1, w0
  40c5e8:	ldr	x0, [sp, #72]
  40c5ec:	bl	4026c0 <strchr@plt>
  40c5f0:	str	x0, [sp, #120]
  40c5f4:	ldr	x0, [sp, #48]
  40c5f8:	ldr	x0, [x0, #32]
  40c5fc:	ldrb	w0, [x0]
  40c600:	cmp	w0, #0x0
  40c604:	b.ne	40c61c <argp_failure@@Base+0x12f8>  // b.any
  40c608:	ldr	x0, [sp, #48]
  40c60c:	ldr	w0, [x0]
  40c610:	add	w1, w0, #0x1
  40c614:	ldr	x0, [sp, #48]
  40c618:	str	w1, [x0]
  40c61c:	ldr	x0, [sp, #120]
  40c620:	cmp	x0, #0x0
  40c624:	b.eq	40c640 <argp_failure@@Base+0x131c>  // b.none
  40c628:	ldrb	w0, [sp, #215]
  40c62c:	cmp	w0, #0x3a
  40c630:	b.eq	40c640 <argp_failure@@Base+0x131c>  // b.none
  40c634:	ldrb	w0, [sp, #215]
  40c638:	cmp	w0, #0x3b
  40c63c:	b.ne	40c690 <argp_failure@@Base+0x136c>  // b.any
  40c640:	ldr	w0, [sp, #268]
  40c644:	cmp	w0, #0x0
  40c648:	b.eq	40c67c <argp_failure@@Base+0x1358>  // b.none
  40c64c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c650:	add	x0, x0, #0x418
  40c654:	ldr	x4, [x0]
  40c658:	ldr	x0, [sp, #80]
  40c65c:	ldr	x0, [x0]
  40c660:	ldrb	w1, [sp, #215]
  40c664:	mov	w3, w1
  40c668:	mov	x2, x0
  40c66c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c670:	add	x1, x0, #0x380
  40c674:	mov	x0, x4
  40c678:	bl	4028b0 <fprintf@plt>
  40c67c:	ldrb	w1, [sp, #215]
  40c680:	ldr	x0, [sp, #48]
  40c684:	str	w1, [x0, #8]
  40c688:	mov	w0, #0x3f                  	// #63
  40c68c:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c690:	ldr	x0, [sp, #120]
  40c694:	ldrb	w0, [x0]
  40c698:	cmp	w0, #0x57
  40c69c:	b.ne	40cbec <argp_failure@@Base+0x18c8>  // b.any
  40c6a0:	ldr	x0, [sp, #120]
  40c6a4:	add	x0, x0, #0x1
  40c6a8:	ldrb	w0, [x0]
  40c6ac:	cmp	w0, #0x3b
  40c6b0:	b.ne	40cbec <argp_failure@@Base+0x18c8>  // b.any
  40c6b4:	str	xzr, [sp, #184]
  40c6b8:	str	wzr, [sp, #180]
  40c6bc:	str	wzr, [sp, #176]
  40c6c0:	str	wzr, [sp, #172]
  40c6c4:	ldr	x0, [sp, #64]
  40c6c8:	cmp	x0, #0x0
  40c6cc:	b.eq	40cbd0 <argp_failure@@Base+0x18ac>  // b.none
  40c6d0:	ldr	x0, [sp, #48]
  40c6d4:	ldr	x0, [x0, #32]
  40c6d8:	ldrb	w0, [x0]
  40c6dc:	cmp	w0, #0x0
  40c6e0:	b.eq	40c70c <argp_failure@@Base+0x13e8>  // b.none
  40c6e4:	ldr	x0, [sp, #48]
  40c6e8:	ldr	x1, [x0, #32]
  40c6ec:	ldr	x0, [sp, #48]
  40c6f0:	str	x1, [x0, #16]
  40c6f4:	ldr	x0, [sp, #48]
  40c6f8:	ldr	w0, [x0]
  40c6fc:	add	w1, w0, #0x1
  40c700:	ldr	x0, [sp, #48]
  40c704:	str	w1, [x0]
  40c708:	b	40c7c4 <argp_failure@@Base+0x14a0>
  40c70c:	ldr	x0, [sp, #48]
  40c710:	ldr	w0, [x0]
  40c714:	ldr	w1, [sp, #92]
  40c718:	cmp	w1, w0
  40c71c:	b.ne	40c794 <argp_failure@@Base+0x1470>  // b.any
  40c720:	ldr	w0, [sp, #268]
  40c724:	cmp	w0, #0x0
  40c728:	b.eq	40c75c <argp_failure@@Base+0x1438>  // b.none
  40c72c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c730:	add	x0, x0, #0x418
  40c734:	ldr	x4, [x0]
  40c738:	ldr	x0, [sp, #80]
  40c73c:	ldr	x0, [x0]
  40c740:	ldrb	w1, [sp, #215]
  40c744:	mov	w3, w1
  40c748:	mov	x2, x0
  40c74c:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c750:	add	x1, x0, #0x3a0
  40c754:	mov	x0, x4
  40c758:	bl	4028b0 <fprintf@plt>
  40c75c:	ldrb	w1, [sp, #215]
  40c760:	ldr	x0, [sp, #48]
  40c764:	str	w1, [x0, #8]
  40c768:	ldr	x0, [sp, #72]
  40c76c:	ldrb	w0, [x0]
  40c770:	cmp	w0, #0x3a
  40c774:	b.ne	40c784 <argp_failure@@Base+0x1460>  // b.any
  40c778:	mov	w0, #0x3a                  	// #58
  40c77c:	strb	w0, [sp, #215]
  40c780:	b	40c78c <argp_failure@@Base+0x1468>
  40c784:	mov	w0, #0x3f                  	// #63
  40c788:	strb	w0, [sp, #215]
  40c78c:	ldrb	w0, [sp, #215]
  40c790:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c794:	ldr	x0, [sp, #48]
  40c798:	ldr	w0, [x0]
  40c79c:	add	w2, w0, #0x1
  40c7a0:	ldr	x1, [sp, #48]
  40c7a4:	str	w2, [x1]
  40c7a8:	sxtw	x0, w0
  40c7ac:	lsl	x0, x0, #3
  40c7b0:	ldr	x1, [sp, #80]
  40c7b4:	add	x0, x1, x0
  40c7b8:	ldr	x1, [x0]
  40c7bc:	ldr	x0, [sp, #48]
  40c7c0:	str	x1, [x0, #16]
  40c7c4:	ldr	x0, [sp, #48]
  40c7c8:	ldr	x0, [x0, #16]
  40c7cc:	str	x0, [sp, #200]
  40c7d0:	ldr	x0, [sp, #48]
  40c7d4:	ldr	x1, [sp, #200]
  40c7d8:	str	x1, [x0, #32]
  40c7dc:	b	40c7ec <argp_failure@@Base+0x14c8>
  40c7e0:	ldr	x0, [sp, #200]
  40c7e4:	add	x0, x0, #0x1
  40c7e8:	str	x0, [sp, #200]
  40c7ec:	ldr	x0, [sp, #200]
  40c7f0:	ldrb	w0, [x0]
  40c7f4:	cmp	w0, #0x0
  40c7f8:	b.eq	40c80c <argp_failure@@Base+0x14e8>  // b.none
  40c7fc:	ldr	x0, [sp, #200]
  40c800:	ldrb	w0, [x0]
  40c804:	cmp	w0, #0x3d
  40c808:	b.ne	40c7e0 <argp_failure@@Base+0x14bc>  // b.any
  40c80c:	ldr	x0, [sp, #64]
  40c810:	str	x0, [sp, #192]
  40c814:	str	wzr, [sp, #168]
  40c818:	b	40c92c <argp_failure@@Base+0x1608>
  40c81c:	ldr	x0, [sp, #192]
  40c820:	ldr	x3, [x0]
  40c824:	ldr	x0, [sp, #48]
  40c828:	ldr	x4, [x0, #32]
  40c82c:	ldr	x0, [sp, #48]
  40c830:	ldr	x0, [x0, #32]
  40c834:	ldr	x1, [sp, #200]
  40c838:	sub	x0, x1, x0
  40c83c:	mov	x2, x0
  40c840:	mov	x1, x4
  40c844:	mov	x0, x3
  40c848:	bl	4024e0 <strncmp@plt>
  40c84c:	cmp	w0, #0x0
  40c850:	b.ne	40c914 <argp_failure@@Base+0x15f0>  // b.any
  40c854:	ldr	x0, [sp, #48]
  40c858:	ldr	x0, [x0, #32]
  40c85c:	ldr	x1, [sp, #200]
  40c860:	sub	x0, x1, x0
  40c864:	mov	w19, w0
  40c868:	ldr	x0, [sp, #192]
  40c86c:	ldr	x0, [x0]
  40c870:	bl	402300 <strlen@plt>
  40c874:	cmp	x19, x0
  40c878:	b.ne	40c898 <argp_failure@@Base+0x1574>  // b.any
  40c87c:	ldr	x0, [sp, #192]
  40c880:	str	x0, [sp, #184]
  40c884:	ldr	w0, [sp, #168]
  40c888:	str	w0, [sp, #172]
  40c88c:	mov	w0, #0x1                   	// #1
  40c890:	str	w0, [sp, #180]
  40c894:	b	40c93c <argp_failure@@Base+0x1618>
  40c898:	ldr	x0, [sp, #184]
  40c89c:	cmp	x0, #0x0
  40c8a0:	b.ne	40c8b8 <argp_failure@@Base+0x1594>  // b.any
  40c8a4:	ldr	x0, [sp, #192]
  40c8a8:	str	x0, [sp, #184]
  40c8ac:	ldr	w0, [sp, #168]
  40c8b0:	str	w0, [sp, #172]
  40c8b4:	b	40c914 <argp_failure@@Base+0x15f0>
  40c8b8:	ldr	w0, [sp, #88]
  40c8bc:	cmp	w0, #0x0
  40c8c0:	b.ne	40c90c <argp_failure@@Base+0x15e8>  // b.any
  40c8c4:	ldr	x0, [sp, #184]
  40c8c8:	ldr	w1, [x0, #8]
  40c8cc:	ldr	x0, [sp, #192]
  40c8d0:	ldr	w0, [x0, #8]
  40c8d4:	cmp	w1, w0
  40c8d8:	b.ne	40c90c <argp_failure@@Base+0x15e8>  // b.any
  40c8dc:	ldr	x0, [sp, #184]
  40c8e0:	ldr	x1, [x0, #16]
  40c8e4:	ldr	x0, [sp, #192]
  40c8e8:	ldr	x0, [x0, #16]
  40c8ec:	cmp	x1, x0
  40c8f0:	b.ne	40c90c <argp_failure@@Base+0x15e8>  // b.any
  40c8f4:	ldr	x0, [sp, #184]
  40c8f8:	ldr	w1, [x0, #24]
  40c8fc:	ldr	x0, [sp, #192]
  40c900:	ldr	w0, [x0, #24]
  40c904:	cmp	w1, w0
  40c908:	b.eq	40c914 <argp_failure@@Base+0x15f0>  // b.none
  40c90c:	mov	w0, #0x1                   	// #1
  40c910:	str	w0, [sp, #176]
  40c914:	ldr	x0, [sp, #192]
  40c918:	add	x0, x0, #0x20
  40c91c:	str	x0, [sp, #192]
  40c920:	ldr	w0, [sp, #168]
  40c924:	add	w0, w0, #0x1
  40c928:	str	w0, [sp, #168]
  40c92c:	ldr	x0, [sp, #192]
  40c930:	ldr	x0, [x0]
  40c934:	cmp	x0, #0x0
  40c938:	b.ne	40c81c <argp_failure@@Base+0x14f8>  // b.any
  40c93c:	ldr	w0, [sp, #176]
  40c940:	cmp	w0, #0x0
  40c944:	b.eq	40c9d0 <argp_failure@@Base+0x16ac>  // b.none
  40c948:	ldr	w0, [sp, #180]
  40c94c:	cmp	w0, #0x0
  40c950:	b.ne	40c9d0 <argp_failure@@Base+0x16ac>  // b.any
  40c954:	ldr	w0, [sp, #268]
  40c958:	cmp	w0, #0x0
  40c95c:	b.eq	40c994 <argp_failure@@Base+0x1670>  // b.none
  40c960:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40c964:	add	x0, x0, #0x418
  40c968:	ldr	x4, [x0]
  40c96c:	ldr	x0, [sp, #80]
  40c970:	ldr	x1, [x0]
  40c974:	ldr	x0, [sp, #48]
  40c978:	ldr	x0, [x0, #16]
  40c97c:	mov	x3, x0
  40c980:	mov	x2, x1
  40c984:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40c988:	add	x1, x0, #0x3d0
  40c98c:	mov	x0, x4
  40c990:	bl	4028b0 <fprintf@plt>
  40c994:	ldr	x0, [sp, #48]
  40c998:	ldr	x19, [x0, #32]
  40c99c:	ldr	x0, [sp, #48]
  40c9a0:	ldr	x0, [x0, #32]
  40c9a4:	bl	402300 <strlen@plt>
  40c9a8:	add	x1, x19, x0
  40c9ac:	ldr	x0, [sp, #48]
  40c9b0:	str	x1, [x0, #32]
  40c9b4:	ldr	x0, [sp, #48]
  40c9b8:	ldr	w0, [x0]
  40c9bc:	add	w1, w0, #0x1
  40c9c0:	ldr	x0, [sp, #48]
  40c9c4:	str	w1, [x0]
  40c9c8:	mov	w0, #0x3f                  	// #63
  40c9cc:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40c9d0:	ldr	x0, [sp, #184]
  40c9d4:	cmp	x0, #0x0
  40c9d8:	b.eq	40cbd8 <argp_failure@@Base+0x18b4>  // b.none
  40c9dc:	ldr	w0, [sp, #172]
  40c9e0:	str	w0, [sp, #168]
  40c9e4:	ldr	x0, [sp, #200]
  40c9e8:	ldrb	w0, [x0]
  40c9ec:	cmp	w0, #0x0
  40c9f0:	b.eq	40ca80 <argp_failure@@Base+0x175c>  // b.none
  40c9f4:	ldr	x0, [sp, #184]
  40c9f8:	ldr	w0, [x0, #8]
  40c9fc:	cmp	w0, #0x0
  40ca00:	b.eq	40ca18 <argp_failure@@Base+0x16f4>  // b.none
  40ca04:	ldr	x0, [sp, #200]
  40ca08:	add	x1, x0, #0x1
  40ca0c:	ldr	x0, [sp, #48]
  40ca10:	str	x1, [x0, #16]
  40ca14:	b	40cb60 <argp_failure@@Base+0x183c>
  40ca18:	ldr	w0, [sp, #268]
  40ca1c:	cmp	w0, #0x0
  40ca20:	b.eq	40ca58 <argp_failure@@Base+0x1734>  // b.none
  40ca24:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ca28:	add	x0, x0, #0x418
  40ca2c:	ldr	x4, [x0]
  40ca30:	ldr	x0, [sp, #80]
  40ca34:	ldr	x1, [x0]
  40ca38:	ldr	x0, [sp, #184]
  40ca3c:	ldr	x0, [x0]
  40ca40:	mov	x3, x0
  40ca44:	mov	x2, x1
  40ca48:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40ca4c:	add	x1, x0, #0x3f8
  40ca50:	mov	x0, x4
  40ca54:	bl	4028b0 <fprintf@plt>
  40ca58:	ldr	x0, [sp, #48]
  40ca5c:	ldr	x19, [x0, #32]
  40ca60:	ldr	x0, [sp, #48]
  40ca64:	ldr	x0, [x0, #32]
  40ca68:	bl	402300 <strlen@plt>
  40ca6c:	add	x1, x19, x0
  40ca70:	ldr	x0, [sp, #48]
  40ca74:	str	x1, [x0, #32]
  40ca78:	mov	w0, #0x3f                  	// #63
  40ca7c:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40ca80:	ldr	x0, [sp, #184]
  40ca84:	ldr	w0, [x0, #8]
  40ca88:	cmp	w0, #0x1
  40ca8c:	b.ne	40cb58 <argp_failure@@Base+0x1834>  // b.any
  40ca90:	ldr	x0, [sp, #48]
  40ca94:	ldr	w0, [x0]
  40ca98:	ldr	w1, [sp, #92]
  40ca9c:	cmp	w1, w0
  40caa0:	b.le	40cad8 <argp_failure@@Base+0x17b4>
  40caa4:	ldr	x0, [sp, #48]
  40caa8:	ldr	w0, [x0]
  40caac:	add	w2, w0, #0x1
  40cab0:	ldr	x1, [sp, #48]
  40cab4:	str	w2, [x1]
  40cab8:	sxtw	x0, w0
  40cabc:	lsl	x0, x0, #3
  40cac0:	ldr	x1, [sp, #80]
  40cac4:	add	x0, x1, x0
  40cac8:	ldr	x1, [x0]
  40cacc:	ldr	x0, [sp, #48]
  40cad0:	str	x1, [x0, #16]
  40cad4:	b	40cb60 <argp_failure@@Base+0x183c>
  40cad8:	ldr	w0, [sp, #268]
  40cadc:	cmp	w0, #0x0
  40cae0:	b.eq	40cb18 <argp_failure@@Base+0x17f4>  // b.none
  40cae4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cae8:	add	x0, x0, #0x418
  40caec:	ldr	x4, [x0]
  40caf0:	ldr	x0, [sp, #80]
  40caf4:	ldr	x1, [x0]
  40caf8:	ldr	x0, [sp, #184]
  40cafc:	ldr	x0, [x0]
  40cb00:	mov	x3, x0
  40cb04:	mov	x2, x1
  40cb08:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40cb0c:	add	x1, x0, #0x428
  40cb10:	mov	x0, x4
  40cb14:	bl	4028b0 <fprintf@plt>
  40cb18:	ldr	x0, [sp, #48]
  40cb1c:	ldr	x19, [x0, #32]
  40cb20:	ldr	x0, [sp, #48]
  40cb24:	ldr	x0, [x0, #32]
  40cb28:	bl	402300 <strlen@plt>
  40cb2c:	add	x1, x19, x0
  40cb30:	ldr	x0, [sp, #48]
  40cb34:	str	x1, [x0, #32]
  40cb38:	ldr	x0, [sp, #72]
  40cb3c:	ldrb	w0, [x0]
  40cb40:	cmp	w0, #0x3a
  40cb44:	b.ne	40cb50 <argp_failure@@Base+0x182c>  // b.any
  40cb48:	mov	w0, #0x3a                  	// #58
  40cb4c:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40cb50:	mov	w0, #0x3f                  	// #63
  40cb54:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40cb58:	ldr	x0, [sp, #48]
  40cb5c:	str	xzr, [x0, #16]
  40cb60:	ldr	x0, [sp, #48]
  40cb64:	ldr	x19, [x0, #32]
  40cb68:	ldr	x0, [sp, #48]
  40cb6c:	ldr	x0, [x0, #32]
  40cb70:	bl	402300 <strlen@plt>
  40cb74:	add	x1, x19, x0
  40cb78:	ldr	x0, [sp, #48]
  40cb7c:	str	x1, [x0, #32]
  40cb80:	ldr	x0, [sp, #56]
  40cb84:	cmp	x0, #0x0
  40cb88:	b.eq	40cb98 <argp_failure@@Base+0x1874>  // b.none
  40cb8c:	ldr	x0, [sp, #56]
  40cb90:	ldr	w1, [sp, #168]
  40cb94:	str	w1, [x0]
  40cb98:	ldr	x0, [sp, #184]
  40cb9c:	ldr	x0, [x0, #16]
  40cba0:	cmp	x0, #0x0
  40cba4:	b.eq	40cbc4 <argp_failure@@Base+0x18a0>  // b.none
  40cba8:	ldr	x0, [sp, #184]
  40cbac:	ldr	x0, [x0, #16]
  40cbb0:	ldr	x1, [sp, #184]
  40cbb4:	ldr	w1, [x1, #24]
  40cbb8:	str	w1, [x0]
  40cbbc:	mov	w0, #0x0                   	// #0
  40cbc0:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40cbc4:	ldr	x0, [sp, #184]
  40cbc8:	ldr	w0, [x0, #24]
  40cbcc:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40cbd0:	nop
  40cbd4:	b	40cbdc <argp_failure@@Base+0x18b8>
  40cbd8:	nop
  40cbdc:	ldr	x0, [sp, #48]
  40cbe0:	str	xzr, [x0, #32]
  40cbe4:	mov	w0, #0x57                  	// #87
  40cbe8:	b	40cd60 <argp_failure@@Base+0x1a3c>
  40cbec:	ldr	x0, [sp, #120]
  40cbf0:	add	x0, x0, #0x1
  40cbf4:	ldrb	w0, [x0]
  40cbf8:	cmp	w0, #0x3a
  40cbfc:	b.ne	40cd5c <argp_failure@@Base+0x1a38>  // b.any
  40cc00:	ldr	x0, [sp, #120]
  40cc04:	add	x0, x0, #0x2
  40cc08:	ldrb	w0, [x0]
  40cc0c:	cmp	w0, #0x3a
  40cc10:	b.ne	40cc64 <argp_failure@@Base+0x1940>  // b.any
  40cc14:	ldr	x0, [sp, #48]
  40cc18:	ldr	x0, [x0, #32]
  40cc1c:	ldrb	w0, [x0]
  40cc20:	cmp	w0, #0x0
  40cc24:	b.eq	40cc50 <argp_failure@@Base+0x192c>  // b.none
  40cc28:	ldr	x0, [sp, #48]
  40cc2c:	ldr	x1, [x0, #32]
  40cc30:	ldr	x0, [sp, #48]
  40cc34:	str	x1, [x0, #16]
  40cc38:	ldr	x0, [sp, #48]
  40cc3c:	ldr	w0, [x0]
  40cc40:	add	w1, w0, #0x1
  40cc44:	ldr	x0, [sp, #48]
  40cc48:	str	w1, [x0]
  40cc4c:	b	40cc58 <argp_failure@@Base+0x1934>
  40cc50:	ldr	x0, [sp, #48]
  40cc54:	str	xzr, [x0, #16]
  40cc58:	ldr	x0, [sp, #48]
  40cc5c:	str	xzr, [x0, #32]
  40cc60:	b	40cd5c <argp_failure@@Base+0x1a38>
  40cc64:	ldr	x0, [sp, #48]
  40cc68:	ldr	x0, [x0, #32]
  40cc6c:	ldrb	w0, [x0]
  40cc70:	cmp	w0, #0x0
  40cc74:	b.eq	40cca0 <argp_failure@@Base+0x197c>  // b.none
  40cc78:	ldr	x0, [sp, #48]
  40cc7c:	ldr	x1, [x0, #32]
  40cc80:	ldr	x0, [sp, #48]
  40cc84:	str	x1, [x0, #16]
  40cc88:	ldr	x0, [sp, #48]
  40cc8c:	ldr	w0, [x0]
  40cc90:	add	w1, w0, #0x1
  40cc94:	ldr	x0, [sp, #48]
  40cc98:	str	w1, [x0]
  40cc9c:	b	40cd54 <argp_failure@@Base+0x1a30>
  40cca0:	ldr	x0, [sp, #48]
  40cca4:	ldr	w0, [x0]
  40cca8:	ldr	w1, [sp, #92]
  40ccac:	cmp	w1, w0
  40ccb0:	b.ne	40cd24 <argp_failure@@Base+0x1a00>  // b.any
  40ccb4:	ldr	w0, [sp, #268]
  40ccb8:	cmp	w0, #0x0
  40ccbc:	b.eq	40ccf0 <argp_failure@@Base+0x19cc>  // b.none
  40ccc0:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ccc4:	add	x0, x0, #0x418
  40ccc8:	ldr	x4, [x0]
  40cccc:	ldr	x0, [sp, #80]
  40ccd0:	ldr	x0, [x0]
  40ccd4:	ldrb	w1, [sp, #215]
  40ccd8:	mov	w3, w1
  40ccdc:	mov	x2, x0
  40cce0:	adrp	x0, 40f000 <argp_failure@@Base+0x3cdc>
  40cce4:	add	x1, x0, #0x3a0
  40cce8:	mov	x0, x4
  40ccec:	bl	4028b0 <fprintf@plt>
  40ccf0:	ldrb	w1, [sp, #215]
  40ccf4:	ldr	x0, [sp, #48]
  40ccf8:	str	w1, [x0, #8]
  40ccfc:	ldr	x0, [sp, #72]
  40cd00:	ldrb	w0, [x0]
  40cd04:	cmp	w0, #0x3a
  40cd08:	b.ne	40cd18 <argp_failure@@Base+0x19f4>  // b.any
  40cd0c:	mov	w0, #0x3a                  	// #58
  40cd10:	strb	w0, [sp, #215]
  40cd14:	b	40cd54 <argp_failure@@Base+0x1a30>
  40cd18:	mov	w0, #0x3f                  	// #63
  40cd1c:	strb	w0, [sp, #215]
  40cd20:	b	40cd54 <argp_failure@@Base+0x1a30>
  40cd24:	ldr	x0, [sp, #48]
  40cd28:	ldr	w0, [x0]
  40cd2c:	add	w2, w0, #0x1
  40cd30:	ldr	x1, [sp, #48]
  40cd34:	str	w2, [x1]
  40cd38:	sxtw	x0, w0
  40cd3c:	lsl	x0, x0, #3
  40cd40:	ldr	x1, [sp, #80]
  40cd44:	add	x0, x1, x0
  40cd48:	ldr	x1, [x0]
  40cd4c:	ldr	x0, [sp, #48]
  40cd50:	str	x1, [x0, #16]
  40cd54:	ldr	x0, [sp, #48]
  40cd58:	str	xzr, [x0, #32]
  40cd5c:	ldrb	w0, [sp, #215]
  40cd60:	ldr	x19, [sp, #16]
  40cd64:	ldp	x29, x30, [sp], #272
  40cd68:	ret
  40cd6c:	stp	x29, x30, [sp, #-80]!
  40cd70:	mov	x29, sp
  40cd74:	str	w0, [sp, #60]
  40cd78:	str	x1, [sp, #48]
  40cd7c:	str	x2, [sp, #40]
  40cd80:	str	x3, [sp, #32]
  40cd84:	str	x4, [sp, #24]
  40cd88:	str	w5, [sp, #56]
  40cd8c:	str	w6, [sp, #20]
  40cd90:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cd94:	add	x0, x0, #0x3f8
  40cd98:	ldr	w1, [x0]
  40cd9c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cda0:	add	x0, x0, #0x488
  40cda4:	str	w1, [x0]
  40cda8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cdac:	add	x0, x0, #0x3fc
  40cdb0:	ldr	w1, [x0]
  40cdb4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cdb8:	add	x0, x0, #0x488
  40cdbc:	str	w1, [x0, #4]
  40cdc0:	ldr	w7, [sp, #20]
  40cdc4:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cdc8:	add	x6, x0, #0x488
  40cdcc:	ldr	w5, [sp, #56]
  40cdd0:	ldr	x4, [sp, #24]
  40cdd4:	ldr	x3, [sp, #32]
  40cdd8:	ldr	x2, [sp, #40]
  40cddc:	ldr	x1, [sp, #48]
  40cde0:	ldr	w0, [sp, #60]
  40cde4:	bl	40b878 <argp_failure@@Base+0x554>
  40cde8:	str	w0, [sp, #76]
  40cdec:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cdf0:	add	x0, x0, #0x488
  40cdf4:	ldr	w1, [x0]
  40cdf8:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40cdfc:	add	x0, x0, #0x3f8
  40ce00:	str	w1, [x0]
  40ce04:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ce08:	add	x0, x0, #0x488
  40ce0c:	ldr	x1, [x0, #16]
  40ce10:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ce14:	add	x0, x0, #0x710
  40ce18:	str	x1, [x0]
  40ce1c:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ce20:	add	x0, x0, #0x488
  40ce24:	ldr	w1, [x0, #8]
  40ce28:	adrp	x0, 421000 <argp_failure@@Base+0x15cdc>
  40ce2c:	add	x0, x0, #0x400
  40ce30:	str	w1, [x0]
  40ce34:	ldr	w0, [sp, #76]
  40ce38:	ldp	x29, x30, [sp], #80
  40ce3c:	ret
  40ce40:	stp	x29, x30, [sp, #-48]!
  40ce44:	mov	x29, sp
  40ce48:	str	w0, [sp, #44]
  40ce4c:	str	x1, [sp, #32]
  40ce50:	str	x2, [sp, #24]
  40ce54:	mov	w6, #0x1                   	// #1
  40ce58:	mov	w5, #0x0                   	// #0
  40ce5c:	mov	x4, #0x0                   	// #0
  40ce60:	mov	x3, #0x0                   	// #0
  40ce64:	ldr	x2, [sp, #24]
  40ce68:	ldr	x1, [sp, #32]
  40ce6c:	ldr	w0, [sp, #44]
  40ce70:	bl	40cd6c <argp_failure@@Base+0x1a48>
  40ce74:	ldp	x29, x30, [sp], #48
  40ce78:	ret
  40ce7c:	stp	x29, x30, [sp, #-64]!
  40ce80:	mov	x29, sp
  40ce84:	str	x0, [sp, #40]
  40ce88:	str	x1, [sp, #32]
  40ce8c:	str	x2, [sp, #24]
  40ce90:	str	x3, [sp, #16]
  40ce94:	mov	x0, #0x48                  	// #72
  40ce98:	bl	4024a0 <malloc@plt>
  40ce9c:	str	x0, [sp, #56]
  40cea0:	ldr	x0, [sp, #56]
  40cea4:	cmp	x0, #0x0
  40cea8:	b.eq	40cf44 <argp_failure@@Base+0x1c20>  // b.none
  40ceac:	ldr	x0, [sp, #56]
  40ceb0:	ldr	x1, [sp, #40]
  40ceb4:	str	x1, [x0]
  40ceb8:	ldr	x0, [sp, #56]
  40cebc:	ldr	x1, [sp, #32]
  40cec0:	str	x1, [x0, #8]
  40cec4:	ldr	x0, [sp, #56]
  40cec8:	ldr	x1, [sp, #24]
  40cecc:	str	x1, [x0, #16]
  40ced0:	ldr	x0, [sp, #56]
  40ced4:	ldr	x1, [sp, #16]
  40ced8:	str	x1, [x0, #24]
  40cedc:	ldr	x0, [sp, #56]
  40cee0:	str	xzr, [x0, #40]
  40cee4:	ldr	x0, [sp, #56]
  40cee8:	str	xzr, [x0, #32]
  40ceec:	mov	x0, #0xc8                  	// #200
  40cef0:	bl	4024a0 <malloc@plt>
  40cef4:	mov	x1, x0
  40cef8:	ldr	x0, [sp, #56]
  40cefc:	str	x1, [x0, #48]
  40cf00:	ldr	x0, [sp, #56]
  40cf04:	ldr	x0, [x0, #48]
  40cf08:	cmp	x0, #0x0
  40cf0c:	b.ne	40cf20 <argp_failure@@Base+0x1bfc>  // b.any
  40cf10:	ldr	x0, [sp, #56]
  40cf14:	bl	402680 <free@plt>
  40cf18:	str	xzr, [sp, #56]
  40cf1c:	b	40cf44 <argp_failure@@Base+0x1c20>
  40cf20:	ldr	x0, [sp, #56]
  40cf24:	ldr	x1, [x0, #48]
  40cf28:	ldr	x0, [sp, #56]
  40cf2c:	str	x1, [x0, #56]
  40cf30:	ldr	x0, [sp, #56]
  40cf34:	ldr	x0, [x0, #48]
  40cf38:	add	x1, x0, #0xc8
  40cf3c:	ldr	x0, [sp, #56]
  40cf40:	str	x1, [x0, #64]
  40cf44:	ldr	x0, [sp, #56]
  40cf48:	ldp	x29, x30, [sp], #64
  40cf4c:	ret
  40cf50:	stp	x29, x30, [sp, #-32]!
  40cf54:	mov	x29, sp
  40cf58:	str	x0, [sp, #24]
  40cf5c:	ldr	x0, [sp, #24]
  40cf60:	bl	40cfd8 <argp_failure@@Base+0x1cb4>
  40cf64:	ldr	x0, [sp, #24]
  40cf68:	ldr	x1, [x0, #56]
  40cf6c:	ldr	x0, [sp, #24]
  40cf70:	ldr	x0, [x0, #48]
  40cf74:	cmp	x1, x0
  40cf78:	b.ls	40cfb8 <argp_failure@@Base+0x1c94>  // b.plast
  40cf7c:	ldr	x0, [sp, #24]
  40cf80:	ldr	x4, [x0, #48]
  40cf84:	ldr	x0, [sp, #24]
  40cf88:	ldr	x1, [x0, #56]
  40cf8c:	ldr	x0, [sp, #24]
  40cf90:	ldr	x0, [x0, #48]
  40cf94:	sub	x0, x1, x0
  40cf98:	mov	x1, x0
  40cf9c:	ldr	x0, [sp, #24]
  40cfa0:	ldr	x0, [x0]
  40cfa4:	mov	x3, x0
  40cfa8:	mov	x2, x1
  40cfac:	mov	x1, #0x1                   	// #1
  40cfb0:	mov	x0, x4
  40cfb4:	bl	4022f0 <fwrite_unlocked@plt>
  40cfb8:	ldr	x0, [sp, #24]
  40cfbc:	ldr	x0, [x0, #48]
  40cfc0:	bl	402680 <free@plt>
  40cfc4:	ldr	x0, [sp, #24]
  40cfc8:	bl	402680 <free@plt>
  40cfcc:	nop
  40cfd0:	ldp	x29, x30, [sp], #32
  40cfd4:	ret
  40cfd8:	stp	x29, x30, [sp, #-112]!
  40cfdc:	mov	x29, sp
  40cfe0:	str	x0, [sp, #24]
  40cfe4:	ldr	x0, [sp, #24]
  40cfe8:	ldr	x1, [x0, #48]
  40cfec:	ldr	x0, [sp, #24]
  40cff0:	ldr	x0, [x0, #32]
  40cff4:	add	x0, x1, x0
  40cff8:	str	x0, [sp, #104]
  40cffc:	b	40d800 <argp_failure@@Base+0x24dc>
  40d000:	ldr	x0, [sp, #24]
  40d004:	ldr	x0, [x0, #40]
  40d008:	cmp	x0, #0x0
  40d00c:	b.ne	40d0f8 <argp_failure@@Base+0x1dd4>  // b.any
  40d010:	ldr	x0, [sp, #24]
  40d014:	ldr	x0, [x0, #8]
  40d018:	cmp	x0, #0x0
  40d01c:	b.eq	40d0f8 <argp_failure@@Base+0x1dd4>  // b.none
  40d020:	ldr	x0, [sp, #24]
  40d024:	ldr	x0, [x0, #8]
  40d028:	str	x0, [sp, #48]
  40d02c:	ldr	x0, [sp, #24]
  40d030:	ldr	x1, [x0, #56]
  40d034:	ldr	x0, [sp, #48]
  40d038:	add	x1, x1, x0
  40d03c:	ldr	x0, [sp, #24]
  40d040:	ldr	x0, [x0, #64]
  40d044:	cmp	x1, x0
  40d048:	b.cs	40d0b4 <argp_failure@@Base+0x1d90>  // b.hs, b.nlast
  40d04c:	ldr	x1, [sp, #104]
  40d050:	ldr	x0, [sp, #48]
  40d054:	add	x3, x1, x0
  40d058:	ldr	x0, [sp, #24]
  40d05c:	ldr	x1, [x0, #56]
  40d060:	ldr	x0, [sp, #104]
  40d064:	sub	x0, x1, x0
  40d068:	mov	x2, x0
  40d06c:	ldr	x1, [sp, #104]
  40d070:	mov	x0, x3
  40d074:	bl	4022b0 <memmove@plt>
  40d078:	ldr	x0, [sp, #24]
  40d07c:	ldr	x1, [x0, #56]
  40d080:	ldr	x0, [sp, #48]
  40d084:	add	x1, x1, x0
  40d088:	ldr	x0, [sp, #24]
  40d08c:	str	x1, [x0, #56]
  40d090:	ldr	x2, [sp, #48]
  40d094:	mov	w1, #0x20                  	// #32
  40d098:	ldr	x0, [sp, #104]
  40d09c:	bl	402510 <memset@plt>
  40d0a0:	ldr	x1, [sp, #104]
  40d0a4:	ldr	x0, [sp, #48]
  40d0a8:	add	x0, x1, x0
  40d0ac:	str	x0, [sp, #104]
  40d0b0:	b	40d0ec <argp_failure@@Base+0x1dc8>
  40d0b4:	str	xzr, [sp, #80]
  40d0b8:	b	40d0dc <argp_failure@@Base+0x1db8>
  40d0bc:	ldr	x0, [sp, #24]
  40d0c0:	ldr	x0, [x0]
  40d0c4:	mov	x1, x0
  40d0c8:	mov	w0, #0x20                  	// #32
  40d0cc:	bl	402440 <putc_unlocked@plt>
  40d0d0:	ldr	x0, [sp, #80]
  40d0d4:	add	x0, x0, #0x1
  40d0d8:	str	x0, [sp, #80]
  40d0dc:	ldr	x1, [sp, #80]
  40d0e0:	ldr	x0, [sp, #48]
  40d0e4:	cmp	x1, x0
  40d0e8:	b.cc	40d0bc <argp_failure@@Base+0x1d98>  // b.lo, b.ul, b.last
  40d0ec:	ldr	x1, [sp, #48]
  40d0f0:	ldr	x0, [sp, #24]
  40d0f4:	str	x1, [x0, #40]
  40d0f8:	ldr	x0, [sp, #24]
  40d0fc:	ldr	x1, [x0, #56]
  40d100:	ldr	x0, [sp, #104]
  40d104:	sub	x0, x1, x0
  40d108:	str	x0, [sp, #88]
  40d10c:	ldr	x2, [sp, #88]
  40d110:	mov	w1, #0xa                   	// #10
  40d114:	ldr	x0, [sp, #104]
  40d118:	bl	402760 <memchr@plt>
  40d11c:	str	x0, [sp, #96]
  40d120:	ldr	x0, [sp, #24]
  40d124:	ldr	x0, [x0, #40]
  40d128:	cmp	x0, #0x0
  40d12c:	b.ge	40d138 <argp_failure@@Base+0x1e14>  // b.tcont
  40d130:	ldr	x0, [sp, #24]
  40d134:	str	xzr, [x0, #40]
  40d138:	ldr	x0, [sp, #96]
  40d13c:	cmp	x0, #0x0
  40d140:	b.ne	40d19c <argp_failure@@Base+0x1e78>  // b.any
  40d144:	ldr	x0, [sp, #24]
  40d148:	ldr	x0, [x0, #40]
  40d14c:	mov	x1, x0
  40d150:	ldr	x0, [sp, #88]
  40d154:	add	x1, x1, x0
  40d158:	ldr	x0, [sp, #24]
  40d15c:	ldr	x0, [x0, #16]
  40d160:	cmp	x1, x0
  40d164:	b.cs	40d18c <argp_failure@@Base+0x1e68>  // b.hs, b.nlast
  40d168:	ldr	x0, [sp, #24]
  40d16c:	ldr	x0, [x0, #40]
  40d170:	mov	x1, x0
  40d174:	ldr	x0, [sp, #88]
  40d178:	add	x0, x1, x0
  40d17c:	mov	x1, x0
  40d180:	ldr	x0, [sp, #24]
  40d184:	str	x1, [x0, #40]
  40d188:	b	40d814 <argp_failure@@Base+0x24f0>
  40d18c:	ldr	x0, [sp, #24]
  40d190:	ldr	x0, [x0, #56]
  40d194:	str	x0, [sp, #96]
  40d198:	b	40d1dc <argp_failure@@Base+0x1eb8>
  40d19c:	ldr	x0, [sp, #24]
  40d1a0:	ldr	x1, [x0, #40]
  40d1a4:	ldr	x2, [sp, #96]
  40d1a8:	ldr	x0, [sp, #104]
  40d1ac:	sub	x0, x2, x0
  40d1b0:	add	x0, x1, x0
  40d1b4:	ldr	x1, [sp, #24]
  40d1b8:	ldr	x1, [x1, #16]
  40d1bc:	cmp	x0, x1
  40d1c0:	b.ge	40d1dc <argp_failure@@Base+0x1eb8>  // b.tcont
  40d1c4:	ldr	x0, [sp, #24]
  40d1c8:	str	xzr, [x0, #40]
  40d1cc:	ldr	x0, [sp, #96]
  40d1d0:	add	x0, x0, #0x1
  40d1d4:	str	x0, [sp, #104]
  40d1d8:	b	40d800 <argp_failure@@Base+0x24dc>
  40d1dc:	ldr	x0, [sp, #24]
  40d1e0:	ldr	x0, [x0, #16]
  40d1e4:	sub	x0, x0, #0x1
  40d1e8:	str	x0, [sp, #40]
  40d1ec:	ldr	x0, [sp, #24]
  40d1f0:	ldr	x0, [x0, #24]
  40d1f4:	cmp	x0, #0x0
  40d1f8:	b.ge	40d2f4 <argp_failure@@Base+0x1fd0>  // b.tcont
  40d1fc:	ldr	x0, [sp, #24]
  40d200:	ldr	x0, [x0, #56]
  40d204:	ldr	x1, [sp, #96]
  40d208:	cmp	x1, x0
  40d20c:	b.cs	40d2a8 <argp_failure@@Base+0x1f84>  // b.hs, b.nlast
  40d210:	ldr	x0, [sp, #24]
  40d214:	ldr	x0, [x0, #40]
  40d218:	mov	x1, x0
  40d21c:	ldr	x0, [sp, #40]
  40d220:	sub	x0, x0, x1
  40d224:	ldr	x1, [sp, #104]
  40d228:	add	x3, x1, x0
  40d22c:	ldr	x0, [sp, #24]
  40d230:	ldr	x1, [x0, #56]
  40d234:	ldr	x0, [sp, #96]
  40d238:	sub	x0, x1, x0
  40d23c:	mov	x2, x0
  40d240:	ldr	x1, [sp, #96]
  40d244:	mov	x0, x3
  40d248:	bl	4022b0 <memmove@plt>
  40d24c:	ldr	x0, [sp, #24]
  40d250:	ldr	x1, [x0, #56]
  40d254:	ldr	x0, [sp, #24]
  40d258:	ldr	x0, [x0, #40]
  40d25c:	mov	x2, x0
  40d260:	ldr	x0, [sp, #40]
  40d264:	sub	x0, x0, x2
  40d268:	ldr	x2, [sp, #104]
  40d26c:	add	x2, x2, x0
  40d270:	ldr	x0, [sp, #96]
  40d274:	sub	x0, x2, x0
  40d278:	neg	x0, x0
  40d27c:	add	x1, x1, x0
  40d280:	ldr	x0, [sp, #24]
  40d284:	str	x1, [x0, #56]
  40d288:	ldr	x0, [sp, #24]
  40d28c:	str	xzr, [x0, #40]
  40d290:	ldr	x0, [sp, #40]
  40d294:	add	x0, x0, #0x1
  40d298:	ldr	x1, [sp, #104]
  40d29c:	add	x0, x1, x0
  40d2a0:	str	x0, [sp, #104]
  40d2a4:	b	40d800 <argp_failure@@Base+0x24dc>
  40d2a8:	ldr	x0, [sp, #24]
  40d2ac:	ldr	x0, [x0, #40]
  40d2b0:	mov	x1, x0
  40d2b4:	ldr	x0, [sp, #88]
  40d2b8:	add	x0, x1, x0
  40d2bc:	mov	x1, x0
  40d2c0:	ldr	x0, [sp, #24]
  40d2c4:	str	x1, [x0, #40]
  40d2c8:	ldr	x0, [sp, #24]
  40d2cc:	ldr	x1, [x0, #56]
  40d2d0:	ldr	x0, [sp, #24]
  40d2d4:	ldr	x0, [x0, #40]
  40d2d8:	mov	x2, x0
  40d2dc:	ldr	x0, [sp, #40]
  40d2e0:	sub	x0, x0, x2
  40d2e4:	add	x1, x1, x0
  40d2e8:	ldr	x0, [sp, #24]
  40d2ec:	str	x1, [x0, #56]
  40d2f0:	b	40d814 <argp_failure@@Base+0x24f0>
  40d2f4:	ldr	x0, [sp, #24]
  40d2f8:	ldr	x0, [x0, #40]
  40d2fc:	mov	x1, x0
  40d300:	ldr	x0, [sp, #40]
  40d304:	sub	x0, x0, x1
  40d308:	add	x0, x0, #0x1
  40d30c:	ldr	x1, [sp, #104]
  40d310:	add	x0, x1, x0
  40d314:	str	x0, [sp, #72]
  40d318:	b	40d328 <argp_failure@@Base+0x2004>
  40d31c:	ldr	x0, [sp, #72]
  40d320:	sub	x0, x0, #0x1
  40d324:	str	x0, [sp, #72]
  40d328:	ldr	x1, [sp, #72]
  40d32c:	ldr	x0, [sp, #104]
  40d330:	cmp	x1, x0
  40d334:	b.cc	40d364 <argp_failure@@Base+0x2040>  // b.lo, b.ul, b.last
  40d338:	bl	402670 <__ctype_b_loc@plt>
  40d33c:	ldr	x1, [x0]
  40d340:	ldr	x0, [sp, #72]
  40d344:	ldrb	w0, [x0]
  40d348:	and	x0, x0, #0xff
  40d34c:	lsl	x0, x0, #1
  40d350:	add	x0, x1, x0
  40d354:	ldrh	w0, [x0]
  40d358:	and	w0, w0, #0x1
  40d35c:	cmp	w0, #0x0
  40d360:	b.eq	40d31c <argp_failure@@Base+0x1ff8>  // b.none
  40d364:	ldr	x0, [sp, #72]
  40d368:	add	x0, x0, #0x1
  40d36c:	str	x0, [sp, #64]
  40d370:	ldr	x1, [sp, #64]
  40d374:	ldr	x0, [sp, #104]
  40d378:	cmp	x1, x0
  40d37c:	b.ls	40d3e8 <argp_failure@@Base+0x20c4>  // b.plast
  40d380:	ldr	x1, [sp, #72]
  40d384:	ldr	x0, [sp, #104]
  40d388:	cmp	x1, x0
  40d38c:	b.cc	40d3d8 <argp_failure@@Base+0x20b4>  // b.lo, b.ul, b.last
  40d390:	ldr	x0, [sp, #72]
  40d394:	sub	x0, x0, #0x1
  40d398:	str	x0, [sp, #72]
  40d39c:	ldr	x1, [sp, #72]
  40d3a0:	ldr	x0, [sp, #104]
  40d3a4:	cmp	x1, x0
  40d3a8:	b.cc	40d3d8 <argp_failure@@Base+0x20b4>  // b.lo, b.ul, b.last
  40d3ac:	bl	402670 <__ctype_b_loc@plt>
  40d3b0:	ldr	x1, [x0]
  40d3b4:	ldr	x0, [sp, #72]
  40d3b8:	ldrb	w0, [x0]
  40d3bc:	and	x0, x0, #0xff
  40d3c0:	lsl	x0, x0, #1
  40d3c4:	add	x0, x1, x0
  40d3c8:	ldrh	w0, [x0]
  40d3cc:	and	w0, w0, #0x1
  40d3d0:	cmp	w0, #0x0
  40d3d4:	b.ne	40d390 <argp_failure@@Base+0x206c>  // b.any
  40d3d8:	ldr	x0, [sp, #72]
  40d3dc:	add	x0, x0, #0x1
  40d3e0:	str	x0, [sp, #96]
  40d3e4:	b	40d4d4 <argp_failure@@Base+0x21b0>
  40d3e8:	ldr	x0, [sp, #24]
  40d3ec:	ldr	x0, [x0, #40]
  40d3f0:	mov	x1, x0
  40d3f4:	ldr	x0, [sp, #40]
  40d3f8:	sub	x0, x0, x1
  40d3fc:	add	x0, x0, #0x1
  40d400:	ldr	x1, [sp, #104]
  40d404:	add	x0, x1, x0
  40d408:	str	x0, [sp, #72]
  40d40c:	ldr	x1, [sp, #72]
  40d410:	ldr	x0, [sp, #96]
  40d414:	cmp	x1, x0
  40d418:	b.cs	40d464 <argp_failure@@Base+0x2140>  // b.hs, b.nlast
  40d41c:	ldr	x0, [sp, #72]
  40d420:	add	x0, x0, #0x1
  40d424:	str	x0, [sp, #72]
  40d428:	ldr	x1, [sp, #72]
  40d42c:	ldr	x0, [sp, #96]
  40d430:	cmp	x1, x0
  40d434:	b.cs	40d464 <argp_failure@@Base+0x2140>  // b.hs, b.nlast
  40d438:	bl	402670 <__ctype_b_loc@plt>
  40d43c:	ldr	x1, [x0]
  40d440:	ldr	x0, [sp, #72]
  40d444:	ldrb	w0, [x0]
  40d448:	and	x0, x0, #0xff
  40d44c:	lsl	x0, x0, #1
  40d450:	add	x0, x1, x0
  40d454:	ldrh	w0, [x0]
  40d458:	and	w0, w0, #0x1
  40d45c:	cmp	w0, #0x0
  40d460:	b.eq	40d41c <argp_failure@@Base+0x20f8>  // b.none
  40d464:	ldr	x1, [sp, #72]
  40d468:	ldr	x0, [sp, #96]
  40d46c:	cmp	x1, x0
  40d470:	b.ne	40d48c <argp_failure@@Base+0x2168>  // b.any
  40d474:	ldr	x0, [sp, #24]
  40d478:	str	xzr, [x0, #40]
  40d47c:	ldr	x0, [sp, #96]
  40d480:	add	x0, x0, #0x1
  40d484:	str	x0, [sp, #104]
  40d488:	b	40d800 <argp_failure@@Base+0x24dc>
  40d48c:	ldr	x0, [sp, #72]
  40d490:	str	x0, [sp, #96]
  40d494:	ldr	x0, [sp, #72]
  40d498:	add	x0, x0, #0x1
  40d49c:	str	x0, [sp, #72]
  40d4a0:	bl	402670 <__ctype_b_loc@plt>
  40d4a4:	ldr	x1, [x0]
  40d4a8:	ldr	x0, [sp, #72]
  40d4ac:	ldrb	w0, [x0]
  40d4b0:	and	x0, x0, #0xff
  40d4b4:	lsl	x0, x0, #1
  40d4b8:	add	x0, x1, x0
  40d4bc:	ldrh	w0, [x0]
  40d4c0:	and	w0, w0, #0x1
  40d4c4:	cmp	w0, #0x0
  40d4c8:	b.ne	40d494 <argp_failure@@Base+0x2170>  // b.any
  40d4cc:	ldr	x0, [sp, #72]
  40d4d0:	str	x0, [sp, #64]
  40d4d4:	ldr	x0, [sp, #88]
  40d4d8:	add	x0, x0, #0x1
  40d4dc:	ldr	x1, [sp, #104]
  40d4e0:	add	x0, x1, x0
  40d4e4:	ldr	x1, [sp, #64]
  40d4e8:	cmp	x1, x0
  40d4ec:	b.ne	40d514 <argp_failure@@Base+0x21f0>  // b.any
  40d4f0:	ldr	x0, [sp, #24]
  40d4f4:	ldr	x1, [x0, #24]
  40d4f8:	ldr	x0, [sp, #24]
  40d4fc:	ldr	x2, [x0, #64]
  40d500:	ldr	x0, [sp, #96]
  40d504:	sub	x0, x2, x0
  40d508:	cmp	x1, x0
  40d50c:	b.ge	40d534 <argp_failure@@Base+0x2210>  // b.tcont
  40d510:	b	40d684 <argp_failure@@Base+0x2360>
  40d514:	ldr	x0, [sp, #96]
  40d518:	add	x0, x0, #0x1
  40d51c:	ldr	x1, [sp, #64]
  40d520:	sub	x1, x1, x0
  40d524:	ldr	x0, [sp, #24]
  40d528:	ldr	x0, [x0, #24]
  40d52c:	cmp	x1, x0
  40d530:	b.ge	40d684 <argp_failure@@Base+0x2360>  // b.tcont
  40d534:	ldr	x0, [sp, #24]
  40d538:	ldr	x0, [x0, #56]
  40d53c:	ldr	x1, [sp, #64]
  40d540:	cmp	x1, x0
  40d544:	b.cs	40d684 <argp_failure@@Base+0x2360>  // b.hs, b.nlast
  40d548:	ldr	x0, [sp, #24]
  40d54c:	ldr	x1, [x0, #64]
  40d550:	ldr	x0, [sp, #24]
  40d554:	ldr	x0, [x0, #56]
  40d558:	sub	x1, x1, x0
  40d55c:	ldr	x0, [sp, #24]
  40d560:	ldr	x0, [x0, #24]
  40d564:	add	x0, x0, #0x1
  40d568:	cmp	x1, x0
  40d56c:	b.le	40d5ec <argp_failure@@Base+0x22c8>
  40d570:	ldr	x0, [sp, #24]
  40d574:	ldr	x1, [x0, #56]
  40d578:	ldr	x0, [sp, #64]
  40d57c:	sub	x0, x1, x0
  40d580:	str	x0, [sp, #32]
  40d584:	ldr	x0, [sp, #24]
  40d588:	ldr	x0, [x0, #24]
  40d58c:	add	x0, x0, #0x1
  40d590:	ldr	x1, [sp, #96]
  40d594:	add	x0, x1, x0
  40d598:	ldr	x2, [sp, #32]
  40d59c:	ldr	x1, [sp, #64]
  40d5a0:	bl	4022b0 <memmove@plt>
  40d5a4:	ldr	x0, [sp, #24]
  40d5a8:	ldr	x0, [x0, #24]
  40d5ac:	add	x0, x0, #0x1
  40d5b0:	ldr	x1, [sp, #96]
  40d5b4:	add	x0, x1, x0
  40d5b8:	str	x0, [sp, #64]
  40d5bc:	ldr	x1, [sp, #64]
  40d5c0:	ldr	x0, [sp, #32]
  40d5c4:	add	x1, x1, x0
  40d5c8:	ldr	x0, [sp, #104]
  40d5cc:	sub	x0, x1, x0
  40d5d0:	str	x0, [sp, #88]
  40d5d4:	ldr	x0, [sp, #96]
  40d5d8:	add	x1, x0, #0x1
  40d5dc:	str	x1, [sp, #96]
  40d5e0:	mov	w1, #0xa                   	// #10
  40d5e4:	strb	w1, [x0]
  40d5e8:	b	40d698 <argp_failure@@Base+0x2374>
  40d5ec:	ldr	x0, [sp, #24]
  40d5f0:	ldr	x0, [x0, #48]
  40d5f4:	ldr	x1, [sp, #96]
  40d5f8:	cmp	x1, x0
  40d5fc:	b.ls	40d638 <argp_failure@@Base+0x2314>  // b.plast
  40d600:	ldr	x0, [sp, #24]
  40d604:	ldr	x4, [x0, #48]
  40d608:	ldr	x0, [sp, #24]
  40d60c:	ldr	x0, [x0, #48]
  40d610:	ldr	x1, [sp, #96]
  40d614:	sub	x0, x1, x0
  40d618:	mov	x1, x0
  40d61c:	ldr	x0, [sp, #24]
  40d620:	ldr	x0, [x0]
  40d624:	mov	x3, x0
  40d628:	mov	x2, x1
  40d62c:	mov	x1, #0x1                   	// #1
  40d630:	mov	x0, x4
  40d634:	bl	4022f0 <fwrite_unlocked@plt>
  40d638:	ldr	x0, [sp, #24]
  40d63c:	ldr	x0, [x0]
  40d640:	mov	x1, x0
  40d644:	mov	w0, #0xa                   	// #10
  40d648:	bl	402440 <putc_unlocked@plt>
  40d64c:	ldr	x0, [sp, #24]
  40d650:	ldr	x0, [x0, #48]
  40d654:	ldr	x1, [sp, #104]
  40d658:	sub	x0, x1, x0
  40d65c:	mov	x1, x0
  40d660:	ldr	x0, [sp, #88]
  40d664:	add	x0, x0, x1
  40d668:	str	x0, [sp, #88]
  40d66c:	ldr	x0, [sp, #24]
  40d670:	ldr	x0, [x0, #48]
  40d674:	str	x0, [sp, #104]
  40d678:	ldr	x0, [sp, #104]
  40d67c:	str	x0, [sp, #96]
  40d680:	b	40d698 <argp_failure@@Base+0x2374>
  40d684:	ldr	x0, [sp, #96]
  40d688:	add	x1, x0, #0x1
  40d68c:	str	x1, [sp, #96]
  40d690:	mov	w1, #0xa                   	// #10
  40d694:	strb	w1, [x0]
  40d698:	ldr	x1, [sp, #64]
  40d69c:	ldr	x0, [sp, #96]
  40d6a0:	sub	x1, x1, x0
  40d6a4:	ldr	x0, [sp, #24]
  40d6a8:	ldr	x0, [x0, #24]
  40d6ac:	cmp	x1, x0
  40d6b0:	b.ge	40d6f0 <argp_failure@@Base+0x23cc>  // b.tcont
  40d6b4:	ldr	x0, [sp, #88]
  40d6b8:	add	x0, x0, #0x1
  40d6bc:	ldr	x1, [sp, #104]
  40d6c0:	add	x0, x1, x0
  40d6c4:	ldr	x1, [sp, #64]
  40d6c8:	cmp	x1, x0
  40d6cc:	b.ne	40d730 <argp_failure@@Base+0x240c>  // b.any
  40d6d0:	ldr	x0, [sp, #24]
  40d6d4:	ldr	x1, [x0, #64]
  40d6d8:	ldr	x0, [sp, #64]
  40d6dc:	sub	x1, x1, x0
  40d6e0:	ldr	x0, [sp, #24]
  40d6e4:	ldr	x0, [x0, #24]
  40d6e8:	cmp	x1, x0
  40d6ec:	b.lt	40d730 <argp_failure@@Base+0x240c>  // b.tstop
  40d6f0:	str	wzr, [sp, #60]
  40d6f4:	b	40d718 <argp_failure@@Base+0x23f4>
  40d6f8:	ldr	x0, [sp, #96]
  40d6fc:	add	x1, x0, #0x1
  40d700:	str	x1, [sp, #96]
  40d704:	mov	w1, #0x20                  	// #32
  40d708:	strb	w1, [x0]
  40d70c:	ldr	w0, [sp, #60]
  40d710:	add	w0, w0, #0x1
  40d714:	str	w0, [sp, #60]
  40d718:	ldrsw	x1, [sp, #60]
  40d71c:	ldr	x0, [sp, #24]
  40d720:	ldr	x0, [x0, #24]
  40d724:	cmp	x1, x0
  40d728:	b.lt	40d6f8 <argp_failure@@Base+0x23d4>  // b.tstop
  40d72c:	b	40d76c <argp_failure@@Base+0x2448>
  40d730:	str	wzr, [sp, #60]
  40d734:	b	40d758 <argp_failure@@Base+0x2434>
  40d738:	ldr	x0, [sp, #24]
  40d73c:	ldr	x0, [x0]
  40d740:	mov	x1, x0
  40d744:	mov	w0, #0x20                  	// #32
  40d748:	bl	402440 <putc_unlocked@plt>
  40d74c:	ldr	w0, [sp, #60]
  40d750:	add	w0, w0, #0x1
  40d754:	str	w0, [sp, #60]
  40d758:	ldrsw	x1, [sp, #60]
  40d75c:	ldr	x0, [sp, #24]
  40d760:	ldr	x0, [x0, #24]
  40d764:	cmp	x1, x0
  40d768:	b.lt	40d738 <argp_failure@@Base+0x2414>  // b.tstop
  40d76c:	ldr	x1, [sp, #96]
  40d770:	ldr	x0, [sp, #64]
  40d774:	cmp	x1, x0
  40d778:	b.cs	40d7a0 <argp_failure@@Base+0x247c>  // b.hs, b.nlast
  40d77c:	ldr	x1, [sp, #104]
  40d780:	ldr	x0, [sp, #88]
  40d784:	add	x1, x1, x0
  40d788:	ldr	x0, [sp, #64]
  40d78c:	sub	x0, x1, x0
  40d790:	mov	x2, x0
  40d794:	ldr	x1, [sp, #64]
  40d798:	ldr	x0, [sp, #96]
  40d79c:	bl	4022b0 <memmove@plt>
  40d7a0:	ldr	x1, [sp, #64]
  40d7a4:	ldr	x0, [sp, #104]
  40d7a8:	sub	x0, x1, x0
  40d7ac:	mov	x1, x0
  40d7b0:	ldr	x0, [sp, #88]
  40d7b4:	sub	x0, x0, x1
  40d7b8:	str	x0, [sp, #88]
  40d7bc:	ldr	x0, [sp, #96]
  40d7c0:	str	x0, [sp, #104]
  40d7c4:	ldr	x1, [sp, #96]
  40d7c8:	ldr	x0, [sp, #88]
  40d7cc:	add	x1, x1, x0
  40d7d0:	ldr	x0, [sp, #24]
  40d7d4:	str	x1, [x0, #56]
  40d7d8:	ldr	x0, [sp, #24]
  40d7dc:	ldr	x0, [x0, #24]
  40d7e0:	cmp	x0, #0x0
  40d7e4:	b.eq	40d7f4 <argp_failure@@Base+0x24d0>  // b.none
  40d7e8:	ldr	x0, [sp, #24]
  40d7ec:	ldr	x0, [x0, #24]
  40d7f0:	b	40d7f8 <argp_failure@@Base+0x24d4>
  40d7f4:	mov	x0, #0xffffffffffffffff    	// #-1
  40d7f8:	ldr	x1, [sp, #24]
  40d7fc:	str	x0, [x1, #40]
  40d800:	ldr	x0, [sp, #24]
  40d804:	ldr	x0, [x0, #56]
  40d808:	ldr	x1, [sp, #104]
  40d80c:	cmp	x1, x0
  40d810:	b.cc	40d000 <argp_failure@@Base+0x1cdc>  // b.lo, b.ul, b.last
  40d814:	ldr	x0, [sp, #24]
  40d818:	ldr	x1, [x0, #56]
  40d81c:	ldr	x0, [sp, #24]
  40d820:	ldr	x0, [x0, #48]
  40d824:	sub	x0, x1, x0
  40d828:	mov	x1, x0
  40d82c:	ldr	x0, [sp, #24]
  40d830:	str	x1, [x0, #32]
  40d834:	nop
  40d838:	ldp	x29, x30, [sp], #112
  40d83c:	ret
  40d840:	stp	x29, x30, [sp, #-64]!
  40d844:	mov	x29, sp
  40d848:	str	x0, [sp, #24]
  40d84c:	str	x1, [sp, #16]
  40d850:	ldr	x0, [sp, #24]
  40d854:	ldr	x1, [x0, #64]
  40d858:	ldr	x0, [sp, #24]
  40d85c:	ldr	x0, [x0, #56]
  40d860:	sub	x0, x1, x0
  40d864:	mov	x1, x0
  40d868:	ldr	x0, [sp, #16]
  40d86c:	cmp	x0, x1
  40d870:	b.ls	40da34 <argp_failure@@Base+0x2710>  // b.plast
  40d874:	ldr	x0, [sp, #24]
  40d878:	bl	40cfd8 <argp_failure@@Base+0x1cb4>
  40d87c:	ldr	x0, [sp, #24]
  40d880:	ldr	x4, [x0, #48]
  40d884:	ldr	x0, [sp, #24]
  40d888:	ldr	x1, [x0, #56]
  40d88c:	ldr	x0, [sp, #24]
  40d890:	ldr	x0, [x0, #48]
  40d894:	sub	x0, x1, x0
  40d898:	mov	x1, x0
  40d89c:	ldr	x0, [sp, #24]
  40d8a0:	ldr	x0, [x0]
  40d8a4:	mov	x3, x0
  40d8a8:	mov	x2, x1
  40d8ac:	mov	x1, #0x1                   	// #1
  40d8b0:	mov	x0, x4
  40d8b4:	bl	4022f0 <fwrite_unlocked@plt>
  40d8b8:	str	x0, [sp, #56]
  40d8bc:	ldr	x0, [sp, #24]
  40d8c0:	ldr	x1, [x0, #56]
  40d8c4:	ldr	x0, [sp, #24]
  40d8c8:	ldr	x0, [x0, #48]
  40d8cc:	sub	x0, x1, x0
  40d8d0:	ldr	x1, [sp, #56]
  40d8d4:	cmp	x1, x0
  40d8d8:	b.ne	40d91c <argp_failure@@Base+0x25f8>  // b.any
  40d8dc:	ldr	x0, [sp, #24]
  40d8e0:	ldr	x1, [x0, #48]
  40d8e4:	ldr	x0, [sp, #24]
  40d8e8:	str	x1, [x0, #56]
  40d8ec:	ldr	x0, [sp, #24]
  40d8f0:	str	xzr, [x0, #32]
  40d8f4:	ldr	x0, [sp, #24]
  40d8f8:	ldr	x1, [x0, #64]
  40d8fc:	ldr	x0, [sp, #24]
  40d900:	ldr	x0, [x0, #48]
  40d904:	sub	x0, x1, x0
  40d908:	mov	x1, x0
  40d90c:	ldr	x0, [sp, #16]
  40d910:	cmp	x0, x1
  40d914:	b.ls	40da34 <argp_failure@@Base+0x2710>  // b.plast
  40d918:	b	40d994 <argp_failure@@Base+0x2670>
  40d91c:	ldr	x0, [sp, #24]
  40d920:	ldr	x1, [x0, #56]
  40d924:	ldr	x0, [sp, #56]
  40d928:	neg	x0, x0
  40d92c:	add	x1, x1, x0
  40d930:	ldr	x0, [sp, #24]
  40d934:	str	x1, [x0, #56]
  40d938:	ldr	x0, [sp, #24]
  40d93c:	ldr	x1, [x0, #32]
  40d940:	ldr	x0, [sp, #56]
  40d944:	sub	x1, x1, x0
  40d948:	ldr	x0, [sp, #24]
  40d94c:	str	x1, [x0, #32]
  40d950:	ldr	x0, [sp, #24]
  40d954:	ldr	x3, [x0, #48]
  40d958:	ldr	x0, [sp, #24]
  40d95c:	ldr	x1, [x0, #48]
  40d960:	ldr	x0, [sp, #56]
  40d964:	add	x4, x1, x0
  40d968:	ldr	x0, [sp, #24]
  40d96c:	ldr	x1, [x0, #56]
  40d970:	ldr	x0, [sp, #24]
  40d974:	ldr	x0, [x0, #48]
  40d978:	sub	x0, x1, x0
  40d97c:	mov	x2, x0
  40d980:	mov	x1, x4
  40d984:	mov	x0, x3
  40d988:	bl	4022b0 <memmove@plt>
  40d98c:	mov	w0, #0x0                   	// #0
  40d990:	b	40da38 <argp_failure@@Base+0x2714>
  40d994:	ldr	x0, [sp, #24]
  40d998:	ldr	x1, [x0, #64]
  40d99c:	ldr	x0, [sp, #24]
  40d9a0:	ldr	x0, [x0, #48]
  40d9a4:	sub	x0, x1, x0
  40d9a8:	str	x0, [sp, #48]
  40d9ac:	ldr	x1, [sp, #48]
  40d9b0:	ldr	x0, [sp, #16]
  40d9b4:	add	x0, x1, x0
  40d9b8:	str	x0, [sp, #40]
  40d9bc:	ldr	x1, [sp, #40]
  40d9c0:	ldr	x0, [sp, #48]
  40d9c4:	cmp	x1, x0
  40d9c8:	b.cc	40d9ec <argp_failure@@Base+0x26c8>  // b.lo, b.ul, b.last
  40d9cc:	ldr	x0, [sp, #24]
  40d9d0:	ldr	x0, [x0, #48]
  40d9d4:	ldr	x1, [sp, #40]
  40d9d8:	bl	402560 <realloc@plt>
  40d9dc:	str	x0, [sp, #32]
  40d9e0:	ldr	x0, [sp, #32]
  40d9e4:	cmp	x0, #0x0
  40d9e8:	b.ne	40da04 <argp_failure@@Base+0x26e0>  // b.any
  40d9ec:	bl	402850 <__errno_location@plt>
  40d9f0:	mov	x1, x0
  40d9f4:	mov	w0, #0xc                   	// #12
  40d9f8:	str	w0, [x1]
  40d9fc:	mov	w0, #0x0                   	// #0
  40da00:	b	40da38 <argp_failure@@Base+0x2714>
  40da04:	ldr	x0, [sp, #24]
  40da08:	ldr	x1, [sp, #32]
  40da0c:	str	x1, [x0, #48]
  40da10:	ldr	x1, [sp, #32]
  40da14:	ldr	x0, [sp, #40]
  40da18:	add	x1, x1, x0
  40da1c:	ldr	x0, [sp, #24]
  40da20:	str	x1, [x0, #64]
  40da24:	ldr	x0, [sp, #24]
  40da28:	ldr	x1, [x0, #48]
  40da2c:	ldr	x0, [sp, #24]
  40da30:	str	x1, [x0, #56]
  40da34:	mov	w0, #0x1                   	// #1
  40da38:	ldp	x29, x30, [sp], #64
  40da3c:	ret
  40da40:	stp	x29, x30, [sp, #-304]!
  40da44:	mov	x29, sp
  40da48:	str	x0, [sp, #56]
  40da4c:	str	x1, [sp, #48]
  40da50:	str	x2, [sp, #256]
  40da54:	str	x3, [sp, #264]
  40da58:	str	x4, [sp, #272]
  40da5c:	str	x5, [sp, #280]
  40da60:	str	x6, [sp, #288]
  40da64:	str	x7, [sp, #296]
  40da68:	str	q0, [sp, #128]
  40da6c:	str	q1, [sp, #144]
  40da70:	str	q2, [sp, #160]
  40da74:	str	q3, [sp, #176]
  40da78:	str	q4, [sp, #192]
  40da7c:	str	q5, [sp, #208]
  40da80:	str	q6, [sp, #224]
  40da84:	str	q7, [sp, #240]
  40da88:	mov	x0, #0x96                  	// #150
  40da8c:	str	x0, [sp, #120]
  40da90:	ldr	x1, [sp, #120]
  40da94:	ldr	x0, [sp, #56]
  40da98:	bl	40d840 <argp_failure@@Base+0x251c>
  40da9c:	cmp	w0, #0x0
  40daa0:	b.ne	40daac <argp_failure@@Base+0x2788>  // b.any
  40daa4:	mov	x0, #0xffffffffffffffff    	// #-1
  40daa8:	b	40db74 <argp_failure@@Base+0x2850>
  40daac:	add	x0, sp, #0x130
  40dab0:	str	x0, [sp, #72]
  40dab4:	add	x0, sp, #0x130
  40dab8:	str	x0, [sp, #80]
  40dabc:	add	x0, sp, #0x100
  40dac0:	str	x0, [sp, #88]
  40dac4:	mov	w0, #0xffffffd0            	// #-48
  40dac8:	str	w0, [sp, #96]
  40dacc:	mov	w0, #0xffffff80            	// #-128
  40dad0:	str	w0, [sp, #100]
  40dad4:	ldr	x0, [sp, #56]
  40dad8:	ldr	x1, [x0, #64]
  40dadc:	ldr	x0, [sp, #56]
  40dae0:	ldr	x0, [x0, #56]
  40dae4:	sub	x0, x1, x0
  40dae8:	str	x0, [sp, #112]
  40daec:	ldr	x0, [sp, #56]
  40daf0:	ldr	x4, [x0, #56]
  40daf4:	add	x2, sp, #0x10
  40daf8:	add	x3, sp, #0x48
  40dafc:	ldp	x0, x1, [x3]
  40db00:	stp	x0, x1, [x2]
  40db04:	ldp	x0, x1, [x3, #16]
  40db08:	stp	x0, x1, [x2, #16]
  40db0c:	add	x0, sp, #0x10
  40db10:	mov	x3, x0
  40db14:	ldr	x2, [sp, #48]
  40db18:	ldr	x1, [sp, #112]
  40db1c:	mov	x0, x4
  40db20:	bl	4027c0 <vsnprintf@plt>
  40db24:	str	w0, [sp, #108]
  40db28:	ldrsw	x0, [sp, #108]
  40db2c:	ldr	x1, [sp, #112]
  40db30:	cmp	x1, x0
  40db34:	b.hi	40db48 <argp_failure@@Base+0x2824>  // b.pmore
  40db38:	ldr	w0, [sp, #108]
  40db3c:	add	w0, w0, #0x1
  40db40:	sxtw	x0, w0
  40db44:	str	x0, [sp, #120]
  40db48:	ldrsw	x0, [sp, #108]
  40db4c:	ldr	x1, [sp, #112]
  40db50:	cmp	x1, x0
  40db54:	b.ls	40da90 <argp_failure@@Base+0x276c>  // b.plast
  40db58:	ldr	x0, [sp, #56]
  40db5c:	ldr	x1, [x0, #56]
  40db60:	ldrsw	x0, [sp, #108]
  40db64:	add	x1, x1, x0
  40db68:	ldr	x0, [sp, #56]
  40db6c:	str	x1, [x0, #56]
  40db70:	ldrsw	x0, [sp, #108]
  40db74:	ldp	x29, x30, [sp], #304
  40db78:	ret
  40db7c:	stp	x29, x30, [sp, #-48]!
  40db80:	mov	x29, sp
  40db84:	str	x0, [sp, #40]
  40db88:	str	x1, [sp, #32]
  40db8c:	str	x2, [sp, #24]
  40db90:	ldr	x0, [sp, #40]
  40db94:	ldr	x1, [x0, #56]
  40db98:	ldr	x0, [sp, #24]
  40db9c:	add	x1, x1, x0
  40dba0:	ldr	x0, [sp, #40]
  40dba4:	ldr	x0, [x0, #64]
  40dba8:	cmp	x1, x0
  40dbac:	b.ls	40dbc4 <argp_failure@@Base+0x28a0>  // b.plast
  40dbb0:	ldr	x1, [sp, #24]
  40dbb4:	ldr	x0, [sp, #40]
  40dbb8:	bl	40d840 <argp_failure@@Base+0x251c>
  40dbbc:	cmp	w0, #0x0
  40dbc0:	b.eq	40dbf8 <argp_failure@@Base+0x28d4>  // b.none
  40dbc4:	ldr	x0, [sp, #40]
  40dbc8:	ldr	x0, [x0, #56]
  40dbcc:	ldr	x2, [sp, #24]
  40dbd0:	ldr	x1, [sp, #32]
  40dbd4:	bl	4022a0 <memcpy@plt>
  40dbd8:	ldr	x0, [sp, #40]
  40dbdc:	ldr	x1, [x0, #56]
  40dbe0:	ldr	x0, [sp, #24]
  40dbe4:	add	x1, x1, x0
  40dbe8:	ldr	x0, [sp, #40]
  40dbec:	str	x1, [x0, #56]
  40dbf0:	ldr	x0, [sp, #24]
  40dbf4:	b	40dbfc <argp_failure@@Base+0x28d8>
  40dbf8:	mov	x0, #0x0                   	// #0
  40dbfc:	ldp	x29, x30, [sp], #48
  40dc00:	ret
  40dc04:	stp	x29, x30, [sp, #-48]!
  40dc08:	mov	x29, sp
  40dc0c:	str	x0, [sp, #24]
  40dc10:	str	x1, [sp, #16]
  40dc14:	ldr	x0, [sp, #16]
  40dc18:	bl	402300 <strlen@plt>
  40dc1c:	str	x0, [sp, #40]
  40dc20:	ldr	x0, [sp, #40]
  40dc24:	cmp	x0, #0x0
  40dc28:	b.eq	40dc60 <argp_failure@@Base+0x293c>  // b.none
  40dc2c:	ldr	x2, [sp, #40]
  40dc30:	ldr	x1, [sp, #16]
  40dc34:	ldr	x0, [sp, #24]
  40dc38:	bl	40db7c <argp_failure@@Base+0x2858>
  40dc3c:	str	x0, [sp, #32]
  40dc40:	ldr	x1, [sp, #32]
  40dc44:	ldr	x0, [sp, #40]
  40dc48:	cmp	x1, x0
  40dc4c:	b.ne	40dc58 <argp_failure@@Base+0x2934>  // b.any
  40dc50:	mov	w0, #0x0                   	// #0
  40dc54:	b	40dc64 <argp_failure@@Base+0x2940>
  40dc58:	mov	w0, #0xffffffff            	// #-1
  40dc5c:	b	40dc64 <argp_failure@@Base+0x2940>
  40dc60:	mov	w0, #0x0                   	// #0
  40dc64:	ldp	x29, x30, [sp], #48
  40dc68:	ret
  40dc6c:	stp	x29, x30, [sp, #-32]!
  40dc70:	mov	x29, sp
  40dc74:	str	x0, [sp, #24]
  40dc78:	str	w1, [sp, #20]
  40dc7c:	ldr	x0, [sp, #24]
  40dc80:	ldr	x1, [x0, #56]
  40dc84:	ldr	x0, [sp, #24]
  40dc88:	ldr	x0, [x0, #64]
  40dc8c:	cmp	x1, x0
  40dc90:	b.cc	40dca8 <argp_failure@@Base+0x2984>  // b.lo, b.ul, b.last
  40dc94:	mov	x1, #0x1                   	// #1
  40dc98:	ldr	x0, [sp, #24]
  40dc9c:	bl	40d840 <argp_failure@@Base+0x251c>
  40dca0:	cmp	w0, #0x0
  40dca4:	b.eq	40dcd0 <argp_failure@@Base+0x29ac>  // b.none
  40dca8:	ldr	x0, [sp, #24]
  40dcac:	ldr	x0, [x0, #56]
  40dcb0:	add	x2, x0, #0x1
  40dcb4:	ldr	x1, [sp, #24]
  40dcb8:	str	x2, [x1, #56]
  40dcbc:	ldr	w1, [sp, #20]
  40dcc0:	and	w1, w1, #0xff
  40dcc4:	strb	w1, [x0]
  40dcc8:	ldrb	w0, [x0]
  40dccc:	b	40dcd4 <argp_failure@@Base+0x29b0>
  40dcd0:	mov	w0, #0xffffffff            	// #-1
  40dcd4:	ldp	x29, x30, [sp], #32
  40dcd8:	ret
  40dcdc:	stp	x29, x30, [sp, #-48]!
  40dce0:	mov	x29, sp
  40dce4:	str	x0, [sp, #24]
  40dce8:	str	x1, [sp, #16]
  40dcec:	ldr	x0, [sp, #24]
  40dcf0:	ldr	x1, [x0, #56]
  40dcf4:	ldr	x0, [sp, #24]
  40dcf8:	ldr	x0, [x0, #48]
  40dcfc:	sub	x0, x1, x0
  40dd00:	mov	x1, x0
  40dd04:	ldr	x0, [sp, #24]
  40dd08:	ldr	x0, [x0, #32]
  40dd0c:	cmp	x1, x0
  40dd10:	b.ls	40dd1c <argp_failure@@Base+0x29f8>  // b.plast
  40dd14:	ldr	x0, [sp, #24]
  40dd18:	bl	40cfd8 <argp_failure@@Base+0x1cb4>
  40dd1c:	ldr	x0, [sp, #24]
  40dd20:	ldr	x0, [x0, #8]
  40dd24:	str	x0, [sp, #40]
  40dd28:	ldr	x0, [sp, #24]
  40dd2c:	ldr	x1, [sp, #16]
  40dd30:	str	x1, [x0, #8]
  40dd34:	ldr	x0, [sp, #40]
  40dd38:	ldp	x29, x30, [sp], #48
  40dd3c:	ret
  40dd40:	stp	x29, x30, [sp, #-48]!
  40dd44:	mov	x29, sp
  40dd48:	str	x0, [sp, #24]
  40dd4c:	str	x1, [sp, #16]
  40dd50:	ldr	x0, [sp, #24]
  40dd54:	ldr	x1, [x0, #56]
  40dd58:	ldr	x0, [sp, #24]
  40dd5c:	ldr	x0, [x0, #48]
  40dd60:	sub	x0, x1, x0
  40dd64:	mov	x1, x0
  40dd68:	ldr	x0, [sp, #24]
  40dd6c:	ldr	x0, [x0, #32]
  40dd70:	cmp	x1, x0
  40dd74:	b.ls	40dd80 <argp_failure@@Base+0x2a5c>  // b.plast
  40dd78:	ldr	x0, [sp, #24]
  40dd7c:	bl	40cfd8 <argp_failure@@Base+0x1cb4>
  40dd80:	ldr	x0, [sp, #24]
  40dd84:	ldr	x0, [x0, #16]
  40dd88:	str	x0, [sp, #40]
  40dd8c:	ldr	x0, [sp, #24]
  40dd90:	ldr	x1, [sp, #16]
  40dd94:	str	x1, [x0, #16]
  40dd98:	ldr	x0, [sp, #40]
  40dd9c:	ldp	x29, x30, [sp], #48
  40dda0:	ret
  40dda4:	stp	x29, x30, [sp, #-48]!
  40dda8:	mov	x29, sp
  40ddac:	str	x0, [sp, #24]
  40ddb0:	str	x1, [sp, #16]
  40ddb4:	ldr	x0, [sp, #24]
  40ddb8:	ldr	x1, [x0, #56]
  40ddbc:	ldr	x0, [sp, #24]
  40ddc0:	ldr	x0, [x0, #48]
  40ddc4:	sub	x0, x1, x0
  40ddc8:	mov	x1, x0
  40ddcc:	ldr	x0, [sp, #24]
  40ddd0:	ldr	x0, [x0, #32]
  40ddd4:	cmp	x1, x0
  40ddd8:	b.ls	40dde4 <argp_failure@@Base+0x2ac0>  // b.plast
  40dddc:	ldr	x0, [sp, #24]
  40dde0:	bl	40cfd8 <argp_failure@@Base+0x1cb4>
  40dde4:	ldr	x0, [sp, #24]
  40dde8:	ldr	x0, [x0, #24]
  40ddec:	str	x0, [sp, #40]
  40ddf0:	ldr	x1, [sp, #16]
  40ddf4:	ldr	x0, [sp, #24]
  40ddf8:	str	x1, [x0, #24]
  40ddfc:	ldr	x0, [sp, #40]
  40de00:	ldp	x29, x30, [sp], #48
  40de04:	ret
  40de08:	stp	x29, x30, [sp, #-32]!
  40de0c:	mov	x29, sp
  40de10:	str	x0, [sp, #24]
  40de14:	ldr	x0, [sp, #24]
  40de18:	ldr	x1, [x0, #56]
  40de1c:	ldr	x0, [sp, #24]
  40de20:	ldr	x0, [x0, #48]
  40de24:	sub	x0, x1, x0
  40de28:	mov	x1, x0
  40de2c:	ldr	x0, [sp, #24]
  40de30:	ldr	x0, [x0, #32]
  40de34:	cmp	x1, x0
  40de38:	b.ls	40de44 <argp_failure@@Base+0x2b20>  // b.plast
  40de3c:	ldr	x0, [sp, #24]
  40de40:	bl	40cfd8 <argp_failure@@Base+0x1cb4>
  40de44:	ldr	x0, [sp, #24]
  40de48:	ldr	x0, [x0, #40]
  40de4c:	mov	x1, #0x0                   	// #0
  40de50:	cmp	x0, #0x0
  40de54:	csel	x0, x0, x1, ge  // ge = tcont
  40de58:	ldp	x29, x30, [sp], #32
  40de5c:	ret
  40de60:	stp	x29, x30, [sp, #-64]!
  40de64:	mov	x29, sp
  40de68:	stp	x19, x20, [sp, #16]
  40de6c:	adrp	x20, 420000 <argp_failure@@Base+0x14cdc>
  40de70:	add	x20, x20, #0xde0
  40de74:	stp	x21, x22, [sp, #32]
  40de78:	adrp	x21, 420000 <argp_failure@@Base+0x14cdc>
  40de7c:	add	x21, x21, #0xdd8
  40de80:	sub	x20, x20, x21
  40de84:	mov	w22, w0
  40de88:	stp	x23, x24, [sp, #48]
  40de8c:	mov	x23, x1
  40de90:	mov	x24, x2
  40de94:	bl	402260 <memcpy@plt-0x40>
  40de98:	cmp	xzr, x20, asr #3
  40de9c:	b.eq	40dec8 <argp_failure@@Base+0x2ba4>  // b.none
  40dea0:	asr	x20, x20, #3
  40dea4:	mov	x19, #0x0                   	// #0
  40dea8:	ldr	x3, [x21, x19, lsl #3]
  40deac:	mov	x2, x24
  40deb0:	add	x19, x19, #0x1
  40deb4:	mov	x1, x23
  40deb8:	mov	w0, w22
  40debc:	blr	x3
  40dec0:	cmp	x20, x19
  40dec4:	b.ne	40dea8 <argp_failure@@Base+0x2b84>  // b.any
  40dec8:	ldp	x19, x20, [sp, #16]
  40decc:	ldp	x21, x22, [sp, #32]
  40ded0:	ldp	x23, x24, [sp, #48]
  40ded4:	ldp	x29, x30, [sp], #64
  40ded8:	ret
  40dedc:	nop
  40dee0:	ret

Disassembly of section .fini:

000000000040dee4 <.fini>:
  40dee4:	stp	x29, x30, [sp, #-16]!
  40dee8:	mov	x29, sp
  40deec:	ldp	x29, x30, [sp], #16
  40def0:	ret
