;
; CPU Configuration
;

[ Config.General ]
Cores = 3
Threads = 1
FastForward = 0
ContextSwitch = True
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0
PageSize = 4096

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 4
IntAdd.OpLat = 2
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 3
IntDiv.Count = 1
IntDiv.OpLat = 20
IntDiv.IssueLat = 20
EffAddr.Count = 4
EffAddr.OpLat = 2
EffAddr.IssueLat = 1
Logic.Count = 4
Logic.OpLat = 1
Logic.IssueLat = 1
FpSimple.Count = 2
FpSimple.OpLat = 2
FpSimple.IssueLat = 2
FpAdd.Count = 2
FpAdd.OpLat = 5
FpAdd.IssueLat = 5
FpMult.Count = 1
FpMult.OpLat = 10
FpMult.IssueLat = 10
FpDiv.Count = 1
FpDiv.OpLat = 20
FpDiv.IssueLat = 20
FpComplex.Count = 1
FpComplex.OpLat = 40
FpComplex.IssueLat = 40
XMMInt.Count = 1
XMMInt.OpLat = 2
XMMInt.IssueLat = 2
XMMFloat.Count = 1
XMMFloat.OpLat = 2
XMMFloat.IssueLat = 2
XMMLogic.Count = 1
XMMLogic.OpLat = 1
XMMLogic.IssueLat = 1

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]

Cycles = 609907
Time = 19.01
CyclesPerSecond = 32079
MemoryUsed = 19226624
MemoryUsedMax = 19320832

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 28046
Dispatch.Uop.add = 70284
Dispatch.Uop.sub = 57231
Dispatch.Uop.mult = 314
Dispatch.Uop.div = 343
Dispatch.Uop.effaddr = 228904
Dispatch.Uop.and = 50702
Dispatch.Uop.or = 1127
Dispatch.Uop.xor = 5313
Dispatch.Uop.not = 50
Dispatch.Uop.shift = 10373
Dispatch.Uop.sign = 316
Dispatch.Uop.fmove = 592
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 81
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 166
Dispatch.Uop.fmult = 3
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 84
Dispatch.Uop.fpush = 296
Dispatch.Uop.fpop = 286
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 163894
Dispatch.Uop.store = 57231
Dispatch.Uop.call = 5625
Dispatch.Uop.ret = 6121
Dispatch.Uop.jump = 3641
Dispatch.Uop.branch = 78706
Dispatch.Uop.ibranch = 3264
Dispatch.Uop.syscall = 131
Dispatch.Integer = 385122
Dispatch.Logic = 67881
Dispatch.FloatingPoint = 1508
Dispatch.Memory = 221125
Dispatch.Ctrl = 97357
Dispatch.WndSwitch = 11746
Dispatch.Total = 773124
Dispatch.IPC = 1.268
Dispatch.DutyCycle = 0.3169

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 23478
Issue.Uop.add = 59405
Issue.Uop.sub = 44869
Issue.Uop.mult = 224
Issue.Uop.div = 330
Issue.Uop.effaddr = 199563
Issue.Uop.and = 38221
Issue.Uop.or = 828
Issue.Uop.xor = 4427
Issue.Uop.not = 34
Issue.Uop.shift = 7782
Issue.Uop.sign = 252
Issue.Uop.fmove = 548
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 81
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 162
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 83
Issue.Uop.fpush = 289
Issue.Uop.fpop = 280
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 135129
Issue.Uop.store = 37169
Issue.Uop.call = 5287
Issue.Uop.ret = 4652
Issue.Uop.jump = 3138
Issue.Uop.branch = 56875
Issue.Uop.ibranch = 2572
Issue.Uop.syscall = 118
Issue.Integer = 327869
Issue.Logic = 51544
Issue.FloatingPoint = 1443
Issue.Memory = 172298
Issue.Ctrl = 72524
Issue.WndSwitch = 9939
Issue.Total = 625796
Issue.IPC = 1.026
Issue.DutyCycle = 0.2565

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 18571
Commit.Uop.add = 45486
Commit.Uop.sub = 37042
Commit.Uop.mult = 188
Commit.Uop.div = 183
Commit.Uop.effaddr = 139597
Commit.Uop.and = 31215
Commit.Uop.or = 731
Commit.Uop.xor = 2693
Commit.Uop.not = 24
Commit.Uop.shift = 7160
Commit.Uop.sign = 139
Commit.Uop.fmove = 520
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 80
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 160
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 80
Commit.Uop.fpush = 258
Commit.Uop.fpop = 258
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 100543
Commit.Uop.store = 37169
Commit.Uop.call = 3688
Commit.Uop.ret = 3701
Commit.Uop.jump = 1702
Commit.Uop.branch = 49626
Commit.Uop.ibranch = 2554
Commit.Uop.syscall = 78
Commit.Integer = 241067
Commit.Logic = 41962
Commit.FloatingPoint = 1356
Commit.Memory = 137712
Commit.Ctrl = 61271
Commit.WndSwitch = 7389
Commit.Total = 483446
Commit.IPC = 0.7927
Commit.DutyCycle = 0.1982

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 61271
Commit.Squashed = 289677
Commit.Mispred = 9022
Commit.PredAcc = 0.8528


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 96646
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 164
fu.IntMult.Denied = 2
fu.IntMult.WaitingTime = 0.01829
fu.IntDiv.Accesses = 288
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 184962
fu.Effaddr.Denied = 0
fu.Effaddr.WaitingTime = 0
fu.Logic.Accesses = 48614
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 2
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 2
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 446406
Dispatch.Stall.spec = 270544
Dispatch.Stall.uop_queue = 835009
Dispatch.Stall.rob = 860147
Dispatch.Stall.iq = 24842
Dispatch.Stall.lsq = 2680
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 26039
Dispatch.Uop.add = 65469
Dispatch.Uop.sub = 52758
Dispatch.Uop.mult = 249
Dispatch.Uop.div = 298
Dispatch.Uop.effaddr = 212149
Dispatch.Uop.and = 48144
Dispatch.Uop.or = 1052
Dispatch.Uop.xor = 4854
Dispatch.Uop.not = 45
Dispatch.Uop.shift = 9795
Dispatch.Uop.sign = 252
Dispatch.Uop.fmove = 39
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 4
Dispatch.Uop.fmult = 3
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 3
Dispatch.Uop.fpush = 20
Dispatch.Uop.fpop = 9
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 153188
Dispatch.Uop.store = 51583
Dispatch.Uop.call = 4812
Dispatch.Uop.ret = 5304
Dispatch.Uop.jump = 3220
Dispatch.Uop.branch = 74369
Dispatch.Uop.ibranch = 3174
Dispatch.Uop.syscall = 118
Dispatch.Integer = 356962
Dispatch.Logic = 64142
Dispatch.FloatingPoint = 78
Dispatch.Memory = 204771
Dispatch.Ctrl = 90879
Dispatch.WndSwitch = 10116
Dispatch.Total = 716950
Dispatch.IPC = 1.176
Dispatch.DutyCycle = 0.2939

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 21765
Issue.Uop.add = 55396
Issue.Uop.sub = 41250
Issue.Uop.mult = 164
Issue.Uop.div = 288
Issue.Uop.effaddr = 184962
Issue.Uop.and = 36223
Issue.Uop.or = 779
Issue.Uop.xor = 4048
Issue.Uop.not = 30
Issue.Uop.shift = 7328
Issue.Uop.sign = 206
Issue.Uop.fmove = 13
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 2
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 18
Issue.Uop.fpop = 8
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 126173
Issue.Uop.store = 33510
Issue.Uop.call = 4540
Issue.Uop.ret = 4031
Issue.Uop.jump = 2772
Issue.Uop.branch = 53545
Issue.Uop.ibranch = 2535
Issue.Uop.syscall = 105
Issue.Integer = 303825
Issue.Logic = 48614
Issue.FloatingPoint = 43
Issue.Memory = 159683
Issue.Ctrl = 67423
Issue.WndSwitch = 8571
Issue.Total = 579693
Issue.IPC = 0.9505
Issue.DutyCycle = 0.2376

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 17299
Commit.Uop.add = 42461
Commit.Uop.sub = 34131
Commit.Uop.mult = 128
Commit.Uop.div = 151
Commit.Uop.effaddr = 128671
Commit.Uop.and = 29534
Commit.Uop.or = 695
Commit.Uop.xor = 2463
Commit.Uop.not = 20
Commit.Uop.shift = 6750
Commit.Uop.sign = 96
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 93399
Commit.Uop.store = 33510
Commit.Uop.call = 3179
Commit.Uop.ret = 3184
Commit.Uop.jump = 1521
Commit.Uop.branch = 46625
Commit.Uop.ibranch = 2520
Commit.Uop.syscall = 68
Commit.Integer = 222841
Commit.Logic = 39558
Commit.FloatingPoint = 0
Commit.Memory = 126909
Commit.Ctrl = 57029
Commit.WndSwitch = 6363
Commit.Total = 446405
Commit.IPC = 0.7319
Commit.DutyCycle = 0.183

; Committed branches
Commit.Branches = 57029
Commit.Squashed = 270544
Commit.Mispred = 8321
Commit.PredAcc = 0.8541

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ c0t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 26039
Dispatch.Uop.add = 65469
Dispatch.Uop.sub = 52758
Dispatch.Uop.mult = 249
Dispatch.Uop.div = 298
Dispatch.Uop.effaddr = 212149
Dispatch.Uop.and = 48144
Dispatch.Uop.or = 1052
Dispatch.Uop.xor = 4854
Dispatch.Uop.not = 45
Dispatch.Uop.shift = 9795
Dispatch.Uop.sign = 252
Dispatch.Uop.fmove = 39
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 4
Dispatch.Uop.fmult = 3
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 3
Dispatch.Uop.fpush = 20
Dispatch.Uop.fpop = 9
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 153188
Dispatch.Uop.store = 51583
Dispatch.Uop.call = 4812
Dispatch.Uop.ret = 5304
Dispatch.Uop.jump = 3220
Dispatch.Uop.branch = 74369
Dispatch.Uop.ibranch = 3174
Dispatch.Uop.syscall = 118
Dispatch.Integer = 356962
Dispatch.Logic = 64142
Dispatch.FloatingPoint = 78
Dispatch.Memory = 204771
Dispatch.Ctrl = 90879
Dispatch.WndSwitch = 10116
Dispatch.Total = 716950
Dispatch.IPC = 1.176
Dispatch.DutyCycle = 0.2939

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 21765
Issue.Uop.add = 55396
Issue.Uop.sub = 41250
Issue.Uop.mult = 164
Issue.Uop.div = 288
Issue.Uop.effaddr = 184962
Issue.Uop.and = 36223
Issue.Uop.or = 779
Issue.Uop.xor = 4048
Issue.Uop.not = 30
Issue.Uop.shift = 7328
Issue.Uop.sign = 206
Issue.Uop.fmove = 13
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 2
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 18
Issue.Uop.fpop = 8
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 126173
Issue.Uop.store = 33510
Issue.Uop.call = 4540
Issue.Uop.ret = 4031
Issue.Uop.jump = 2772
Issue.Uop.branch = 53545
Issue.Uop.ibranch = 2535
Issue.Uop.syscall = 105
Issue.Integer = 303825
Issue.Logic = 48614
Issue.FloatingPoint = 43
Issue.Memory = 159683
Issue.Ctrl = 67423
Issue.WndSwitch = 8571
Issue.Total = 579693
Issue.IPC = 0.9505
Issue.DutyCycle = 0.2376

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 17299
Commit.Uop.add = 42461
Commit.Uop.sub = 34131
Commit.Uop.mult = 128
Commit.Uop.div = 151
Commit.Uop.effaddr = 128671
Commit.Uop.and = 29534
Commit.Uop.or = 695
Commit.Uop.xor = 2463
Commit.Uop.not = 20
Commit.Uop.shift = 6750
Commit.Uop.sign = 96
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 93399
Commit.Uop.store = 33510
Commit.Uop.call = 3179
Commit.Uop.ret = 3184
Commit.Uop.jump = 1521
Commit.Uop.branch = 46625
Commit.Uop.ibranch = 2520
Commit.Uop.syscall = 68
Commit.Integer = 222841
Commit.Logic = 39558
Commit.FloatingPoint = 0
Commit.Memory = 126909
Commit.Ctrl = 57029
Commit.WndSwitch = 6363
Commit.Total = 446405
Commit.IPC = 0.7319
Commit.DutyCycle = 0.183

; Committed branches
Commit.Branches = 57029
Commit.Squashed = 270544
Commit.Mispred = 8321
Commit.PredAcc = 0.8541

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 64
ROB.Full = 0
ROB.Reads = 446405
ROB.Writes = 716950
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 420010
IQ.Writes = 512179
IQ.WakeupAccesses = 550350
LSQ.Size = 20
LSQ.Full = 0
LSQ.Reads = 159683
LSQ.Writes = 204771
RF_Int.Size = 80
RF_Int.Full = 0
RF_Int.Reads = 674267
RF_Int.Writes = 451468
RF_Fp.Size = 40
RF_Fp.Full = 0
RF_Fp.Reads = 13
RF_Fp.Writes = 8
RAT.IntReads = 849000
RAT.IntWrites = 503990
RAT.FpReads = 44
RAT.FpWrites = 40
BTB.Reads = 36869
BTB.Writes = 57029


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 7628
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 60
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 42
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 14601
fu.Effaddr.Denied = 0
fu.Effaddr.WaitingTime = 0
fu.Logic.Accesses = 2930
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 241
fu.FPAdd.Denied = 317
fu.FPAdd.WaitingTime = 1.315
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 81
fu.FPComplex.Denied = 2539
fu.FPComplex.WaitingTime = 32.35

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 37041
Dispatch.Stall.spec = 19133
Dispatch.Stall.uop_queue = 157266
Dispatch.Stall.rob = 98378
Dispatch.Stall.iq = 1073
Dispatch.Stall.lsq = 3541
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 2123196

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2007
Dispatch.Uop.add = 4815
Dispatch.Uop.sub = 4473
Dispatch.Uop.mult = 65
Dispatch.Uop.div = 45
Dispatch.Uop.effaddr = 16755
Dispatch.Uop.and = 2558
Dispatch.Uop.or = 75
Dispatch.Uop.xor = 459
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 578
Dispatch.Uop.sign = 64
Dispatch.Uop.fmove = 553
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 81
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 162
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 81
Dispatch.Uop.fpush = 276
Dispatch.Uop.fpop = 277
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 10706
Dispatch.Uop.store = 5648
Dispatch.Uop.call = 813
Dispatch.Uop.ret = 817
Dispatch.Uop.jump = 421
Dispatch.Uop.branch = 4337
Dispatch.Uop.ibranch = 90
Dispatch.Uop.syscall = 13
Dispatch.Integer = 28160
Dispatch.Logic = 3739
Dispatch.FloatingPoint = 1430
Dispatch.Memory = 16354
Dispatch.Ctrl = 6478
Dispatch.WndSwitch = 1630
Dispatch.Total = 56174
Dispatch.IPC = 0.0921
Dispatch.DutyCycle = 0.02303

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 1713
Issue.Uop.add = 4009
Issue.Uop.sub = 3619
Issue.Uop.mult = 60
Issue.Uop.div = 42
Issue.Uop.effaddr = 14601
Issue.Uop.and = 1998
Issue.Uop.or = 49
Issue.Uop.xor = 379
Issue.Uop.not = 4
Issue.Uop.shift = 454
Issue.Uop.sign = 46
Issue.Uop.fmove = 535
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 81
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 160
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 81
Issue.Uop.fpush = 271
Issue.Uop.fpop = 272
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 8956
Issue.Uop.store = 3659
Issue.Uop.call = 747
Issue.Uop.ret = 621
Issue.Uop.jump = 366
Issue.Uop.branch = 3330
Issue.Uop.ibranch = 37
Issue.Uop.syscall = 13
Issue.Integer = 24044
Issue.Logic = 2930
Issue.FloatingPoint = 1400
Issue.Memory = 12615
Issue.Ctrl = 5101
Issue.WndSwitch = 1368
Issue.Total = 46103
Issue.IPC = 0.07559
Issue.DutyCycle = 0.0189

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 1272
Commit.Uop.add = 3025
Commit.Uop.sub = 2911
Commit.Uop.mult = 60
Commit.Uop.div = 32
Commit.Uop.effaddr = 10926
Commit.Uop.and = 1681
Commit.Uop.or = 36
Commit.Uop.xor = 230
Commit.Uop.not = 4
Commit.Uop.shift = 410
Commit.Uop.sign = 43
Commit.Uop.fmove = 520
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 80
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 160
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 80
Commit.Uop.fpush = 258
Commit.Uop.fpop = 258
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 7144
Commit.Uop.store = 3659
Commit.Uop.call = 509
Commit.Uop.ret = 517
Commit.Uop.jump = 181
Commit.Uop.branch = 3001
Commit.Uop.ibranch = 34
Commit.Uop.syscall = 10
Commit.Integer = 18226
Commit.Logic = 2404
Commit.FloatingPoint = 1356
Commit.Memory = 10803
Commit.Ctrl = 4242
Commit.WndSwitch = 1026
Commit.Total = 37041
Commit.IPC = 0.06073
Commit.DutyCycle = 0.01518

; Committed branches
Commit.Branches = 4242
Commit.Squashed = 19133
Commit.Mispred = 701
Commit.PredAcc = 0.8347

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ c1t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2007
Dispatch.Uop.add = 4815
Dispatch.Uop.sub = 4473
Dispatch.Uop.mult = 65
Dispatch.Uop.div = 45
Dispatch.Uop.effaddr = 16755
Dispatch.Uop.and = 2558
Dispatch.Uop.or = 75
Dispatch.Uop.xor = 459
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 578
Dispatch.Uop.sign = 64
Dispatch.Uop.fmove = 553
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 81
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 162
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 81
Dispatch.Uop.fpush = 276
Dispatch.Uop.fpop = 277
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 10706
Dispatch.Uop.store = 5648
Dispatch.Uop.call = 813
Dispatch.Uop.ret = 817
Dispatch.Uop.jump = 421
Dispatch.Uop.branch = 4337
Dispatch.Uop.ibranch = 90
Dispatch.Uop.syscall = 13
Dispatch.Integer = 28160
Dispatch.Logic = 3739
Dispatch.FloatingPoint = 1430
Dispatch.Memory = 16354
Dispatch.Ctrl = 6478
Dispatch.WndSwitch = 1630
Dispatch.Total = 56174
Dispatch.IPC = 0.0921
Dispatch.DutyCycle = 0.02303

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 1713
Issue.Uop.add = 4009
Issue.Uop.sub = 3619
Issue.Uop.mult = 60
Issue.Uop.div = 42
Issue.Uop.effaddr = 14601
Issue.Uop.and = 1998
Issue.Uop.or = 49
Issue.Uop.xor = 379
Issue.Uop.not = 4
Issue.Uop.shift = 454
Issue.Uop.sign = 46
Issue.Uop.fmove = 535
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 81
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 160
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 81
Issue.Uop.fpush = 271
Issue.Uop.fpop = 272
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 8956
Issue.Uop.store = 3659
Issue.Uop.call = 747
Issue.Uop.ret = 621
Issue.Uop.jump = 366
Issue.Uop.branch = 3330
Issue.Uop.ibranch = 37
Issue.Uop.syscall = 13
Issue.Integer = 24044
Issue.Logic = 2930
Issue.FloatingPoint = 1400
Issue.Memory = 12615
Issue.Ctrl = 5101
Issue.WndSwitch = 1368
Issue.Total = 46103
Issue.IPC = 0.07559
Issue.DutyCycle = 0.0189

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 1272
Commit.Uop.add = 3025
Commit.Uop.sub = 2911
Commit.Uop.mult = 60
Commit.Uop.div = 32
Commit.Uop.effaddr = 10926
Commit.Uop.and = 1681
Commit.Uop.or = 36
Commit.Uop.xor = 230
Commit.Uop.not = 4
Commit.Uop.shift = 410
Commit.Uop.sign = 43
Commit.Uop.fmove = 520
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 80
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 160
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 80
Commit.Uop.fpush = 258
Commit.Uop.fpop = 258
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 7144
Commit.Uop.store = 3659
Commit.Uop.call = 509
Commit.Uop.ret = 517
Commit.Uop.jump = 181
Commit.Uop.branch = 3001
Commit.Uop.ibranch = 34
Commit.Uop.syscall = 10
Commit.Integer = 18226
Commit.Logic = 2404
Commit.FloatingPoint = 1356
Commit.Memory = 10803
Commit.Ctrl = 4242
Commit.WndSwitch = 1026
Commit.Total = 37041
Commit.IPC = 0.06073
Commit.DutyCycle = 0.01518

; Committed branches
Commit.Branches = 4242
Commit.Squashed = 19133
Commit.Mispred = 701
Commit.PredAcc = 0.8347

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 64
ROB.Full = 0
ROB.Reads = 37041
ROB.Writes = 56174
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 33488
IQ.Writes = 39820
IQ.WakeupAccesses = 44264
LSQ.Size = 20
LSQ.Full = 0
LSQ.Reads = 12615
LSQ.Writes = 16354
RF_Int.Size = 80
RF_Int.Full = 0
RF_Int.Reads = 51304
RF_Int.Writes = 34665
RF_Fp.Size = 40
RF_Fp.Full = 0
RF_Fp.Reads = 915
RF_Fp.Writes = 589
RAT.IntReads = 64029
RAT.IntWrites = 38874
RAT.FpReads = 931
RAT.FpWrites = 601
BTB.Reads = 3334
BTB.Writes = 4242


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 0
fu.Effaddr.Denied = 0
fu.Effaddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 2439628

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ c2t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 64
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 20
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 80
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 40
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0

