# See LICENSE for license details.
# See LICENSE for license details.
#*****************************************************************************
# jalr.S
#-----------------------------------------------------------------------------
# Test jalr instruction.
#-----------------------------------------------------------------------
# Helper macros
#-----------------------------------------------------------------------
# We use a macro hack to simpify code generation for various numbers
# of bubble cycles.
#-----------------------------------------------------------------------
# RV64UI MACROS
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Tests for instructions with immediate operand
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Tests for an instruction with register operands
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Tests for an instruction with register-register operands
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Test memory instructions
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Test jump instructions
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# RV64UF MACROS
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Tests floating-point instructions
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Pass and fail code (assumes test num is in x28)
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Test data section
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Additional macros for load/store pointer operations
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Test load-store bypass macros
#-----------------------------------------------------------------------
#-----------------------------------------------------------------------
# Misaligned access test macros
#-----------------------------------------------------------------------
.globl _start
.text; _start:
  #-------------------------------------------------------------
  # Test 2: Basic test
  #-------------------------------------------------------------
test_2:
  li x28, 2
  li t0, 0
  la t1, target_2
  jalr t0, t1, 0
linkaddr_2:
  j fail
target_2:
  la t1, linkaddr_2
  bne t0, t1, fail
  #-------------------------------------------------------------
  # Test 3: Basic test2, rs = rd
  #-------------------------------------------------------------
test_3:
  li x28, 3
  la t0, target_3
  jalr t0, t0, 0
linkaddr_3:
  j fail
target_3:
  la t1, linkaddr_3
  bne t0, t1, fail
  #-------------------------------------------------------------
  # Bypassing tests
  #-------------------------------------------------------------
  test_4: li x28, 4; li x4, 0; 1: la x6, 2f; jalr x13, x6, 0; bne x0, x28, fail; 2: addi x4, x4, 1; li x5, 2; bne x4, x5, 1b;
  test_5: li x28, 5; li x4, 0; 1: la x6, 2f; nop; jalr x13, x6, 0; bne x0, x28, fail; 2: addi x4, x4, 1; li x5, 2; bne x4, x5, 1b;
  test_6: li x28, 6; li x4, 0; 1: la x6, 2f; nop; nop; jalr x13, x6, 0; bne x0, x28, fail; 2: addi x4, x4, 1; li x5, 2; bne x4, x5, 1b;
  #-------------------------------------------------------------
  # Test delay slot instructions not executed nor bypassed
  #-------------------------------------------------------------
  .option push
  .align 2
  .option norvc
  test_7: li x28, 7; li t0, 1; la t1, 1f; jr t1, -4; addi t0, t0, 1; addi t0, t0, 1; addi t0, t0, 1; addi t0, t0, 1; 1: addi t0, t0, 1; addi t0, t0, 1;; li x7, ((4) & 0xffffffff); bne t0, x7, fail;
  .option pop
  bne x0, x28, pass; fail: mv a0, x28; ebreak; pass: li a0, 0; li a7, 93; ecall

  .data

 

