

================================================================
== Vitis HLS Report for 'dense_linear'
================================================================
* Date:           Thu Dec 11 00:00:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.124 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.350 us|  0.350 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_2  |       33|       33|         4|          2|          2|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     85|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      35|    244|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |sparsemux_33_4_11_1_1_U264    |sparsemux_33_4_11_1_1    |        0|   0|  0|  65|    0|
    |sparsemux_33_4_12_1_1_x_U265  |sparsemux_33_4_12_1_1_x  |        0|   0|  0|  65|    0|
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                         |                         |        0|   0|  0| 130|    0|
    +------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_12s_11ns_21ns_21_4_1_U266  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln177_fu_276_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln177_fu_270_p2  |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  29|          11|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |acc_01_fu_148                    |   9|          2|   12|         24|
    |ap_NS_fsm                        |  13|          3|    1|          3|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3             |   9|          2|    5|         10|
    |ap_sig_allocacmp_phi_ln179_load  |   9|          2|   12|         24|
    |i_fu_152                         |   9|          2|    5|         10|
    |phi_ln179_fu_144                 |   9|          2|   12|         24|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  85|         19|   50|        101|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_01_fu_148                |  12|   0|   12|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_152                     |   5|   0|    5|          0|
    |icmp_ln177_reg_506           |   1|   0|    1|          0|
    |phi_ln179_fu_144             |  12|   0|   12|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  35|   0|   35|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  dense_linear|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dense_linear|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dense_linear|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dense_linear|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dense_linear|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dense_linear|  return value|
|ap_return     |  out|   12|  ap_ctrl_hs|  dense_linear|  return value|
|input_0_val   |   in|   11|     ap_none|   input_0_val|        scalar|
|input_1_val   |   in|   11|     ap_none|   input_1_val|        scalar|
|input_2_val   |   in|   11|     ap_none|   input_2_val|        scalar|
|input_3_val   |   in|   11|     ap_none|   input_3_val|        scalar|
|input_4_val   |   in|   11|     ap_none|   input_4_val|        scalar|
|input_5_val   |   in|   11|     ap_none|   input_5_val|        scalar|
|input_6_val   |   in|   11|     ap_none|   input_6_val|        scalar|
|input_7_val   |   in|   11|     ap_none|   input_7_val|        scalar|
|input_8_val   |   in|   11|     ap_none|   input_8_val|        scalar|
|input_9_val   |   in|   11|     ap_none|   input_9_val|        scalar|
|input_10_val  |   in|   11|     ap_none|  input_10_val|        scalar|
|input_11_val  |   in|   11|     ap_none|  input_11_val|        scalar|
|input_12_val  |   in|   11|     ap_none|  input_12_val|        scalar|
|input_13_val  |   in|   11|     ap_none|  input_13_val|        scalar|
|input_14_val  |   in|   11|     ap_none|  input_14_val|        scalar|
|input_15_val  |   in|   11|     ap_none|  input_15_val|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

