--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1547514 paths analyzed, 308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.020ns.
--------------------------------------------------------------------------------
Slack:                  2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.864ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y27.D5      net (fanout=14)       0.992   M_state_q_M_counter_d<0>49
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.864ns (6.567ns logic, 10.297ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  2.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.861ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.B3      net (fanout=16)       0.873   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<1>1
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.861ns (6.591ns logic, 10.270ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  2.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.850ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.A3      net (fanout=16)       0.862   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<0>1
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.850ns (6.591ns logic, 10.259ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  3.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.847ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.B1      net (fanout=16)       0.859   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<22>1
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     16.847ns (6.591ns logic, 10.256ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  3.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.821ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X10Y46.A3      net (fanout=4)        1.050   n0022[7]
    SLICE_X10Y46.A       Tilo                  0.235   N73
                                                       alu/add/Mmux_sum81_2
    SLICE_X11Y48.A4      net (fanout=4)        0.651   Mmux_sum811
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.B3      net (fanout=16)       0.873   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<1>1
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.821ns (6.591ns logic, 10.230ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  3.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.810ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X10Y46.A3      net (fanout=4)        1.050   n0022[7]
    SLICE_X10Y46.A       Tilo                  0.235   N73
                                                       alu/add/Mmux_sum81_2
    SLICE_X11Y48.A4      net (fanout=4)        0.651   Mmux_sum811
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.A3      net (fanout=16)       0.862   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<0>1
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.810ns (6.591ns logic, 10.219ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  3.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.807ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X10Y46.A3      net (fanout=4)        1.050   n0022[7]
    SLICE_X10Y46.A       Tilo                  0.235   N73
                                                       alu/add/Mmux_sum81_2
    SLICE_X11Y48.A4      net (fanout=4)        0.651   Mmux_sum811
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.B1      net (fanout=16)       0.859   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<22>1
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     16.807ns (6.591ns logic, 10.216ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.773ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y27.C6      net (fanout=14)       0.901   M_state_q_M_counter_d<0>49
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.773ns (6.567ns logic, 10.206ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y46.D1      net (fanout=4)        1.436   n0022[7]
    SLICE_X11Y46.D       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X11Y46.A3      net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X11Y46.A       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y45.B4      net (fanout=1)        0.623   alu/add/N53
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y27.D5      net (fanout=14)       0.992   M_state_q_M_counter_d<0>49
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.765ns (6.826ns logic, 9.939ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  3.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.762ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y46.D1      net (fanout=4)        1.436   n0022[7]
    SLICE_X11Y46.D       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X11Y46.A3      net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X11Y46.A       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y45.B4      net (fanout=1)        0.623   alu/add/N53
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.B3      net (fanout=16)       0.873   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<1>1
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.762ns (6.850ns logic, 9.912ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  3.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.751ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y46.D1      net (fanout=4)        1.436   n0022[7]
    SLICE_X11Y46.D       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X11Y46.A3      net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X11Y46.A       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y45.B4      net (fanout=1)        0.623   alu/add/N53
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.A3      net (fanout=16)       0.862   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<0>1
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.751ns (6.850ns logic, 9.901ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.746ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.C1      net (fanout=1)        1.163   alu/add/n0022[5]
    SLICE_X11Y47.C       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum61
    SLICE_X11Y48.A5      net (fanout=8)        0.439   M_add_s[5]
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.B3      net (fanout=16)       0.873   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<1>1
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.746ns (6.615ns logic, 10.131ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.748ns (Levels of Logic = 10)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y46.D1      net (fanout=4)        1.436   n0022[7]
    SLICE_X11Y46.D       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X11Y46.A3      net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X11Y46.A       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y45.B4      net (fanout=1)        0.623   alu/add/N53
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.B1      net (fanout=16)       0.859   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<22>1
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     16.748ns (6.850ns logic, 9.898ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  3.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.735ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.C1      net (fanout=1)        1.163   alu/add/n0022[5]
    SLICE_X11Y47.C       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum61
    SLICE_X11Y48.A5      net (fanout=8)        0.439   M_add_s[5]
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.A3      net (fanout=16)       0.862   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<0>1
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.735ns (6.615ns logic, 10.120ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.729ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y48.A6      net (fanout=9)        0.365   M_add_s[3]
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.B3      net (fanout=16)       0.873   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<1>1
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.729ns (6.615ns logic, 10.114ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.729ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.685 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y28.D4      net (fanout=14)       0.857   M_state_q_M_counter_d<0>49
    SLICE_X13Y28.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<7>1
                                                       M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                     16.729ns (6.567ns logic, 10.162ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  3.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.732ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M5       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.C1      net (fanout=1)        1.163   alu/add/n0022[5]
    SLICE_X11Y47.C       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum61
    SLICE_X11Y48.A5      net (fanout=8)        0.439   M_add_s[5]
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.B1      net (fanout=16)       0.859   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<22>1
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     16.732ns (6.615ns logic, 10.117ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.718ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y48.A6      net (fanout=9)        0.365   M_add_s[3]
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y27.A3      net (fanout=16)       0.862   M_state_q_M_counter_d<0>4
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<0>1
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.718ns (6.615ns logic, 10.103ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  3.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.715ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y48.A6      net (fanout=9)        0.365   M_add_s[3]
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.B1      net (fanout=16)       0.859   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<22>1
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     16.715ns (6.615ns logic, 10.100ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  3.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.684ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.C3      net (fanout=16)       0.696   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<23>1
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.684ns (6.591ns logic, 10.093ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.674ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.683 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y46.D1      net (fanout=4)        1.436   n0022[7]
    SLICE_X11Y46.D       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X11Y46.A3      net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X11Y46.A       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y45.B4      net (fanout=1)        0.623   alu/add/N53
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y27.C6      net (fanout=14)       0.901   M_state_q_M_counter_d<0>49
    SLICE_X13Y27.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.674ns (6.826ns logic, 9.848ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.677ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y30.D3      net (fanout=16)       0.689   M_state_q_M_counter_d<0>4
    SLICE_X13Y30.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<16>1
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     16.677ns (6.591ns logic, 10.086ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.674ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.685 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y28.B5      net (fanout=14)       0.802   M_state_q_M_counter_d<0>49
    SLICE_X13Y28.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<5>1
                                                       M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     16.674ns (6.567ns logic, 10.107ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.669ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.685 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y28.A5      net (fanout=14)       0.797   M_state_q_M_counter_d<0>49
    SLICE_X13Y28.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<4>1
                                                       M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     16.669ns (6.567ns logic, 10.102ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  3.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.640ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.685 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y28.C5      net (fanout=14)       0.768   M_state_q_M_counter_d<0>49
    SLICE_X13Y28.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<6>1
                                                       M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.640ns (6.567ns logic, 10.073ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.644ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X10Y46.A3      net (fanout=4)        1.050   n0022[7]
    SLICE_X10Y46.A       Tilo                  0.235   N73
                                                       alu/add/Mmux_sum81_2
    SLICE_X11Y48.A4      net (fanout=4)        0.651   Mmux_sum811
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.C3      net (fanout=16)       0.696   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<23>1
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.644ns (6.591ns logic, 10.053ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  3.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.637ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X10Y46.A3      net (fanout=4)        1.050   n0022[7]
    SLICE_X10Y46.A       Tilo                  0.235   N73
                                                       alu/add/Mmux_sum81_2
    SLICE_X11Y48.A4      net (fanout=4)        0.651   Mmux_sum811
    SLICE_X11Y48.A       Tilo                  0.259   N64
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B3      net (fanout=3)        1.407   M_state_q_M_alu_out[7]_PWR_1_o_equal_48_o3
    SLICE_X11Y48.B       Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW0
    SLICE_X13Y46.C4      net (fanout=1)        1.016   N63
    SLICE_X13Y46.C       Tilo                  0.259   M_alu_out[7]_GND_1_o_equal_22_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A2      net (fanout=2)        1.967   M_state_q_M_counter_d<0>44
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y30.D3      net (fanout=16)       0.689   M_state_q_M_counter_d<0>4
    SLICE_X13Y30.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<16>1
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     16.637ns (6.591ns logic, 10.046ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  3.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.630ns (Levels of Logic = 10)
  Clock Path Skew:      -0.119ns (0.685 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y46.D1      net (fanout=4)        1.436   n0022[7]
    SLICE_X11Y46.D       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X11Y46.A3      net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X11Y46.A       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y45.B4      net (fanout=1)        0.623   alu/add/N53
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B1      net (fanout=2)        1.597   M_state_q_M_counter_d<0>41
    SLICE_X14Y33.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X13Y28.D4      net (fanout=14)       0.857   M_state_q_M_counter_d<0>49
    SLICE_X13Y28.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<7>1
                                                       M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                     16.630ns (6.826ns logic, 9.804ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  3.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.606ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M3       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y47.A1      net (fanout=1)        1.220   alu/add/n0022[3]
    SLICE_X11Y47.A       Tilo                  0.259   _n0315[0]
                                                       alu/add/Mmux_sum41
    SLICE_X11Y45.B5      net (fanout=9)        1.556   M_add_s[3]
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y30.C4      net (fanout=16)       0.618   M_state_q_M_counter_d<0>4
    SLICE_X13Y30.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<15>1
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     16.606ns (6.591ns logic, 10.015ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.585ns (Levels of Logic = 10)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CMUX    Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X15Y48.A5      net (fanout=13)       1.534   M_state_q_FSM_FFd10
    SLICE_X15Y48.A       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<1>_SW0
    SLICE_X15Y48.C2      net (fanout=3)        0.543   N5
    SLICE_X15Y48.C       Tilo                  0.259   Sh8
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.189   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X11Y46.D1      net (fanout=4)        1.436   n0022[7]
    SLICE_X11Y46.D       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X11Y46.A3      net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X11Y46.A       Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y45.B4      net (fanout=1)        0.623   alu/add/N53
    SLICE_X11Y45.B       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       alu/add/z
    SLICE_X11Y45.D2      net (fanout=4)        0.543   M_add_z
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_108_o11
    SLICE_X14Y47.B3      net (fanout=2)        1.123   M_state_q_M_alu_out[7]_GND_1_o_equal_108_o1
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_M_counter_d<0>41
                                                       M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A5      net (fanout=2)        1.689   M_state_q_M_counter_d<0>41
    SLICE_X15Y31.A       Tilo                  0.259   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X13Y32.C3      net (fanout=16)       0.696   M_state_q_M_counter_d<0>4
    SLICE_X13Y32.CLK     Tas                   0.373   M_counter_q[24]
                                                       M_state_q_M_counter_d<23>1
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.585ns (6.850ns logic, 9.735ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9_0/CLK
  Logical resource: M_state_q_FSM_FFd9_1/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_0/CLK
  Logical resource: M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_0/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: N23/SR
  Logical resource: M_state_q_FSM_FFd10/SR
  Location pin: SLICE_X10Y51.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X14Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X14Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X14Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X14Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X14Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X14Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X14Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X14Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: N23/CLK
  Logical resource: M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X10Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X14Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X14Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X14Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd18/CLK
  Logical resource: M_state_q_FSM_FFd17/CK
  Location pin: SLICE_X14Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd18/CLK
  Logical resource: M_state_q_FSM_FFd18/CK
  Location pin: SLICE_X14Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd16/CLK
  Logical resource: M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.020|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1547514 paths, 0 nets, and 1150 connections

Design statistics:
   Minimum period:  17.020ns{1}   (Maximum frequency:  58.754MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 14 01:20:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



