$date
  Thu Mar 22 15:40:26 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 2 ! a[1:0] $end
$var reg 2 " b[1:0] $end
$var reg 2 # c[1:0] $end
$var reg 2 $ d[1:0] $end
$var reg 2 % sel[1:0] $end
$var reg 2 & o[1:0] $end
$scope module mux $end
$var reg 2 ' a[1:0] $end
$var reg 2 ( b[1:0] $end
$var reg 2 ) c[1:0] $end
$var reg 2 * d[1:0] $end
$var reg 2 + sel[1:0] $end
$var reg 2 , o[1:0] $end
$upscope $end
$enddefinitions $end
#0
b00 !
b01 "
b10 #
b11 $
b00 %
b00 &
b00 '
b01 (
b10 )
b11 *
b00 +
b00 ,
#1000000
b01 %
b01 &
b01 +
b01 ,
#2000000
b10 %
b10 &
b10 +
b10 ,
#3000000
b11 %
b11 &
b11 +
b11 ,
#4000000
