// Seed: 1224785755
module module_0 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output supply1 id_12,
    input uwire id_13,
    input uwire id_14,
    output uwire id_15,
    output wire id_16
);
  wire module_0;
  assign module_1.type_13 = 0;
  wire id_18, id_19;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wor id_8
    , id_33,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    output wor id_12,
    input tri0 id_13,
    input wor id_14,
    input wand id_15,
    input wand id_16,
    input wand id_17,
    output uwire id_18,
    input tri1 id_19,
    input wor id_20,
    input tri0 id_21,
    output logic id_22,
    input supply1 id_23,
    output tri id_24,
    output tri id_25,
    input supply1 id_26,
    output supply0 id_27,
    output wire id_28,
    input uwire id_29,
    input wand id_30,
    output wire id_31
);
  always @(negedge 1'b0) begin : LABEL_0
    id_22 <= 1'b0;
  end
  module_0 modCall_1 (
      id_6,
      id_29,
      id_7,
      id_15,
      id_9,
      id_10,
      id_19,
      id_3,
      id_26,
      id_11,
      id_16,
      id_29,
      id_27,
      id_11,
      id_1,
      id_24,
      id_6
  );
endmodule
