{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:35:54 2019 " "Info: Processing started: Fri Dec 20 20:35:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off distance -c distance --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off distance -c distance --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0 lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_datain_reg12 163.03 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 163.03 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_datain_reg12\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.150 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X23_Y10 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|q_a\[12\] 2 MEM M4K_X23_Y10 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|q_a\[12\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[12] } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.128 ns) 5.150 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_datain_reg12 3 MEM M4K_X23_Y10 1 " "Info: 3: + IC(1.261 ns) + CELL(0.128 ns) = 5.150 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_datain_reg12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[12] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.889 ns ( 75.51 % ) " "Info: Total cell delay = 3.889 ns ( 75.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.261 ns ( 24.49 % ) " "Info: Total interconnect delay = 1.261 ns ( 24.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.150 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[12] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.150 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[12] {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 1.261ns } { 0.000ns 3.761ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.834 ns) 2.858 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_datain_reg12 3 MEM M4K_X23_Y10 1 " "Info: 3: + IC(0.781 ns) + CELL(0.834 ns) = 2.858 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_datain_reg12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.67 % ) " "Info: Total cell delay = 1.934 ns ( 67.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 32.33 % ) " "Info: Total interconnect delay = 0.924 ns ( 32.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.859 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.835 ns) 2.859 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X23_Y10 16 " "Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.68 % ) " "Info: Total cell delay = 1.935 ns ( 67.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 32.32 % ) " "Info: Total interconnect delay = 0.924 ns ( 32.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.150 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[12] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.150 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[12] {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 1.261ns } { 0.000ns 3.761ns 0.128ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 {} } {  } {  } "" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg3 ADDR\[3\] clk 5.713 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"ADDR\[3\]\", clock pin = \"clk\") is 5.713 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.526 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ADDR\[3\] 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'ADDR\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 176 160 328 192 "ADDR\[7..0\]" "" } { 240 200 328 256 "ADDR\[7..0\]" "" } { 168 328 415 184 "ADDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.395 ns) + CELL(0.176 ns) 8.526 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X23_Y10 16 " "Info: 2: + IC(7.395 ns) + CELL(0.176 ns) = 8.526 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.571 ns" { ADDR[3] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.131 ns ( 13.27 % ) " "Info: Total cell delay = 1.131 ns ( 13.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.395 ns ( 86.73 % ) " "Info: Total interconnect delay = 7.395 ns ( 86.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { ADDR[3] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { ADDR[3] {} ADDR[3]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 7.395ns } { 0.000ns 0.955ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.859 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.835 ns) 2.859 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X23_Y10 16 " "Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.68 % ) " "Info: Total cell delay = 1.935 ns ( 67.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 32.32 % ) " "Info: Total interconnect delay = 0.924 ns ( 32.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { ADDR[3] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { ADDR[3] {} ADDR[3]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 7.395ns } { 0.000ns 0.955ns 0.176ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dis\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0 14.004 ns memory " "Info: tco from clock \"clk\" to destination pin \"dis\[3\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0\" is 14.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.859 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.835 ns) 2.859 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X23_Y10 16 " "Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.68 % ) " "Info: Total cell delay = 1.935 ns ( 67.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 32.32 % ) " "Info: Total interconnect delay = 0.924 ns ( 32.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.885 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X23_Y10 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|q_a\[3\] 2 MEM M4K_X23_Y10 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|q_a\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.888 ns) + CELL(3.236 ns) 10.885 ns dis\[3\] 3 PIN PIN_40 0 " "Info: 3: + IC(3.888 ns) + CELL(3.236 ns) = 10.885 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'dis\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[3] dis[3] } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 280 544 720 296 "dis\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.997 ns ( 64.28 % ) " "Info: Total cell delay = 6.997 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 35.72 % ) " "Info: Total interconnect delay = 3.888 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.885 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[3] dis[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.885 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[3] {} dis[3] {} } { 0.000ns 0.000ns 3.888ns } { 0.000ns 3.761ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.885 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[3] dis[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.885 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[3] {} dis[3] {} } { 0.000ns 0.000ns 3.888ns } { 0.000ns 3.761ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg6 ADDR\[6\] clk 0.031 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"ADDR\[6\]\", clock pin = \"clk\") is 0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.859 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 192 160 328 208 "clk" "" } { 256 264 328 272 "CLK" "" } { 184 328 368 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.835 ns) 2.859 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X23_Y10 16 " "Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.68 % ) " "Info: Total cell delay = 1.935 ns ( 67.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 32.32 % ) " "Info: Total interconnect delay = 0.924 ns ( 32.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.095 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns ADDR\[6\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'ADDR\[6\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } } { "distance.bdf" "" { Schematic "D:/shuzishiyan/distance/distance.bdf" { { 176 160 328 192 "ADDR\[7..0\]" "" } { 240 200 328 256 "ADDR\[7..0\]" "" } { 168 328 415 184 "ADDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.176 ns) 3.095 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X23_Y10 16 " "Info: 2: + IC(1.819 ns) + CELL(0.176 ns) = 3.095 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_d1a1:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { ADDR[6] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_d1a1.tdf" "" { Text "D:/shuzishiyan/distance/db/altsyncram_d1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 41.23 % ) " "Info: Total cell delay = 1.276 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 58.77 % ) " "Info: Total interconnect delay = 1.819 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.095 ns" { ADDR[6] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.095 ns" { ADDR[6] {} ADDR[6]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.819ns } { 0.000ns 1.100ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.781ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.095 ns" { ADDR[6] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.095 ns" { ADDR[6] {} ADDR[6]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.819ns } { 0.000ns 1.100ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:35:54 2019 " "Info: Processing ended: Fri Dec 20 20:35:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
