.include "macros.inc"


.section .text0, "ax"  # 0x00000000 - 0x005B9458

.global ".wincpufeatures"
".wincpufeatures":
/* 00530BB0 00539A40  93 E1 FF FC */	stw r31, -4(r1)
/* 00530BB4 00539A44  7C 08 02 A6 */	mflr r0
/* 00530BB8 00539A48  3C 60 63 70 */	lis r3, 0x63707574@ha
/* 00530BBC 00539A4C  80 C2 9F 58 */	lwz r6, lbl_005BB3B8-_R2_BASE_(r2)
/* 00530BC0 00539A50  90 01 00 08 */	stw r0, 8(r1)
/* 00530BC4 00539A54  38 00 00 00 */	li r0, 0
/* 00530BC8 00539A58  38 63 75 74 */	addi r3, r3, 0x63707574@l
/* 00530BCC 00539A5C  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 00530BD0 00539A60  3C A0 FF 80 */	lis r5, 0xFF7FFFFE@ha
/* 00530BD4 00539A64  3B E0 00 00 */	li r31, 0
/* 00530BD8 00539A68  90 06 00 00 */	stw r0, 0(r6)
/* 00530BDC 00539A6C  38 05 FF FE */	addi r0, r5, 0xFF7FFFFE@l
/* 00530BE0 00539A70  38 81 00 40 */	addi r4, r1, 0x40
/* 00530BE4 00539A74  7F FF 00 38 */	and r31, r31, r0
/* 00530BE8 00539A78  48 06 5D 49 */	bl func_00596930
/* 00530BEC 00539A7C  80 41 00 14 */	lwz r2, 0x14(r1)
/* 00530BF0 00539A80  7C 60 07 35 */	extsh. r0, r3
/* 00530BF4 00539A84  40 82 00 10 */	bne lbl_00530C04
/* 00530BF8 00539A88  80 01 00 40 */	lwz r0, 0x40(r1)
/* 00530BFC 00539A8C  2C 00 01 01 */	cmpwi r0, 0x101
/* 00530C00 00539A90  40 82 00 0C */	bne lbl_00530C0C
lbl_00530C04:
/* 00530C04 00539A94  57 FF 07 34 */	rlwinm r31, r31, 0, 0x1c, 0x1a
/* 00530C08 00539A98  48 00 00 08 */	b lbl_00530C10
lbl_00530C0C:
/* 00530C0C 00539A9C  63 FF 00 10 */	ori r31, r31, 0x10
lbl_00530C10:
/* 00530C10 00539AA0  7F E3 FB 78 */	mr r3, r31
/* 00530C14 00539AA4  80 01 00 68 */	lwz r0, 0x68(r1)
/* 00530C18 00539AA8  38 21 00 60 */	addi r1, r1, 0x60
/* 00530C1C 00539AAC  7C 08 03 A6 */	mtlr r0
/* 00530C20 00539AB0  83 E1 FF FC */	lwz r31, -4(r1)
/* 00530C24 00539AB4  4E 80 00 20 */	blr 

.global ".wincpuidext"
".wincpuidext":
/* 00530C50 00539AE0  93 E1 FF FC */	stw r31, -4(r1)
/* 00530C54 00539AE4  7C 08 02 A6 */	mflr r0
/* 00530C58 00539AE8  80 C2 BC C0 */	lwz r6, lbl_005BD120-_R2_BASE_(r2)
/* 00530C5C 00539AEC  38 A0 00 0C */	li r5, 0xc
/* 00530C60 00539AF0  90 01 00 08 */	stw r0, 8(r1)
/* 00530C64 00539AF4  81 22 BC BC */	lwz r9, lbl_005BD11C-_R2_BASE_(r2)
/* 00530C68 00539AF8  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 00530C6C 00539AFC  83 E6 00 00 */	lwz r31, 0(r6)
/* 00530C70 00539B00  38 61 00 40 */	addi r3, r1, 0x40
/* 00530C74 00539B04  81 86 00 04 */	lwz r12, 4(r6)
/* 00530C78 00539B08  38 81 00 50 */	addi r4, r1, 0x50
/* 00530C7C 00539B0C  81 66 00 08 */	lwz r11, 8(r6)
/* 00530C80 00539B10  89 46 00 0C */	lbz r10, 0xc(r6)
/* 00530C84 00539B14  81 09 00 00 */	lwz r8, 0(r9)
/* 00530C88 00539B18  80 E9 00 04 */	lwz r7, 4(r9)
/* 00530C8C 00539B1C  80 C9 00 08 */	lwz r6, 8(r9)
/* 00530C90 00539B20  88 09 00 0C */	lbz r0, 0xc(r9)
/* 00530C94 00539B24  93 E1 00 40 */	stw r31, 0x40(r1)
/* 00530C98 00539B28  83 E2 9F 58 */	lwz r31, lbl_005BB3B8-_R2_BASE_(r2)
/* 00530C9C 00539B2C  91 81 00 44 */	stw r12, 0x44(r1)
/* 00530CA0 00539B30  91 61 00 48 */	stw r11, 0x48(r1)
/* 00530CA4 00539B34  99 41 00 4C */	stb r10, 0x4c(r1)
/* 00530CA8 00539B38  91 01 00 50 */	stw r8, 0x50(r1)
/* 00530CAC 00539B3C  90 E1 00 54 */	stw r7, 0x54(r1)
/* 00530CB0 00539B40  90 C1 00 58 */	stw r6, 0x58(r1)
/* 00530CB4 00539B44  98 01 00 5C */	stb r0, 0x5c(r1)
/* 00530CB8 00539B48  48 06 32 29 */	bl func_00593EE0
/* 00530CBC 00539B4C  38 00 00 02 */	li r0, 2
/* 00530CC0 00539B50  38 C1 00 50 */	addi r6, r1, 0x50
/* 00530CC4 00539B54  7C 09 03 A6 */	mtctr r0
/* 00530CC8 00539B58  38 A1 00 40 */	addi r5, r1, 0x40
/* 00530CCC 00539B5C  38 E0 00 00 */	li r7, 0
/* 00530CD0 00539B60  38 00 00 01 */	li r0, 1
lbl_00530CD4:
/* 00530CD4 00539B64  88 85 00 00 */	lbz r4, 0(r5)
/* 00530CD8 00539B68  88 66 00 00 */	lbz r3, 0(r6)
/* 00530CDC 00539B6C  7C 04 18 40 */	cmplw r4, r3
/* 00530CE0 00539B70  41 82 00 08 */	beq lbl_00530CE8
/* 00530CE4 00539B74  90 1F 00 00 */	stw r0, 0(r31)
lbl_00530CE8:
/* 00530CE8 00539B78  88 85 00 01 */	lbz r4, 1(r5)
/* 00530CEC 00539B7C  88 66 00 01 */	lbz r3, 1(r6)
/* 00530CF0 00539B80  7C 04 18 40 */	cmplw r4, r3
/* 00530CF4 00539B84  41 82 00 08 */	beq lbl_00530CFC
/* 00530CF8 00539B88  90 1F 00 00 */	stw r0, 0(r31)
lbl_00530CFC:
/* 00530CFC 00539B8C  88 85 00 02 */	lbz r4, 2(r5)
/* 00530D00 00539B90  88 66 00 02 */	lbz r3, 2(r6)
/* 00530D04 00539B94  7C 04 18 40 */	cmplw r4, r3
/* 00530D08 00539B98  41 82 00 08 */	beq lbl_00530D10
/* 00530D0C 00539B9C  90 1F 00 00 */	stw r0, 0(r31)
lbl_00530D10:
/* 00530D10 00539BA0  88 85 00 03 */	lbz r4, 3(r5)
/* 00530D14 00539BA4  88 66 00 03 */	lbz r3, 3(r6)
/* 00530D18 00539BA8  7C 04 18 40 */	cmplw r4, r3
/* 00530D1C 00539BAC  41 82 00 08 */	beq lbl_00530D24
/* 00530D20 00539BB0  90 1F 00 00 */	stw r0, 0(r31)
lbl_00530D24:
/* 00530D24 00539BB4  88 85 00 04 */	lbz r4, 4(r5)
/* 00530D28 00539BB8  88 66 00 04 */	lbz r3, 4(r6)
/* 00530D2C 00539BBC  7C 04 18 40 */	cmplw r4, r3
/* 00530D30 00539BC0  41 82 00 08 */	beq lbl_00530D38
/* 00530D34 00539BC4  90 1F 00 00 */	stw r0, 0(r31)
lbl_00530D38:
/* 00530D38 00539BC8  88 85 00 05 */	lbz r4, 5(r5)
/* 00530D3C 00539BCC  88 66 00 05 */	lbz r3, 5(r6)
/* 00530D40 00539BD0  7C 04 18 40 */	cmplw r4, r3
/* 00530D44 00539BD4  41 82 00 08 */	beq lbl_00530D4C
/* 00530D48 00539BD8  90 1F 00 00 */	stw r0, 0(r31)
lbl_00530D4C:
/* 00530D4C 00539BDC  38 C6 00 06 */	addi r6, r6, 6
/* 00530D50 00539BE0  38 A5 00 06 */	addi r5, r5, 6
/* 00530D54 00539BE4  38 E7 00 05 */	addi r7, r7, 5
/* 00530D58 00539BE8  42 00 FF 7C */	bdnz lbl_00530CD4
/* 00530D5C 00539BEC  38 60 05 00 */	li r3, 0x500
/* 00530D60 00539BF0  80 01 00 78 */	lwz r0, 0x78(r1)
/* 00530D64 00539BF4  38 21 00 70 */	addi r1, r1, 0x70
/* 00530D68 00539BF8  7C 08 03 A6 */	mtlr r0
/* 00530D6C 00539BFC  83 E1 FF FC */	lwz r31, -4(r1)
/* 00530D70 00539C00  4E 80 00 20 */	blr 

.global ".wincpuid"
".wincpuid":
/* 00530DA0 00539C30  80 82 9F 58 */	lwz r4, lbl_005BB3B8-_R2_BASE_(r2)
/* 00530DA4 00539C34  38 00 00 00 */	li r0, 0
/* 00530DA8 00539C38  38 60 00 05 */	li r3, 5
/* 00530DAC 00539C3C  90 04 00 00 */	stw r0, 0(r4)
/* 00530DB0 00539C40  4E 80 00 20 */	blr 

.global ".__sinit_:RZCPUid_cpp"
".__sinit_:RZCPUid_cpp":
/* 00530DD0 00539C60  80 82 88 58 */	lwz r4, lbl_005B9CB8-_R2_BASE_(r2)
/* 00530DD4 00539C64  80 62 88 60 */	lwz r3, lbl_005B9CC0-_R2_BASE_(r2)
/* 00530DD8 00539C68  C8 44 00 00 */	lfd f2, 0(r4)
/* 00530DDC 00539C6C  C0 A3 00 00 */	lfs f5, 0(r3)
/* 00530DE0 00539C70  80 82 88 5C */	lwz r4, lbl_005B9CBC-_R2_BASE_(r2)
/* 00530DE4 00539C74  FC 20 10 50 */	fneg f1, f2
/* 00530DE8 00539C78  80 62 88 54 */	lwz r3, lbl_005B9CB4-_R2_BASE_(r2)
/* 00530DEC 00539C7C  FC 80 28 50 */	fneg f4, f5
/* 00530DF0 00539C80  C0 64 00 00 */	lfs f3, 0(r4)
/* 00530DF4 00539C84  C8 03 00 00 */	lfd f0, 0(r3)
/* 00530DF8 00539C88  D0 82 2B E0 */	stfs f4, lbl_005C4040-_R2_BASE_(r2)
/* 00530DFC 00539C8C  D0 A2 2B E4 */	stfs f5, lbl_005C4044-_R2_BASE_(r2)
/* 00530E00 00539C90  D0 62 2B E8 */	stfs f3, lbl_005C4048-_R2_BASE_(r2)
/* 00530E04 00539C94  D0 A2 2B EC */	stfs f5, lbl_005C404C-_R2_BASE_(r2)
/* 00530E08 00539C98  D8 22 2B F0 */	stfd f1, lbl_005C4050-_R2_BASE_(r2)
/* 00530E0C 00539C9C  D8 42 2B F8 */	stfd f2, lbl_005C4058-_R2_BASE_(r2)
/* 00530E10 00539CA0  D8 02 2C 00 */	stfd f0, lbl_005C4060-_R2_BASE_(r2)
/* 00530E14 00539CA4  D8 42 2C 08 */	stfd f2, lbl_005C4068-_R2_BASE_(r2)
/* 00530E18 00539CA8  4E 80 00 20 */	blr 
