Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design cache_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to cache_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus addr<6 : 0> on block sdram_controller is
   not reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:304 - Port bus addr<6 : 0> on block sram is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus cpu_address<13 : 1> on block
   cache_controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus dirty<2 : 0> on block cache_controller
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sdram_address<6 : 0> on block
   cache_controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus sdram_address_mux0000<6 : 0> on block
   cache_controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus sram_address<7 : 0> on block
   cache_controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus valid<2 : 0> on block cache_controller
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cache_controller.edif ...
ngc2edif: Total memory usage is 107056 kilobytes

