0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.gen/sources_1/bd/main/hdl/main_wrapper.vhd,1682611027,vhdl,,,,main_wrapper,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.ip_user_files/bd/main/ip/main_blk_mem_gen_0_0/sim/main_blk_mem_gen_0_0.v,1682608818,verilog,,C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.ip_user_files/bd/main/ip/main_sim_clk_gen_0_0/sim/main_sim_clk_gen_0_0.v,,main_blk_mem_gen_0_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.ip_user_files/bd/main/ip/main_c_counter_binary_0_0/sim/main_c_counter_binary_0_0.vhd,1682606360,vhdl,,,,main_c_counter_binary_0_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.ip_user_files/bd/main/ip/main_generate_save_data_0_4/sim/main_generate_save_data_0_4.vhd,1682611027,vhdl,,,,main_generate_save_data_0_4,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.ip_user_files/bd/main/ip/main_sim_clk_gen_0_0/sim/main_sim_clk_gen_0_0.v,1682606360,verilog,,,,main_sim_clk_gen_0_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.ip_user_files/bd/main/sim/main.vhd,1682611027,vhdl,,,,main,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Save_Data/Save_Data.srcs/sources_1/new/save_data.vhd,1682610974,vhdl,,,,generate_save_data,,,,,,,,
