module D_FF(input clk,reset,d,output reg q,qbar);
always @ (posedge clk or posedge reset)
begin
if(reset)
begin
q<=1'b0;
qbar<=1'b1;
end
else
begin
q<=d;
qbar<=~d;
end
end
endmodule


module D_FF_tb;
reg d,reset,clk;
wire q,qbar;
D_FF uut (.d(d),.reset(reset),.clk(clk),.q(q),.qbar(qbar));
always #5 clk=~clk;
initial begin
clk=1'b1;
reset=1'b1;d=1'b0;#10;
reset=1'b0;
d=1'b0;#10;
d=1'b0;#10;
d=1'b1;#10;
d=1'b1;#10;
$stop;
end
endmodule
