module mem_ex(
clk,
d,
q,
);
input wire clk;
input wire d;
output reg q;
always @(posedge clk)
	q <= d;
endmodule