
<!--
This XML file (created on Wed Jun 21 11:17:55 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_178.xsd</schema>
<license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 178</build>
	<binary_type>32</binary_type>
	<module>quartus_map</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Wed Jun 21 11:17:56 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<project>C:/altera/FPGA_course/ex13/ex13</project>
<revision>ex13</revision>
<compilation_summary>
	<flow_status>Successful - Wed Jun 21 11:17:55 2006</flow_status>
	<quartus_ii_version>6.0 Build 178 04/27/2006 SJ Web Edition</quartus_ii_version>
	<revision_name>ex13</revision_name>
	<top_level_entity_name>ex13</top_level_entity_name>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>N/A</met_timing_requirements>
	<total_logic_elements>848</total_logic_elements>
	<total_pins>22</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>4,096</total_memory_bits>
	<total_plls>0</total_plls>
</compilation_summary>
<lpm_params>
	<lpm_data type="lpm_mult" num_inst="1">
		<inst name="FIR_core:inst|lpm_mult:Mult0">
			<param name="LPM_WIDTHA" value="16"></param>
			<param name="LPM_WIDTHB" value="16"></param>
			<param name="LPM_WIDTHP" value="32"></param>
			<param name="LPM_REPRESENTATION" value="SIGNED"></param>
			<param name="INPUT_A_IS_CONSTANT" value="NO"></param>
			<param name="INPUT_B_IS_CONSTANT" value="NO"></param>
			<param name="USE_EAB" value="OFF"></param>
			<param name="DEDICATED_MULTIPLIER_CIRCUITRY" value="AUTO"></param>
			<param name="INPUT_A_FIXED_VALUE" value="Bx"></param>
			<param name="INPUT_B_FIXED_VALUE" value="Bx"></param>
		</inst>
	</lpm_data>
</lpm_params>
<eda_tools>
	<eda_tool type="eda_board_design_symbol">FPGA Xchange (Symbol)</eda_tool>
</eda_tools>
<mep_data>
	<command_line>quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13</command_line>
</mep_data>
<software_data>
	<smart_recompile>on</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Design contains 10 input pin(s) that do not drive logic</warning>
	<warning>Warning: No output dependent on input pin &quot;DIPSWITCH[0]&quot;</warning>
	<warning>Warning: No output dependent on input pin &quot;DIPSWITCH[1]&quot;</warning>
	<warning>Warning: No output dependent on input pin &quot;DIPSWITCH[2]&quot;</warning>
	<warning>Warning: No output dependent on input pin &quot;DIPSWITCH[3]&quot;</warning>
	<info>Info: Quartus II Analysis &amp; Synthesis was successful. 0 errors, 18 warnings</info>
	<info>Info: Elapsed time: 00:00:25</info>
	<info>Info: Processing ended: Wed Jun 21 11:17:55 2006</info>
	<info>Info: Implemented 903 device resources after synthesis - the final resource count might be different</info>
	<info>Info: Implemented 32 RAM segments</info>
</messages>
<analysis___synthesis_settings>
	<row>
		<option>Device</option>
		<setting>EP1C12F256C7</setting>
	</row>
	<row>
		<option>Top-level entity name</option>
		<setting>ex13</setting>
		<default_value>ex13</default_value>
	</row>
	<row>
		<option>Family name</option>
		<setting>Cyclone</setting>
		<default_value>Stratix</default_value>
	</row>
	<row>
		<option>Use smart compilation</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Restructure Multiplexers</option>
		<setting>Off</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Ignore LCELL Buffers</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Optimization Technique -- Cyclone</option>
		<setting>Speed</setting>
		<default_value>Balanced</default_value>
	</row>
	<row>
		<option>Perform WYSIWYG Primitive Resynthesis</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform gate-level register retiming</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Create Debugging Nodes for IP Cores</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Preserve fewer node names</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Disable OpenCore Plus hardware evaluation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Verilog Version</option>
		<setting>Verilog_2001</setting>
		<default_value>Verilog_2001</default_value>
	</row>
	<row>
		<option>VHDL Version</option>
		<setting>VHDL93</setting>
		<default_value>VHDL93</default_value>
	</row>
	<row>
		<option>State Machine Processing</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Extract Verilog State Machines</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Extract VHDL State Machines</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Add Pass-Through Logic to Inferred RAMs</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>NOT Gate Push-Back</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Power-Up Don&apos;t Care</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Remove Redundant Logic Cells</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Remove Duplicate Registers</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Ignore CARRY Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore CASCADE Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore GLOBAL Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore ROW GLOBAL Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore SOFT Buffers</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Limit AHDL Integers to 32 Bits</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II</option>
		<setting>70</setting>
		<default_value>70</default_value>
	</row>
	<row>
		<option>Auto Carry Chains</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Open-Drain Pins</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Remove Duplicate Logic</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Allow register retiming to trade off Tsu/Tco with Fmax</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto ROM Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto RAM Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Shift Register Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Clock Enable Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Allow Synchronous Control Signals</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Force Use of Synchronous Clear Signals</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto RAM Block Balancing</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Resource Sharing</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Allow Any RAM Size For Recognition</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Allow Any ROM Size For Recognition</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Allow Any Shift Register Size For Recognition</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Maximum Number of M512 Memory Blocks</option>
		<setting>Unlimited</setting>
		<default_value>Unlimited</default_value>
	</row>
	<row>
		<option>Maximum Number of M4K Memory Blocks</option>
		<setting>Unlimited</setting>
		<default_value>Unlimited</default_value>
	</row>
	<row>
		<option>Maximum Number of M-RAM Memory Blocks</option>
		<setting>Unlimited</setting>
		<default_value>Unlimited</default_value>
	</row>
	<row>
		<option>Ignore translate_off and translate_on Synthesis Directives</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Show Parameter Settings Tables in Synthesis Report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Ignore Maximum Fan-Out Assignments</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Retiming Meta-Stability Register Sequence Length</option>
		<setting>2</setting>
		<default_value>2</default_value>
	</row>
	<row>
		<option>PowerPlay Power Optimization</option>
		<setting>Normal compilation</setting>
		<default_value>Normal compilation</default_value>
	</row>
	<row>
		<option>HDL message level</option>
		<setting>Level2</setting>
		<default_value>Level2</default_value>
	</row>
</analysis___synthesis_settings>
<general_register_statistics>
	<row>
		<statistic>Total registers</statistic>
		<value>381</value>
	</row>
	<row>
		<statistic>Number of registers using Synchronous Clear</statistic>
		<value>62</value>
	</row>
	<row>
		<statistic>Number of registers using Synchronous Load</statistic>
		<value>89</value>
	</row>
	<row>
		<statistic>Number of registers using Asynchronous Clear</statistic>
		<value>107</value>
	</row>
	<row>
		<statistic>Number of registers using Asynchronous Load</statistic>
		<value>0</value>
	</row>
	<row>
		<statistic>Number of registers using Clock Enable</statistic>
		<value>230</value>
	</row>
	<row>
		<statistic>Number of registers using Preset</statistic>
		<value>0</value>
	</row>
</general_register_statistics>
<in_system_memory_content_editor_settings>
	<row>
		<instance_index>0</instance_index>
		<instance_id>IN</instance_id>
		<width>16</width>
		<depth>128</depth>
		<mode>Read/Write</mode>
		<hierarchy_location>FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated</hierarchy_location>
	</row>
	<row>
		<instance_index>1</instance_index>
		<instance_id>COEF</instance_id>
		<width>16</width>
		<depth>128</depth>
		<mode>Read/Write</mode>
		<hierarchy_location>FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated</hierarchy_location>
	</row>
</in_system_memory_content_editor_settings>
<ip_cores>
	<ip type="ampp">
			<corename>sld_mod_ram_rom.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCEC</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_rom_sr.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCE1</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_hub.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCE1</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_dffex.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCE1</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
</ip_cores>
</talkback>
