{
  "creator": "Yosys 0.13+39 (git sha1 9c9366895, ccache clang 11.0.0-2~ubuntu20.04.1 -Os -flto -flto)",
  "modules": {
    "module1": {
      "attributes": {
        "hdlname": "\\module1",
        "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:37.1-46.10"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "out0": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:39.11-39.14"
          }
        },
        "in0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:38.11-38.14"
          }
        },
        "out0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:40.12-40.16"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": 1,
        "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:2.1-35.10"
      },
      "ports": {
        "in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "inst_1_11": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:12.13-12.52"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 2 ],
            "out0": [ 10 ]
          }
        },
        "inst_1_12": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:18.13-18.52"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 3 ],
            "out0": [ 11 ]
          }
        },
        "inst_1_13": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:24.13-24.52"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 4 ],
            "out0": [ 12 ]
          }
        },
        "inst_1_14": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:30.13-30.52"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 5 ],
            "out0": [ 13 ]
          }
        },
        "inst_1_21": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:13.13-13.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 10 ],
            "out0": [ 14 ]
          }
        },
        "inst_1_22": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:19.13-19.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 11 ],
            "out0": [ 15 ]
          }
        },
        "inst_1_23": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:25.13-25.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 12 ],
            "out0": [ 16 ]
          }
        },
        "inst_1_24": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:31.13-31.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 13 ],
            "out0": [ 17 ]
          }
        },
        "inst_1_31": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:14.13-14.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 14 ],
            "out0": [ 18 ]
          }
        },
        "inst_1_32": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:20.13-20.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 15 ],
            "out0": [ 19 ]
          }
        },
        "inst_1_33": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:26.13-26.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 16 ],
            "out0": [ 20 ]
          }
        },
        "inst_1_34": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:32.13-32.54"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 17 ],
            "out0": [ 21 ]
          }
        },
        "inst_1_41": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:15.13-15.53"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 18 ],
            "out0": [ 6 ]
          }
        },
        "inst_1_42": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:21.13-21.53"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 19 ],
            "out0": [ 7 ]
          }
        },
        "inst_1_43": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:27.13-27.53"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 20 ],
            "out0": [ 8 ]
          }
        },
        "inst_1_44": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:33.13-33.53"
          },
          "port_directions": {
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "in0": [ 21 ],
            "out0": [ 9 ]
          }
        }
      },
      "netnames": {
        "in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:3.16-3.18"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/spydrnet_physical/support_files/sample_verilog/square_grid.v:4.17-4.20"
          }
        },
        "row1": {
          "hide_name": 0,
          "bits": [ 10, 14, 18 ],
          "attributes": {
          }
        },
        "row2": {
          "hide_name": 0,
          "bits": [ 11, 15, 19 ],
          "attributes": {
          }
        },
        "row3": {
          "hide_name": 0,
          "bits": [ 12, 16, 20 ],
          "attributes": {
          }
        },
        "row4": {
          "hide_name": 0,
          "bits": [ 13, 17, 21 ],
          "attributes": {
          }
        }
      }
    }
  }
}
