<profile>

<section name = "Vitis HLS Report for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'" level="0">
<item name = "Date">Wed Nov 19 13:55:04 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">edge_project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- gauss_loop_VITIS_LOOP_28_1">?, ?, 36, 9, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1112, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 4360, 3335, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 214, -</column>
<column name="Register">-, -, 954, 64, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_31ns_33ns_63_1_1_U1">mul_31ns_33ns_63_1_1, 0, 4, 0, 21, 0</column>
<column name="urem_31ns_3ns_2_35_1_U2">urem_31ns_3ns_2_35_1, 0, 0, 2180, 1657, 0</column>
<column name="urem_31ns_3ns_2_35_1_U3">urem_31ns_3ns_2_35_1, 0, 0, 2180, 1657, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_1_fu_390_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln27_2_fu_396_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln27_3_fu_375_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln28_1_fu_617_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln28_fu_612_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln32_1_fu_726_p2">+, 0, 0, 17, 12, 12</column>
<column name="add_ln32_2_fu_731_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln32_3_fu_741_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln32_fu_698_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_1_fu_607_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln35_fu_601_p2">+, 0, 0, 16, 16, 16</column>
<column name="empty_23_fu_475_p2">+, 0, 0, 64, 64, 64</column>
<column name="empty_25_fu_541_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_27_fu_562_p2">+, 0, 0, 71, 64, 64</column>
<column name="sum_1_fu_751_p2">+, 0, 0, 17, 12, 12</column>
<column name="tmp1_fu_487_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp2_fu_531_p2">+, 0, 0, 39, 32, 10</column>
<column name="tmp41_fu_680_p2">+, 0, 0, 17, 10, 10</column>
<column name="tmp4_fu_552_p2">+, 0, 0, 39, 32, 11</column>
<column name="tmp8_fu_651_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp9_fu_670_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp_fu_470_p2">+, 0, 0, 64, 64, 64</column>
<column name="empty_fu_460_p2">-, 0, 0, 49, 42, 42</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln27_fu_370_p2">icmp, 0, 0, 70, 63, 63</column>
<column name="icmp_ln28_fu_365_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="grp_fu_426_p0">select, 0, 0, 31, 1, 31</column>
<column name="grp_fu_525_p0">select, 0, 0, 31, 1, 31</column>
<column name="select_ln27_2_fu_410_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln27_fu_402_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="c_fu_126">9, 2, 31, 62</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_317_p0">14, 3, 31, 93</column>
<column name="indvar1_fu_130">9, 2, 31, 62</column>
<column name="indvar_flatten_fu_142">9, 2, 63, 126</column>
<column name="indvar_fu_138">9, 2, 31, 62</column>
<column name="m_axi_gmem_ARADDR">20, 4, 64, 256</column>
<column name="r_fu_134">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln27_3_reg_852">63, 0, 63, 0</column>
<column name="add_ln32_reg_956">12, 0, 12, 0</column>
<column name="add_ln35_1_reg_921">16, 0, 16, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="c_2_reg_838">31, 0, 31, 0</column>
<column name="c_fu_126">31, 0, 31, 0</column>
<column name="gmem_addr_1_read_2_reg_946">8, 0, 8, 0</column>
<column name="gmem_addr_1_reg_904">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_951">8, 0, 8, 0</column>
<column name="gmem_addr_2_reg_910">64, 0, 64, 0</column>
<column name="gmem_addr_read_1_reg_936">8, 0, 8, 0</column>
<column name="gmem_addr_read_reg_931">8, 0, 8, 0</column>
<column name="gmem_addr_reg_875">64, 0, 64, 0</column>
<column name="icmp_ln27_reg_848">1, 0, 1, 0</column>
<column name="icmp_ln28_reg_843">1, 0, 1, 0</column>
<column name="indvar1_fu_130">31, 0, 31, 0</column>
<column name="indvar_flatten_fu_142">63, 0, 63, 0</column>
<column name="indvar_fu_138">31, 0, 31, 0</column>
<column name="r_fu_134">31, 0, 31, 0</column>
<column name="reg_322">8, 0, 8, 0</column>
<column name="reg_326">8, 0, 8, 0</column>
<column name="select_ln27_1_reg_887">31, 0, 31, 0</column>
<column name="select_ln27_2_reg_863">31, 0, 31, 0</column>
<column name="select_ln27_3_reg_868">31, 0, 31, 0</column>
<column name="select_ln27_reg_857">31, 0, 31, 0</column>
<column name="sum_reg_926">8, 0, 8, 0</column>
<column name="tmp1_reg_881">64, 0, 64, 0</column>
<column name="tmp8_reg_941">9, 0, 9, 0</column>
<column name="tmp_24_cast1_reg_894">10, 0, 10, 0</column>
<column name="tmp_24_cast_reg_899">8, 0, 8, 0</column>
<column name="trunc_ln27_reg_974">2, 0, 2, 0</column>
<column name="trunc_ln2_reg_961">8, 0, 8, 0</column>
<column name="trunc_ln2_reg_961_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="udiv_ln_cast_reg_916">16, 0, 16, 0</column>
<column name="add_ln35_1_reg_921">64, 32, 16, 0</column>
<column name="icmp_ln27_reg_848">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="add_ln27">in, 32, ap_none, add_ln27, scalar</column>
<column name="mul_ln27">in, 63, ap_none, mul_ln27, scalar</column>
<column name="blur_address0">out, 16, ap_memory, blur, array</column>
<column name="blur_ce0">out, 1, ap_memory, blur, array</column>
<column name="blur_we0">out, 1, ap_memory, blur, array</column>
<column name="blur_d0">out, 8, ap_memory, blur, array</column>
<column name="blur_1_address0">out, 16, ap_memory, blur_1, array</column>
<column name="blur_1_ce0">out, 1, ap_memory, blur_1, array</column>
<column name="blur_1_we0">out, 1, ap_memory, blur_1, array</column>
<column name="blur_1_d0">out, 8, ap_memory, blur_1, array</column>
<column name="blur_2_address0">out, 16, ap_memory, blur_2, array</column>
<column name="blur_2_ce0">out, 1, ap_memory, blur_2, array</column>
<column name="blur_2_we0">out, 1, ap_memory, blur_2, array</column>
<column name="blur_2_d0">out, 8, ap_memory, blur_2, array</column>
<column name="blur_3_address0">out, 16, ap_memory, blur_3, array</column>
<column name="blur_3_ce0">out, 1, ap_memory, blur_3, array</column>
<column name="blur_3_we0">out, 1, ap_memory, blur_3, array</column>
<column name="blur_3_d0">out, 8, ap_memory, blur_3, array</column>
<column name="blur_4_address0">out, 16, ap_memory, blur_4, array</column>
<column name="blur_4_ce0">out, 1, ap_memory, blur_4, array</column>
<column name="blur_4_we0">out, 1, ap_memory, blur_4, array</column>
<column name="blur_4_d0">out, 8, ap_memory, blur_4, array</column>
<column name="blur_5_address0">out, 16, ap_memory, blur_5, array</column>
<column name="blur_5_ce0">out, 1, ap_memory, blur_5, array</column>
<column name="blur_5_we0">out, 1, ap_memory, blur_5, array</column>
<column name="blur_5_d0">out, 8, ap_memory, blur_5, array</column>
<column name="blur_6_address0">out, 16, ap_memory, blur_6, array</column>
<column name="blur_6_ce0">out, 1, ap_memory, blur_6, array</column>
<column name="blur_6_we0">out, 1, ap_memory, blur_6, array</column>
<column name="blur_6_d0">out, 8, ap_memory, blur_6, array</column>
<column name="blur_7_address0">out, 16, ap_memory, blur_7, array</column>
<column name="blur_7_ce0">out, 1, ap_memory, blur_7, array</column>
<column name="blur_7_we0">out, 1, ap_memory, blur_7, array</column>
<column name="blur_7_d0">out, 8, ap_memory, blur_7, array</column>
<column name="blur_8_address0">out, 16, ap_memory, blur_8, array</column>
<column name="blur_8_ce0">out, 1, ap_memory, blur_8, array</column>
<column name="blur_8_we0">out, 1, ap_memory, blur_8, array</column>
<column name="blur_8_d0">out, 8, ap_memory, blur_8, array</column>
<column name="in_img">in, 64, ap_none, in_img, scalar</column>
</table>
</item>
</section>
</profile>
