pre-DR init
pre-DR start
pre-DR detach
all done
Cache simulation results:
Core #0 \([1-3] thread\(s\)\)
  L1I stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*    Miss rate:                  *[0-9,\.]*%
  L1D stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*   Miss rate:                   *[0-9,\.]*%
Core #1 \([0-2] thread\(s\)\)
  L1I stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*    Miss rate:                  *[0-9,\.]*%
  L1D stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*   Miss rate:                   *[0-9,\.]*%
Core #2 \([0-2] thread\(s\)\)
  L1I stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*    Miss rate:                  *[0-9,\.]*%
  L1D stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*   Miss rate:                   *[0-9,\.]*%
Core #3 \([0-2] thread\(s\)\)
  L1I stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*    Miss rate:                  *[0-9,\.]*%
  L1D stats:
    Hits:                         *[0-9,\.]*...
    Misses:                       *[0-9,\.]*.
.*   Miss rate:                   *[0-9,\.]*%
LL stats:
    Hits:                         *[0-9,\.]*.
    Misses:                       *[0-9,\.]*..
.*   Local miss rate:             *[0-9,\.]*%
    Child hits:                   *[0-9,\.]*...
    Total miss rate:              *[0-9,\.]*%
