
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.947082                       # Number of seconds simulated
sim_ticks                                2947081929000                       # Number of ticks simulated
final_tick                               2947081929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183395                       # Simulator instruction rate (inst/s)
host_op_rate                                   299088                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2169195957                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663972                       # Number of bytes of host memory used
host_seconds                                  1358.61                       # Real time elapsed on the host
sim_insts                                   249161758                       # Number of instructions simulated
sim_ops                                     406343090                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         7023168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7045888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    457840576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       457840576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           109737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              110092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7153759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7153759                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               7709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2383092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2390802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          7709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       155353868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            155353868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       155353868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              7709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2383092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            157744669                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   118034006                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    31915293                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2737                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           497                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   335229914                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5894163858                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   249161758                       # Number of instructions committed
system.cpu.committedOps                     406343090                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             403870626                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     4727228                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     23353246                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    403870626                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           905631567                       # number of times the integer registers were read
system.cpu.num_int_register_writes          351334408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            149131753                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           139496773                       # number of times the CC registers were written
system.cpu.num_mem_refs                     149949293                       # number of memory refs
system.cpu.num_load_insts                   118034001                       # Number of load instructions
system.cpu.num_store_insts                   31915292                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 5894163858                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30316577                       # Number of branches fetched
system.cpu.op_class::No_OpClass                744058      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                 251172933     61.81%     62.00% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.00% # Class of executed instruction
system.cpu.op_class::IntDiv                   4475842      1.10%     63.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::MemRead                118033933     29.05%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                31914857      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  406343090                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.688361                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           149949299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            352101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            425.870131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.688361                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         300250699                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        300250699                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    117715172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117715172                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4023351                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4023351                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     121738523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        121738523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    121738523                       # number of overall hits
system.cpu.dcache.overall_hits::total       121738523                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       318834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318834                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     27891942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     27891942                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     28210776                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28210776                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     28210776                       # number of overall misses
system.cpu.dcache.overall_misses::total      28210776                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  59431057500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59431057500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 2430584723000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2430584723000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 2490015780500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2490015780500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 2490015780500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2490015780500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.873937                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.873937                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.188135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188135                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188135                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 186401.254258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 186401.254258                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87142.900376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87142.900376                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88264.703548                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88264.703548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88264.703548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88264.703548                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        87503                       # number of writebacks
system.cpu.dcache.writebacks::total             87503                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       318834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318834                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     27891942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     27891942                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     28210776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28210776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     28210776                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28210776                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  59112223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59112223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2402692781000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2402692781000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 2461805004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2461805004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 2461805004500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2461805004500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.873937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.873937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.188135                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188135                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.188135                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188135                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 185401.254258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 185401.254258                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86142.900376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86142.900376                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87264.703548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87264.703548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87264.703548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87264.703548                       # average overall mshr miss latency
system.cpu.dcache.replacements                 351589                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.540360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           335229914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          944309.616901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.540360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         670460183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        670460183                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    335229559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       335229559                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     335229559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        335229559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    335229559                       # number of overall hits
system.cpu.icache.overall_hits::total       335229559                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     98071500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98071500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     98071500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98071500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     98071500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98071500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    335229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    335229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    335229914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    335229914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    335229914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    335229914                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 276257.746479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 276257.746479                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 276257.746479                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 276257.746479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 276257.746479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 276257.746479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     97716500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97716500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     97716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     97716500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97716500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 275257.746479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 275257.746479                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 275257.746479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 275257.746479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 275257.746479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 275257.746479                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.339494                       # Cycle average of tags in use
system.l2.tags.total_refs                    56508448                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248823                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    227.102993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.427935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.872496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2041.039063                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1972                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 452316503                       # Number of tag accesses
system.l2.tags.data_accesses                452316503                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        87503                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87503                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        27945694                       # number of WriteClean hits
system.l2.WriteClean_hits::total             27945694                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          13956085                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             13956085                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   680                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         102199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102199                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                102879                       # number of demand (read+write) hits
system.l2.demand_hits::total                   102879                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               102879                       # number of overall hits
system.l2.overall_hits::total                  102879                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        13902590                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           13902590                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            32587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32587                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       216635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216635                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              249222                       # number of demand (read+write) misses
system.l2.demand_misses::total                 249577                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             249222                       # number of overall misses
system.l2.overall_misses::total                249577                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 2201229631500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 2201229631500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12362907500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12362907500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     97172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97172500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  57560882500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57560882500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      97172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   69923790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70020962500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     97172500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  69923790000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70020962500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        87503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     27945694                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         27945694                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      27858675                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         27858675                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          33267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       318834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            352101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352456                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           352101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352456                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499040                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499040                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.979559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979559                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.679460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679460                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.707814                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.708108                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.707814                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.708108                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 158332.341779                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 158332.341779                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 379381.578544                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 379381.578544                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 273725.352113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 273725.352113                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 265704.445265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 265704.445265                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 273725.352113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 280568.288514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 280558.555075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 273725.352113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 280568.288514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 280558.555075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               242689                       # number of writebacks
system.l2.writebacks::total                    242689                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     13902590                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      13902590                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        32587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32587                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       216635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216635                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         249222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            249577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        249222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           249577                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 2062204123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 2062204123000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  12037037500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12037037500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     93622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  55394532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  55394532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     93622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  67431570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67525192500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     93622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  67431570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67525192500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499040                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499040                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.979559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.679460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679460                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.707814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.708108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.707814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.708108                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 148332.369940                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 148332.369940                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 369381.578544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 369381.578544                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 263725.352113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 263725.352113                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 255704.445265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 255704.445265                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 263725.352113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 270568.288514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 270558.555075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 263725.352113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 270568.288514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 270558.555075                       # average overall mshr miss latency
system.l2.replacements                         246775                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15929.533208                       # Cycle average of tags in use
system.l3.tags.total_refs                    28418443                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    110093                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    258.131244                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.146092                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         16.037416                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15913.349700                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000979                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.971274                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.972262                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 113783881                       # Number of tag accesses
system.l3.tags.data_accesses                113783881                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       242689                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           242689                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        14019783                       # number of WriteClean hits
system.l3.WriteClean_hits::total             14019783                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           6954069                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              6954069                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                269                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   269                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         138332                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            138332                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                138601                       # number of demand (read+write) hits
system.l3.demand_hits::total                   138601                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               138601                       # number of overall hits
system.l3.overall_hits::total                  138601                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         6949294                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            6949294                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            31545                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               31545                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        78303                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           78658                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              109848                       # number of demand (read+write) misses
system.l3.demand_misses::total                 110203                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             109848                       # number of overall misses
system.l3.overall_misses::total                110203                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 1836276388000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 1836276388000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  11657219500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11657219500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     89717500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  51559061500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  51648779000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      89717500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   63216281000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      63305998500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     89717500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  63216281000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     63305998500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       242689                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       242689                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     14019783                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         14019783                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      13903363                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         13903363                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       216635                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        216990                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            248449                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               248804                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           248449                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              248804                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499828                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499828                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.991545                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.991545                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.361451                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.362496                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.442135                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.442931                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.442135                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.442931                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 264239.272076                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 264239.272076                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 369542.542400                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 369542.542400                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 252725.352113                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 658455.761593                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 656624.615424                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 252725.352113                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 575488.684364                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 574448.957832                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 252725.352113                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 575488.684364                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 574448.957832                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                93379                       # number of writebacks
system.l3.writebacks::total                     93379                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      6949294                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       6949294                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        31545                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          31545                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        78303                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        78658                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         109848                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            110203                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        109848                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           110203                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 1766783505000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 1766783505000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  11341769500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11341769500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     86167500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  50776031500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  50862199000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     86167500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  62117801000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  62203968500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     86167500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  62117801000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  62203968500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499828                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499828                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.991545                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.991545                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.361451                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.362496                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.442135                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.442931                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.442135                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.442931                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 254239.280278                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 254239.280278                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 359542.542400                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 359542.542400                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 242725.352113                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 648455.761593                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 646624.615424                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 242725.352113                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 565488.684364                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 564448.957832                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 242725.352113                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 565488.684364                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 564448.957832                       # average overall mshr miss latency
system.l3.replacements                          93709                       # number of replacements
system.membus.snoop_filter.tot_requests       7152927                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      7042835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93379                       # Transaction distribution
system.membus.trans_dist::WriteClean          7060380                       # Transaction distribution
system.membus.trans_dist::CleanEvict               51                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          6949405                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31434                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         78658                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     14323399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     14323399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14323399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    464886464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    464886464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               464886464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7059497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7059497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7059497                       # Request fanout histogram
system.membus.reqLayer2.occupancy         51953779500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          558153000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     28562766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     28210310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       21080740                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     21080740                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            319189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       330195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        49025857                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          268453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        27858675                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       27858675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33267                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318834                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     84718835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              84719591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1816659072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1816684736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21327222                       # Total snoops (count)
system.tol2bus.snoopTraffic                1364662720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49538353                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494425                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28457613     57.45%     57.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1               21080740     42.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49538353                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56287473000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14457489000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     14398664                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     14149860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        7060664                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      7060664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2947081929000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            216990                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       336068                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        21080163                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            4138                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        13903363                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       13903363                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       216990                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     42570614                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    928721664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         7154089                       # Total snoops (count)
system.tol3bus.snoopTraffic                 457840576                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         21306256                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.331389                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.470713                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               14245592     66.86%     66.86% # Request fanout histogram
system.tol3bus.snoop_fanout::1                7060664     33.14%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           21306256                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28471695500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7324887500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
