module module_0 (
    input logic [id_1 : id_1] id_2,
    output id_3,
    output logic id_4,
    output id_5,
    output [id_4 : 1] id_6,
    input id_7,
    id_8,
    input logic [id_7 : id_5] id_9,
    input logic [id_4 : id_2] id_10,
    input logic id_11,
    output id_12,
    input logic id_13[id_1  &&  id_10 : id_12],
    input id_14,
    input logic id_15,
    output logic [id_14 : id_13] id_16,
    input id_17,
    output id_18,
    input [1 : id_5] id_19,
    input id_20
);
endmodule
