

================================================================
== Vitis HLS Report for 'filter'
================================================================
* Date:           Tue Dec  7 22:45:00 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      188|      188| 1.880 us | 1.880 us |  188|  188|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DOWNSAMPLER_FILTER  |      184|      184|        16|          1|          1|   170|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 20 17 
17 --> 18 
18 --> 19 
19 --> 4 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = alloca i32"   --->   Operation 21 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32"   --->   Operation 22 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32"   --->   Operation 23 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32"   --->   Operation 24 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32"   --->   Operation 25 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32"   --->   Operation 26 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32"   --->   Operation 27 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32"   --->   Operation 28 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32"   --->   Operation 29 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32"   --->   Operation 30 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32"   --->   Operation 31 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32"   --->   Operation 32 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_46 = alloca i32"   --->   Operation 33 'alloca' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_47 = alloca i32"   --->   Operation 34 'alloca' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_48 = alloca i32"   --->   Operation 35 'alloca' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_49 = alloca i32"   --->   Operation 36 'alloca' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_50 = alloca i32"   --->   Operation 37 'alloca' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_51 = alloca i32"   --->   Operation 38 'alloca' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_52 = alloca i32"   --->   Operation 39 'alloca' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_53 = alloca i32"   --->   Operation 40 'alloca' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_read" [e2e_system.cpp:40]   --->   Operation 41 'read' 'input_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %input_read_1" [e2e_system.cpp:60]   --->   Operation 42 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln60"   --->   Operation 43 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_read_1, i32"   --->   Operation 44 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 45 [1/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln60"   --->   Operation 45 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 46 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %ireg"   --->   Operation 47 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32"   --->   Operation 48 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln557, i63"   --->   Operation 49 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.99ns)   --->   "%select_ln588 = select i1 %tmp_11, i36, i36"   --->   Operation 50 'select' 'select_ln588' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1"   --->   Operation 51 'xor' 'xor_ln571' <Predicate = (!icmp_ln571)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "%br_ln48 = br void %bb245" [e2e_system.cpp:48]   --->   Operation 52 'br' 'br_ln48' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i8, void %_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i8 %add_ln48, void %bb245.split_ifconv" [e2e_system.cpp:48]   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln48 = icmp_eq  i8 %i, i8" [e2e_system.cpp:48]   --->   Operation 54 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln48 = add i8 %i, i8" [e2e_system.cpp:48]   --->   Operation 55 'add' 'add_ln48' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %bb245.split_ifconv, void" [e2e_system.cpp:48]   --->   Operation 56 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%exp_tmp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32, i32"   --->   Operation 57 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp_V"   --->   Operation 58 'zext' 'zext_ln455' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 59 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln565"   --->   Operation 60 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_1"   --->   Operation 61 'zext' 'zext_ln569' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54, i54 %zext_ln569"   --->   Operation 62 'sub' 'man_V_1' <Predicate = (!icmp_ln48 & p_Result_s)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 63 'select' 'select_ln570' <Predicate = (!icmp_ln48)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.54ns)   --->   "%F2 = sub i12, i12 %zext_ln455"   --->   Operation 64 'sub' 'F2' <Predicate = (!icmp_ln48)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570"   --->   Operation 65 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 66 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12"   --->   Operation 66 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln48)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.54ns)   --->   "%add_ln581 = add i12, i12 %F2"   --->   Operation 67 'add' 'add_ln581' <Predicate = (!icmp_ln48)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12, i12 %F2"   --->   Operation 68 'sub' 'sub_ln581' <Predicate = (!icmp_ln48)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 69 'select' 'sh_amt' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12"   --->   Operation 70 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln48)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 71 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln48)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 72 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln48)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln586 = sext i12 %sh_amt"   --->   Operation 73 'sext' 'sext_ln586' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln586"   --->   Operation 74 'zext' 'zext_ln586' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (4.61ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, i54 %zext_ln586"   --->   Operation 75 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln48)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 76 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.55ns)   --->   "%icmp_ln61 = icmp_eq  i8 %i, i8" [e2e_system.cpp:61]   --->   Operation 77 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln48)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_54 = phi i36, void %_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i36 %select_ln585_3, void %bb245.split_ifconv"   --->   Operation 78 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_55 = phi i36, void %_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i36 %select_ln585_1, void %bb245.split_ifconv"   --->   Operation 79 'phi' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_load7 = load i36 %empty_52"   --->   Operation 80 'load' 'p_load7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%p_load = load i36 %empty_53"   --->   Operation 81 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %empty_54, i36 %empty_53, i36 %p_load" [e2e_system.cpp:48]   --->   Operation 82 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %empty_55, i36 %empty_52, i36 %p_load7" [e2e_system.cpp:48]   --->   Operation 83 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i32 %sext_ln586"   --->   Operation 84 'zext' 'zext_ln604' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (4.52ns)   --->   "%shl_ln604 = shl i36 %trunc_ln583, i36 %zext_ln604"   --->   Operation 85 'shl' 'shl_ln604' <Predicate = (!icmp_ln48)> <Delay = 4.52> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 86 'and' 'and_ln582' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i36 %trunc_ln583, i36"   --->   Operation 87 'select' 'select_ln582' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 88 'or' 'or_ln582' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1"   --->   Operation 89 'xor' 'xor_ln582' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 90 'and' 'and_ln581' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 91 'and' 'and_ln585' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i36 %trunc_ln586, i36 %select_ln582"   --->   Operation 92 'select' 'select_ln585' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 93 'or' 'or_ln581' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1"   --->   Operation 94 'xor' 'xor_ln581' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 95 'and' 'and_ln603' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%select_ln603 = select i1 %and_ln603, i36 %shl_ln604, i36 %select_ln585"   --->   Operation 96 'select' 'select_ln603' <Predicate = (!icmp_ln48 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %icmp_ln571, i36, i36 %select_ln603"   --->   Operation 97 'select' 'select_ln571' <Predicate = (!icmp_ln48)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.97ns)   --->   "%xor_ln585 = xor i1 %icmp_ln585, i1"   --->   Operation 98 'xor' 'xor_ln585' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585"   --->   Operation 99 'and' 'and_ln585_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i36 %select_ln588, i36 %select_ln571"   --->   Operation 100 'select' 'select_ln585_1' <Predicate = (!icmp_ln48)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln61 = or i1 %icmp_ln61, i1 %icmp_ln571" [e2e_system.cpp:61]   --->   Operation 101 'or' 'or_ln61' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%xor_ln61 = xor i1 %or_ln61, i1" [e2e_system.cpp:61]   --->   Operation 102 'xor' 'xor_ln61' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%and_ln582_1 = and i1 %icmp_ln582, i1 %xor_ln61"   --->   Operation 103 'and' 'and_ln582_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%select_ln582_1 = select i1 %and_ln582_1, i36 %trunc_ln583, i36"   --->   Operation 104 'select' 'select_ln582_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %or_ln61, i1 %icmp_ln582"   --->   Operation 105 'or' 'or_ln582_1' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, i1"   --->   Operation 106 'xor' 'xor_ln582_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581, i1 %xor_ln582_1"   --->   Operation 107 'and' 'and_ln581_1' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585"   --->   Operation 108 'and' 'and_ln585_2' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln585_2 = select i1 %and_ln585_2, i36 %trunc_ln586, i36 %select_ln582_1"   --->   Operation 109 'select' 'select_ln585_2' <Predicate = (!icmp_ln48)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581"   --->   Operation 110 'or' 'or_ln581_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, i1"   --->   Operation 111 'xor' 'xor_ln581_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%and_ln603_1 = and i1 %icmp_ln603, i1 %xor_ln581_1"   --->   Operation 112 'and' 'and_ln603_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln603_1, i36 %shl_ln604, i36 %select_ln585_2"   --->   Operation 113 'select' 'select_ln603_1' <Predicate = (!icmp_ln48)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, i1 %xor_ln585"   --->   Operation 114 'and' 'and_ln585_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln585_3 = select i1 %and_ln585_3, i36 %select_ln588, i36 %select_ln603_1"   --->   Operation 115 'select' 'select_ln585_3' <Predicate = (!icmp_ln48)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i36 %empty_55"   --->   Operation 116 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i63, i63 %sext_ln1118_2"   --->   Operation 117 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i36 %empty_54"   --->   Operation 118 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i63, i63 %sext_ln1118_3"   --->   Operation 119 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i36 %select_ln585_1"   --->   Operation 120 'sext' 'sext_ln1118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 121 [2/2] (6.91ns)   --->   "%mul_ln1118 = mul i60, i60 %sext_ln1118"   --->   Operation 121 'mul' 'mul_ln1118' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i36 %select_ln585_3"   --->   Operation 122 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 123 [2/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i62, i62 %sext_ln1118_1"   --->   Operation 123 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i63, i63 %sext_ln1118_2"   --->   Operation 124 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i63, i63 %sext_ln1118_3"   --->   Operation 125 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 126 [1/2] (6.91ns)   --->   "%mul_ln1118 = mul i60, i60 %sext_ln1118"   --->   Operation 126 'mul' 'mul_ln1118' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i62, i62 %sext_ln1118_1"   --->   Operation 127 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i36 %p_load7"   --->   Operation 128 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i62, i62 %sext_ln1118_4"   --->   Operation 129 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i36 %p_load"   --->   Operation 130 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i62, i62 %sext_ln1118_5"   --->   Operation 131 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%p_load11 = load i36 %empty_48"   --->   Operation 132 'load' 'p_load11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_load9 = load i36 %empty_50"   --->   Operation 133 'load' 'p_load9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%p_load8 = load i36 %empty_51"   --->   Operation 134 'load' 'p_load8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load, i36 %empty_51, i36 %p_load8" [e2e_system.cpp:48]   --->   Operation 135 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load7, i36 %empty_50, i36 %p_load9" [e2e_system.cpp:48]   --->   Operation 136 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load9, i36 %empty_48, i36 %p_load11" [e2e_system.cpp:48]   --->   Operation 137 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i60 %mul_ln1118"   --->   Operation 138 'sext' 'sext_ln703' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (3.46ns)   --->   "%add_ln1192 = add i62 %sext_ln703, i62 %mul_ln1118_1"   --->   Operation 139 'add' 'add_ln1192' <Predicate = (!icmp_ln48)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i29 @_ssdm_op_PartSelect.i29.i62.i32.i32, i62 %add_ln1192, i32, i32"   --->   Operation 140 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 141 [1/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i62, i62 %sext_ln1118_4"   --->   Operation 141 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i62, i62 %sext_ln1118_5"   --->   Operation 142 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i36 %p_load9"   --->   Operation 143 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 144 [2/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i64, i64 %sext_ln1118_6"   --->   Operation 144 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i36 %p_load8"   --->   Operation 145 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i65, i65 %sext_ln1118_7"   --->   Operation 146 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%p_load10 = load i36 %empty_49"   --->   Operation 147 'load' 'p_load10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load8, i36 %empty_49, i36 %p_load10" [e2e_system.cpp:48]   --->   Operation 148 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i63 %mul_ln1118_2"   --->   Operation 149 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i63 %mul_ln1118_3"   --->   Operation 150 'sext' 'sext_ln1192' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i64 %sext_ln1192, i64 %sext_ln703_1"   --->   Operation 151 'add' 'add_ln1192_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i29.i33, i29 %trunc_ln4, i33"   --->   Operation 152 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i62 %tmp"   --->   Operation 153 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln1192_2 = add i64 %add_ln1192_1, i64 %sext_ln1192_9"   --->   Operation 154 'add' 'add_ln1192_2' <Predicate = (!icmp_ln48)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i62 %mul_ln1118_4"   --->   Operation 155 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i62 %mul_ln1118_5"   --->   Operation 156 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (3.46ns)   --->   "%add_ln1192_3 = add i63 %sext_ln1192_1, i63 %sext_ln703_2"   --->   Operation 157 'add' 'add_ln1192_3' <Predicate = (!icmp_ln48)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i64.i32.i32, i64 %add_ln1192_2, i32, i32"   --->   Operation 158 'partselect' 'tmp_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 159 [1/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i64, i64 %sext_ln1118_6"   --->   Operation 159 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i65, i65 %sext_ln1118_7"   --->   Operation 160 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i36 %p_load11"   --->   Operation 161 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 162 [2/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i66, i66 %sext_ln1118_8"   --->   Operation 162 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i36 %p_load10"   --->   Operation 163 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 164 [2/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i66, i66 %sext_ln1118_9"   --->   Operation 164 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.21>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%p_load15 = load i36 %empty_44"   --->   Operation 165 'load' 'p_load15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_load14 = load i36 %empty_45"   --->   Operation 166 'load' 'p_load14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%p_load13 = load i36 %empty_46"   --->   Operation 167 'load' 'p_load13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%p_load12 = load i36 %empty_47"   --->   Operation 168 'load' 'p_load12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load10, i36 %empty_47, i36 %p_load12" [e2e_system.cpp:48]   --->   Operation 169 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load11, i36 %empty_46, i36 %p_load13" [e2e_system.cpp:48]   --->   Operation 170 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load12, i36 %empty_45, i36 %p_load14" [e2e_system.cpp:48]   --->   Operation 171 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load13, i36 %empty_44, i36 %p_load15" [e2e_system.cpp:48]   --->   Operation 172 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i63 %add_ln1192_3"   --->   Operation 173 'sext' 'sext_ln728' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i31.i33, i31 %tmp_12, i33"   --->   Operation 174 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i64 %tmp_13"   --->   Operation 175 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (3.52ns)   --->   "%add_ln1192_4 = add i69 %sext_ln728, i69 %sext_ln728_1"   --->   Operation 176 'add' 'add_ln1192_4' <Predicate = (!icmp_ln48)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i64 %mul_ln1118_6"   --->   Operation 177 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i65 %mul_ln1118_7"   --->   Operation 178 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (3.54ns)   --->   "%add_ln1192_5 = add i66 %sext_ln1192_2, i66 %sext_ln703_3"   --->   Operation 179 'add' 'add_ln1192_5' <Predicate = (!icmp_ln48)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i66 %add_ln1192_5"   --->   Operation 180 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_4, i32, i32"   --->   Operation 181 'partselect' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_2, i33"   --->   Operation 182 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (3.66ns)   --->   "%add_ln1192_6 = add i69 %sext_ln728_2, i69 %shl_ln728_2"   --->   Operation 183 'add' 'add_ln1192_6' <Predicate = (!icmp_ln48)> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i66, i66 %sext_ln1118_8"   --->   Operation 184 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i66, i66 %sext_ln1118_9"   --->   Operation 185 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_6, i32, i32"   --->   Operation 186 'partselect' 'tmp_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i36 %p_load13"   --->   Operation 187 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 188 [2/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i67, i67 %sext_ln1118_10"   --->   Operation 188 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i36 %p_load12"   --->   Operation 189 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i68, i68 %sext_ln1118_11"   --->   Operation 190 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.24>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%p_load17 = load i36 %empty_42"   --->   Operation 191 'load' 'p_load17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%p_load16 = load i36 %empty_43"   --->   Operation 192 'load' 'p_load16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load14, i36 %empty_43, i36 %p_load16" [e2e_system.cpp:48]   --->   Operation 193 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load15, i36 %empty_42, i36 %p_load17" [e2e_system.cpp:48]   --->   Operation 194 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i66 %mul_ln1118_8"   --->   Operation 195 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i66 %mul_ln1118_9"   --->   Operation 196 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (3.57ns)   --->   "%add_ln1192_7 = add i67 %sext_ln1192_3, i67 %sext_ln703_4"   --->   Operation 197 'add' 'add_ln1192_7' <Predicate = (!icmp_ln48)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i67 %add_ln1192_7"   --->   Operation 198 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_3, i33"   --->   Operation 199 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (3.66ns)   --->   "%add_ln1192_8 = add i69 %sext_ln728_3, i69 %shl_ln728_3"   --->   Operation 200 'add' 'add_ln1192_8' <Predicate = (!icmp_ln48)> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i67, i67 %sext_ln1118_10"   --->   Operation 201 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i68, i68 %sext_ln1118_11"   --->   Operation 202 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_8, i32, i32"   --->   Operation 203 'partselect' 'tmp_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i36 %p_load15"   --->   Operation 204 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 205 [2/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i68, i68 %sext_ln1118_12"   --->   Operation 205 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i36 %p_load14"   --->   Operation 206 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 207 [2/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i67, i67 %sext_ln1118_13"   --->   Operation 207 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i67 %mul_ln1118_10"   --->   Operation 208 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i68 %mul_ln1118_11"   --->   Operation 209 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i69 %sext_ln703_6, i69 %sext_ln703_5"   --->   Operation 210 'add' 'add_ln1192_9' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_4, i33"   --->   Operation 211 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (5.45ns) (root node of TernaryAdder)   --->   "%add_ln1192_10 = add i69 %add_ln1192_9, i69 %shl_ln728_4"   --->   Operation 212 'add' 'add_ln1192_10' <Predicate = (!icmp_ln48)> <Delay = 5.45> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i68, i68 %sext_ln1118_12"   --->   Operation 213 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i67, i67 %sext_ln1118_13"   --->   Operation 214 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_10, i32, i32"   --->   Operation 215 'partselect' 'tmp_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i36 %p_load17"   --->   Operation 216 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 217 [2/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i66, i66 %sext_ln1118_14"   --->   Operation 217 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i36 %p_load16"   --->   Operation 218 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 219 [2/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i66, i66 %sext_ln1118_15"   --->   Operation 219 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%p_load21 = load i36 %empty_38"   --->   Operation 220 'load' 'p_load21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%p_load20 = load i36 %empty_39"   --->   Operation 221 'load' 'p_load20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%p_load19 = load i36 %empty_40"   --->   Operation 222 'load' 'p_load19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%p_load18 = load i36 %empty_41"   --->   Operation 223 'load' 'p_load18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load16, i36 %empty_41, i36 %p_load18" [e2e_system.cpp:48]   --->   Operation 224 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load17, i36 %empty_40, i36 %p_load19" [e2e_system.cpp:48]   --->   Operation 225 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load18, i36 %empty_39, i36 %p_load20" [e2e_system.cpp:48]   --->   Operation 226 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load19, i36 %empty_38, i36 %p_load21" [e2e_system.cpp:48]   --->   Operation 227 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i68 %mul_ln1118_12"   --->   Operation 228 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i67 %mul_ln1118_13"   --->   Operation 229 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_11 = add i69 %sext_ln703_8, i69 %sext_ln703_7"   --->   Operation 230 'add' 'add_ln1192_11' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_5, i33"   --->   Operation 231 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (5.45ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i69 %add_ln1192_11, i69 %shl_ln728_5"   --->   Operation 232 'add' 'add_ln1192_12' <Predicate = (!icmp_ln48)> <Delay = 5.45> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 233 [1/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i66, i66 %sext_ln1118_14"   --->   Operation 233 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i66, i66 %sext_ln1118_15"   --->   Operation 234 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_12, i32, i32"   --->   Operation 235 'partselect' 'tmp_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i36 %p_load19"   --->   Operation 236 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 237 [2/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i65, i65 %sext_ln1118_16"   --->   Operation 237 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i36 %p_load18"   --->   Operation 238 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 239 [2/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i64, i64 %sext_ln1118_17"   --->   Operation 239 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.24>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%p_load23 = load i36 %empty_36"   --->   Operation 240 'load' 'p_load23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%p_load22 = load i36 %empty_37"   --->   Operation 241 'load' 'p_load22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load20, i36 %empty_37, i36 %p_load22" [e2e_system.cpp:48]   --->   Operation 242 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load21, i36 %empty_36, i36 %p_load23" [e2e_system.cpp:48]   --->   Operation 243 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i66 %mul_ln1118_14"   --->   Operation 244 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i66 %mul_ln1118_15"   --->   Operation 245 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (3.57ns)   --->   "%add_ln1192_13 = add i67 %sext_ln1192_4, i67 %sext_ln703_9"   --->   Operation 246 'add' 'add_ln1192_13' <Predicate = (!icmp_ln48)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i67 %add_ln1192_13"   --->   Operation 247 'sext' 'sext_ln728_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_6, i33"   --->   Operation 248 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (3.66ns)   --->   "%add_ln1192_14 = add i69 %sext_ln728_4, i69 %shl_ln728_6"   --->   Operation 249 'add' 'add_ln1192_14' <Predicate = (!icmp_ln48)> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i65, i65 %sext_ln1118_16"   --->   Operation 250 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i64, i64 %sext_ln1118_17"   --->   Operation 251 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_14, i32, i32"   --->   Operation 252 'partselect' 'tmp_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i36 %p_load21"   --->   Operation 253 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 254 [2/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i62, i62 %sext_ln1118_18"   --->   Operation 254 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i36 %p_load20"   --->   Operation 255 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 256 [2/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i62, i62 %sext_ln1118_19"   --->   Operation 256 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.21>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%p_load25 = load i36 %empty"   --->   Operation 257 'load' 'p_load25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%p_load24 = load i36 %empty_35"   --->   Operation 258 'load' 'p_load24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 259 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 260 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load22, i36 %empty_35, i36 %p_load24" [e2e_system.cpp:48]   --->   Operation 261 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln48 = store i36 %p_load23, i36 %empty, i36 %p_load25" [e2e_system.cpp:48]   --->   Operation 262 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i65 %mul_ln1118_16"   --->   Operation 263 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i64 %mul_ln1118_17"   --->   Operation 264 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (3.54ns)   --->   "%add_ln1192_15 = add i66 %sext_ln1192_5, i66 %sext_ln703_10"   --->   Operation 265 'add' 'add_ln1192_15' <Predicate = (!icmp_ln48)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i66 %add_ln1192_15"   --->   Operation 266 'sext' 'sext_ln728_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_7, i33"   --->   Operation 267 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (3.66ns)   --->   "%add_ln1192_16 = add i69 %sext_ln728_5, i69 %shl_ln728_7"   --->   Operation 268 'add' 'add_ln1192_16' <Predicate = (!icmp_ln48)> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i62, i62 %sext_ln1118_18"   --->   Operation 269 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i62, i62 %sext_ln1118_19"   --->   Operation 270 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_16, i32, i32"   --->   Operation 271 'partselect' 'tmp_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i36 %p_load23"   --->   Operation 272 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 273 [2/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i63, i63 %sext_ln1118_20"   --->   Operation 273 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i36 %p_load22"   --->   Operation 274 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 275 [2/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i63, i63 %sext_ln1118_21"   --->   Operation 275 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i36 %p_load25"   --->   Operation 276 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 277 [2/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i62, i62 %sext_ln1118_22"   --->   Operation 277 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i36 %p_load24"   --->   Operation 278 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 279 [2/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i60, i60 %sext_ln1118_23"   --->   Operation 279 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.13>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i62 %mul_ln1118_18"   --->   Operation 280 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i62 %mul_ln1118_19"   --->   Operation 281 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (3.46ns)   --->   "%add_ln1192_17 = add i63 %sext_ln1192_6, i63 %sext_ln703_11"   --->   Operation 282 'add' 'add_ln1192_17' <Predicate = (!icmp_ln48)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i63 %add_ln1192_17"   --->   Operation 283 'sext' 'sext_ln728_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_8, i33"   --->   Operation 284 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (3.66ns)   --->   "%add_ln1192_18 = add i69 %sext_ln728_6, i69 %shl_ln728_8"   --->   Operation 285 'add' 'add_ln1192_18' <Predicate = (!icmp_ln48)> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i63, i63 %sext_ln1118_20"   --->   Operation 286 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i63, i63 %sext_ln1118_21"   --->   Operation 287 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_18, i32, i32"   --->   Operation 288 'partselect' 'tmp_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 289 [1/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i62, i62 %sext_ln1118_22"   --->   Operation 289 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i60, i60 %sext_ln1118_23"   --->   Operation 290 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln48)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.15>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i63 %mul_ln1118_20"   --->   Operation 291 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i63 %mul_ln1118_21"   --->   Operation 292 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (3.49ns)   --->   "%add_ln1192_19 = add i64 %sext_ln1192_7, i64 %sext_ln703_12"   --->   Operation 293 'add' 'add_ln1192_19' <Predicate = (!icmp_ln48)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i64 %add_ln1192_19"   --->   Operation 294 'sext' 'sext_ln728_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_9, i33"   --->   Operation 295 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (3.66ns)   --->   "%add_ln1192_20 = add i69 %sext_ln728_7, i69 %shl_ln728_9"   --->   Operation 296 'add' 'add_ln1192_20' <Predicate = (!icmp_ln48)> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i60 %mul_ln1118_23"   --->   Operation 297 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (3.46ns)   --->   "%add_ln1192_21 = add i62 %sext_ln1192_8, i62 %mul_ln1118_22"   --->   Operation 298 'add' 'add_ln1192_21' <Predicate = (!icmp_ln48)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_s = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_20, i32, i32"   --->   Operation 299 'partselect' 'tmp_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [e2e_system.cpp:48]   --->   Operation 300 'zext' 'i_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 301 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%output_signal_V_addr = getelementptr i36 %output_signal_V, i64, i64 %i_cast" [e2e_system.cpp:48]   --->   Operation 302 'getelementptr' 'output_signal_V_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i62 %add_ln1192_21"   --->   Operation 303 'sext' 'sext_ln728_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_s, i33"   --->   Operation 304 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (3.66ns)   --->   "%add_ln1192_22 = add i69 %sext_ln728_8, i69 %shl_ln728_s"   --->   Operation 305 'add' 'add_ln1192_22' <Predicate = (!icmp_ln48)> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_22, i32, i32"   --->   Operation 306 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %trunc_ln708_s, i8 %output_signal_V_addr"   --->   Operation 307 'store' 'store_ln205' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 170> <RAM>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb245"   --->   Operation 308 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [e2e_system.cpp:80]   --->   Operation 309 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.44ns
The critical path consists of the following:
	wire read on port 'input_read' (e2e_system.cpp:40) [23]  (0 ns)
	'fpext' operation ('d') [25]  (4.44 ns)

 <State 2>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [25]  (4.44 ns)
	'icmp' operation ('icmp_ln571') [29]  (2.79 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:48) with incoming values : ('add_ln48', e2e_system.cpp:48) [35]  (1.77 ns)

 <State 4>: 4.18ns
The critical path consists of the following:
	'sub' operation ('man.V') [91]  (3.24 ns)
	'select' operation ('select_ln570') [92]  (0.948 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln581') [94]  (1.99 ns)
	'select' operation ('sh_amt') [97]  (0.697 ns)
	'ashr' operation ('ashr_ln586') [104]  (4.61 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'phi' operation ('empty_55') with incoming values : ('select_ln585_1') [37]  (0 ns)
	'mul' operation ('mul_ln1118_2') [148]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [141]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [141]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_4') [158]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_6') [170]  (6.91 ns)

 <State 11>: 7.21ns
The critical path consists of the following:
	'add' operation ('add_ln1192_5') [175]  (3.55 ns)
	'add' operation ('add_ln1192_6') [179]  (3.66 ns)

 <State 12>: 7.24ns
The critical path consists of the following:
	'add' operation ('add_ln1192_7') [186]  (3.58 ns)
	'add' operation ('add_ln1192_8') [190]  (3.66 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_12') [202]  (6.91 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_14') [212]  (6.91 ns)

 <State 15>: 7.24ns
The critical path consists of the following:
	'add' operation ('add_ln1192_13') [217]  (3.58 ns)
	'add' operation ('add_ln1192_14') [221]  (3.66 ns)

 <State 16>: 7.21ns
The critical path consists of the following:
	'add' operation ('add_ln1192_15') [228]  (3.55 ns)
	'add' operation ('add_ln1192_16') [232]  (3.66 ns)

 <State 17>: 7.13ns
The critical path consists of the following:
	'add' operation ('add_ln1192_17') [239]  (3.47 ns)
	'add' operation ('add_ln1192_18') [243]  (3.66 ns)

 <State 18>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln1192_19') [250]  (3.49 ns)
	'add' operation ('add_ln1192_20') [254]  (3.66 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln1192_22') [264]  (3.66 ns)
	'store' operation ('store_ln205') of variable 'trunc_ln708_s' on array 'output_signal_V' [266]  (3.25 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
