
reset_states_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000038e8  0000c000  0000c000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00020000  2**2
                  ALLOC
  2 .data         00000058  10001000  0000f8e8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000009dc  10001058  0000f940  00011058  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00011058  2**0
                  CONTENTS, READONLY
  5 .debug_info   00022014  00000000  00000000  0001108f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003b57  00000000  00000000  000330a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000838  00000000  00000000  00036bfa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 000015c0  00000000  00000000  00037432  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006da3  00000000  00000000  000389f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000a930  00000000  00000000  0003f795  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  0004a0c5  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00001760  00000000  00000000  0004a144  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000071c3  00000000  00000000  0004b8a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 00 10 95 c5 00 00 fd c5 00 00 45 c6 00 00     ............E...
    c010:	45 c6 00 00 45 c6 00 00 45 c6 00 00 00 00 00 00     E...E...E.......
	...
    c02c:	03 c6 00 00 03 c6 00 00 00 00 00 00 03 c6 00 00     ................
    c03c:	03 c6 00 00 03 c6 00 00 7d c3 00 00 03 c6 00 00     ........}.......
    c04c:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c05c:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c06c:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c07c:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c08c:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c09c:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c0ac:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c0bc:	03 c6 00 00 03 c6 00 00 03 c6 00 00 03 c6 00 00     ................
    c0cc:	03 c6 00 00                                         ....

0000c0d0 <__Patchable>:
	...

0000c100 <__aeabi_d2f>:
    c100:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c104:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c108:	bf24      	itt	cs
    c10a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c10e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c112:	d90d      	bls.n	c130 <__aeabi_d2f+0x30>
    c114:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c118:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c11c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c120:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c124:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c128:	bf08      	it	eq
    c12a:	f020 0001 	biceq.w	r0, r0, #1
    c12e:	4770      	bx	lr
    c130:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c134:	d121      	bne.n	c17a <__aeabi_d2f+0x7a>
    c136:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c13a:	bfbc      	itt	lt
    c13c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c140:	4770      	bxlt	lr
    c142:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c146:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c14a:	f1c2 0218 	rsb	r2, r2, #24
    c14e:	f1c2 0c20 	rsb	ip, r2, #32
    c152:	fa10 f30c 	lsls.w	r3, r0, ip
    c156:	fa20 f002 	lsr.w	r0, r0, r2
    c15a:	bf18      	it	ne
    c15c:	f040 0001 	orrne.w	r0, r0, #1
    c160:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c164:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c168:	fa03 fc0c 	lsl.w	ip, r3, ip
    c16c:	ea40 000c 	orr.w	r0, r0, ip
    c170:	fa23 f302 	lsr.w	r3, r3, r2
    c174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c178:	e7cc      	b.n	c114 <__aeabi_d2f+0x14>
    c17a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c17e:	d107      	bne.n	c190 <__aeabi_d2f+0x90>
    c180:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c184:	bf1e      	ittt	ne
    c186:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c18a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c18e:	4770      	bxne	lr
    c190:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c194:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c198:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <am_devices_led_init>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_init(am_devices_led_t *psLED)
{
    c1a0:	b580      	push	{r7, lr}
    c1a2:	b082      	sub	sp, #8
    c1a4:	af00      	add	r7, sp, #0
    c1a6:	6078      	str	r0, [r7, #4]
    if ( (psLED == NULL)    ||
    c1a8:	687b      	ldr	r3, [r7, #4]
    c1aa:	2b00      	cmp	r3, #0
    c1ac:	d043      	beq.n	c236 <am_devices_led_init+0x96>
         (psLED->ui32GPIONumber >= AM_HAL_GPIO_MAX_PADS) )
    c1ae:	687b      	ldr	r3, [r7, #4]
    c1b0:	681b      	ldr	r3, [r3, #0]
    if ( (psLED == NULL)    ||
    c1b2:	2b31      	cmp	r3, #49	; 0x31
    c1b4:	d83f      	bhi.n	c236 <am_devices_led_init+0x96>

#if AM_APOLLO3_GPIO
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLED->ui32Polarity )
    c1b6:	687b      	ldr	r3, [r7, #4]
    c1b8:	685b      	ldr	r3, [r3, #4]
    c1ba:	f003 0302 	and.w	r3, r3, #2
    c1be:	2b00      	cmp	r3, #0
    c1c0:	d01c      	beq.n	c1fc <am_devices_led_init+0x5c>
    {
        //
        // Configure the pin as a push-pull GPIO output.
        //
        am_hal_gpio_pinconfig(psLED->ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    c1c2:	687b      	ldr	r3, [r7, #4]
    c1c4:	681a      	ldr	r2, [r3, #0]
    c1c6:	4b1e      	ldr	r3, [pc, #120]	; (c240 <am_devices_led_init+0xa0>)
    c1c8:	6819      	ldr	r1, [r3, #0]
    c1ca:	4610      	mov	r0, r2
    c1cc:	f001 fc62 	bl	da94 <am_hal_gpio_pinconfig>
        // state.  Note that for Apollo3 GPIOs in push-pull mode, the output
        // enable, normally a tri-state control, instead functions as an enable
        // for Fast GPIO. Its state does not matter on previous chips, so for
        // normal GPIO usage on Apollo3, it must be disabled.
        //
        am_hal_gpio_state_write(psLED->ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    c1d0:	687b      	ldr	r3, [r7, #4]
    c1d2:	681b      	ldr	r3, [r3, #0]
    c1d4:	2103      	movs	r1, #3
    c1d6:	4618      	mov	r0, r3
    c1d8:	f001 fd9e 	bl	dd18 <am_hal_gpio_state_write>
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    c1dc:	687b      	ldr	r3, [r7, #4]
    c1de:	681a      	ldr	r2, [r3, #0]
                                psLED->ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    c1e0:	687b      	ldr	r3, [r7, #4]
    c1e2:	685b      	ldr	r3, [r3, #4]
    c1e4:	f003 0301 	and.w	r3, r3, #1
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    c1e8:	2b00      	cmp	r3, #0
    c1ea:	bf14      	ite	ne
    c1ec:	2301      	movne	r3, #1
    c1ee:	2300      	moveq	r3, #0
    c1f0:	b2db      	uxtb	r3, r3
    c1f2:	4619      	mov	r1, r3
    c1f4:	4610      	mov	r0, r2
    c1f6:	f001 fd8f 	bl	dd18 <am_hal_gpio_state_write>
    c1fa:	e01d      	b.n	c238 <am_devices_led_init+0x98>
    else
    {
        //
        // Configure the pin as a tri-state GPIO.
        //
        am_hal_gpio_pinconfig(psLED->ui32GPIONumber, g_AM_HAL_GPIO_TRISTATE);
    c1fc:	687b      	ldr	r3, [r7, #4]
    c1fe:	681a      	ldr	r2, [r3, #0]
    c200:	4b10      	ldr	r3, [pc, #64]	; (c244 <am_devices_led_init+0xa4>)
    c202:	6819      	ldr	r1, [r3, #0]
    c204:	4610      	mov	r0, r2
    c206:	f001 fc45 	bl	da94 <am_hal_gpio_pinconfig>

        //
        // Disable the output driver, and set the output value to the LEDs "ON"
        // state.
        //
        am_hal_gpio_state_write(psLED->ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    c20a:	687b      	ldr	r3, [r7, #4]
    c20c:	681b      	ldr	r3, [r3, #0]
    c20e:	2103      	movs	r1, #3
    c210:	4618      	mov	r0, r3
    c212:	f001 fd81 	bl	dd18 <am_hal_gpio_state_write>
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    c216:	687b      	ldr	r3, [r7, #4]
    c218:	681a      	ldr	r2, [r3, #0]
                                psLED->ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    c21a:	687b      	ldr	r3, [r7, #4]
    c21c:	685b      	ldr	r3, [r3, #4]
    c21e:	f003 0301 	and.w	r3, r3, #1
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    c222:	2b00      	cmp	r3, #0
    c224:	bf14      	ite	ne
    c226:	2301      	movne	r3, #1
    c228:	2300      	moveq	r3, #0
    c22a:	b2db      	uxtb	r3, r3
    c22c:	4619      	mov	r1, r3
    c22e:	4610      	mov	r0, r2
    c230:	f001 fd72 	bl	dd18 <am_hal_gpio_state_write>
    c234:	e000      	b.n	c238 <am_devices_led_init+0x98>
        return;
    c236:	bf00      	nop
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
                                    psLED->ui32Polarity &
                                    AM_DEVICES_LED_POL_POLARITY_M );
    }
#endif
}
    c238:	3708      	adds	r7, #8
    c23a:	46bd      	mov	sp, r7
    c23c:	bd80      	pop	{r7, pc}
    c23e:	bf00      	nop
    c240:	0000f648 	.word	0x0000f648
    c244:	0000f64c 	.word	0x0000f64c

0000c248 <am_devices_led_on>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_on(am_devices_led_t *psLEDs, uint32_t ui32LEDNum)
{
    c248:	b580      	push	{r7, lr}
    c24a:	b082      	sub	sp, #8
    c24c:	af00      	add	r7, sp, #0
    c24e:	6078      	str	r0, [r7, #4]
    c250:	6039      	str	r1, [r7, #0]
    if ( (psLEDs == NULL)                       ||
    c252:	687b      	ldr	r3, [r7, #4]
    c254:	2b00      	cmp	r3, #0
    c256:	d031      	beq.n	c2bc <am_devices_led_on+0x74>
    c258:	683b      	ldr	r3, [r7, #0]
    c25a:	2b1e      	cmp	r3, #30
    c25c:	d82e      	bhi.n	c2bc <am_devices_led_on+0x74>
         (ui32LEDNum >= MAX_LEDS)               ||
         (psLEDs[ui32LEDNum].ui32GPIONumber >= AM_HAL_GPIO_MAX_PADS) )
    c25e:	683b      	ldr	r3, [r7, #0]
    c260:	00db      	lsls	r3, r3, #3
    c262:	687a      	ldr	r2, [r7, #4]
    c264:	4413      	add	r3, r2
    c266:	681b      	ldr	r3, [r3, #0]
         (ui32LEDNum >= MAX_LEDS)               ||
    c268:	2b31      	cmp	r3, #49	; 0x31
    c26a:	d827      	bhi.n	c2bc <am_devices_led_on+0x74>

#if AM_APOLLO3_GPIO
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLEDs[ui32LEDNum].ui32Polarity )
    c26c:	683b      	ldr	r3, [r7, #0]
    c26e:	00db      	lsls	r3, r3, #3
    c270:	687a      	ldr	r2, [r7, #4]
    c272:	4413      	add	r3, r2
    c274:	685b      	ldr	r3, [r3, #4]
    c276:	f003 0302 	and.w	r3, r3, #2
    c27a:	2b00      	cmp	r3, #0
    c27c:	d014      	beq.n	c2a8 <am_devices_led_on+0x60>
    {
        //
        // Set the output to the correct state for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    c27e:	683b      	ldr	r3, [r7, #0]
    c280:	00db      	lsls	r3, r3, #3
    c282:	687a      	ldr	r2, [r7, #4]
    c284:	4413      	add	r3, r2
    c286:	6818      	ldr	r0, [r3, #0]
                                psLEDs[ui32LEDNum].ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    c288:	683b      	ldr	r3, [r7, #0]
    c28a:	00db      	lsls	r3, r3, #3
    c28c:	687a      	ldr	r2, [r7, #4]
    c28e:	4413      	add	r3, r2
    c290:	685b      	ldr	r3, [r3, #4]
    c292:	f003 0301 	and.w	r3, r3, #1
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    c296:	2b00      	cmp	r3, #0
    c298:	bf14      	ite	ne
    c29a:	2301      	movne	r3, #1
    c29c:	2300      	moveq	r3, #0
    c29e:	b2db      	uxtb	r3, r3
    c2a0:	4619      	mov	r1, r3
    c2a2:	f001 fd39 	bl	dd18 <am_hal_gpio_state_write>
    c2a6:	e00a      	b.n	c2be <am_devices_led_on+0x76>
    else
    {
        //
        // Turn on the output driver for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    c2a8:	683b      	ldr	r3, [r7, #0]
    c2aa:	00db      	lsls	r3, r3, #3
    c2ac:	687a      	ldr	r2, [r7, #4]
    c2ae:	4413      	add	r3, r2
    c2b0:	681b      	ldr	r3, [r3, #0]
    c2b2:	2104      	movs	r1, #4
    c2b4:	4618      	mov	r0, r3
    c2b6:	f001 fd2f 	bl	dd18 <am_hal_gpio_state_write>
    c2ba:	e000      	b.n	c2be <am_devices_led_on+0x76>
        return;
    c2bc:	bf00      	nop
        // Turn on the output driver for the LED.
        //
        am_hal_gpio_out_enable_bit_set(psLEDs[ui32LEDNum].ui32GPIONumber);
    }
#endif //AM_APOLLO3_GPIO
}
    c2be:	3708      	adds	r7, #8
    c2c0:	46bd      	mov	sp, r7
    c2c2:	bd80      	pop	{r7, pc}

0000c2c4 <am_devices_led_off>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_off(am_devices_led_t *psLEDs, uint32_t ui32LEDNum)
{
    c2c4:	b580      	push	{r7, lr}
    c2c6:	b082      	sub	sp, #8
    c2c8:	af00      	add	r7, sp, #0
    c2ca:	6078      	str	r0, [r7, #4]
    c2cc:	6039      	str	r1, [r7, #0]
    if ( (psLEDs == NULL)                       ||
    c2ce:	687b      	ldr	r3, [r7, #4]
    c2d0:	2b00      	cmp	r3, #0
    c2d2:	d031      	beq.n	c338 <am_devices_led_off+0x74>
    c2d4:	683b      	ldr	r3, [r7, #0]
    c2d6:	2b1e      	cmp	r3, #30
    c2d8:	d82e      	bhi.n	c338 <am_devices_led_off+0x74>
         (ui32LEDNum >= MAX_LEDS)               ||
         (psLEDs[ui32LEDNum].ui32GPIONumber >= AM_HAL_GPIO_MAX_PADS) )
    c2da:	683b      	ldr	r3, [r7, #0]
    c2dc:	00db      	lsls	r3, r3, #3
    c2de:	687a      	ldr	r2, [r7, #4]
    c2e0:	4413      	add	r3, r2
    c2e2:	681b      	ldr	r3, [r3, #0]
         (ui32LEDNum >= MAX_LEDS)               ||
    c2e4:	2b31      	cmp	r3, #49	; 0x31
    c2e6:	d827      	bhi.n	c338 <am_devices_led_off+0x74>

#if AM_APOLLO3_GPIO
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLEDs[ui32LEDNum].ui32Polarity )
    c2e8:	683b      	ldr	r3, [r7, #0]
    c2ea:	00db      	lsls	r3, r3, #3
    c2ec:	687a      	ldr	r2, [r7, #4]
    c2ee:	4413      	add	r3, r2
    c2f0:	685b      	ldr	r3, [r3, #4]
    c2f2:	f003 0302 	and.w	r3, r3, #2
    c2f6:	2b00      	cmp	r3, #0
    c2f8:	d014      	beq.n	c324 <am_devices_led_off+0x60>
    {
        //
        // Set the output to the correct state for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    c2fa:	683b      	ldr	r3, [r7, #0]
    c2fc:	00db      	lsls	r3, r3, #3
    c2fe:	687a      	ldr	r2, [r7, #4]
    c300:	4413      	add	r3, r2
    c302:	6818      	ldr	r0, [r3, #0]
                                psLEDs[ui32LEDNum].ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    c304:	683b      	ldr	r3, [r7, #0]
    c306:	00db      	lsls	r3, r3, #3
    c308:	687a      	ldr	r2, [r7, #4]
    c30a:	4413      	add	r3, r2
    c30c:	685b      	ldr	r3, [r3, #4]
    c30e:	f003 0301 	and.w	r3, r3, #1
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    c312:	2b00      	cmp	r3, #0
    c314:	bf0c      	ite	eq
    c316:	2301      	moveq	r3, #1
    c318:	2300      	movne	r3, #0
    c31a:	b2db      	uxtb	r3, r3
    c31c:	4619      	mov	r1, r3
    c31e:	f001 fcfb 	bl	dd18 <am_hal_gpio_state_write>
    c322:	e00a      	b.n	c33a <am_devices_led_off+0x76>
    else
    {
        //
        // Turn off the output driver for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    c324:	683b      	ldr	r3, [r7, #0]
    c326:	00db      	lsls	r3, r3, #3
    c328:	687a      	ldr	r2, [r7, #4]
    c32a:	4413      	add	r3, r2
    c32c:	681b      	ldr	r3, [r3, #0]
    c32e:	2103      	movs	r1, #3
    c330:	4618      	mov	r0, r3
    c332:	f001 fcf1 	bl	dd18 <am_hal_gpio_state_write>
    c336:	e000      	b.n	c33a <am_devices_led_off+0x76>
        return;
    c338:	bf00      	nop
        // Turn off the output driver for the LED.
        //
        am_hal_gpio_out_enable_bit_clear(psLEDs[ui32LEDNum].ui32GPIONumber);
    }
#endif
}
    c33a:	3708      	adds	r7, #8
    c33c:	46bd      	mov	sp, r7
    c33e:	bd80      	pop	{r7, pc}

0000c340 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    c340:	b480      	push	{r7}
    c342:	b083      	sub	sp, #12
    c344:	af00      	add	r7, sp, #0
    c346:	4603      	mov	r3, r0
    c348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    c34a:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c34e:	2b00      	cmp	r3, #0
    c350:	db0b      	blt.n	c36a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c352:	4909      	ldr	r1, [pc, #36]	; (c378 <__NVIC_EnableIRQ+0x38>)
    c354:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c358:	095b      	lsrs	r3, r3, #5
    c35a:	79fa      	ldrb	r2, [r7, #7]
    c35c:	f002 021f 	and.w	r2, r2, #31
    c360:	2001      	movs	r0, #1
    c362:	fa00 f202 	lsl.w	r2, r0, r2
    c366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    c36a:	bf00      	nop
    c36c:	370c      	adds	r7, #12
    c36e:	46bd      	mov	sp, r7
    c370:	f85d 7b04 	ldr.w	r7, [sp], #4
    c374:	4770      	bx	lr
    c376:	bf00      	nop
    c378:	e000e100 	.word	0xe000e100

0000c37c <am_watchdog_isr>:
// Interrupt handler for the watchdog.
//
//*****************************************************************************
void
am_watchdog_isr(void)
{
    c37c:	b580      	push	{r7, lr}
    c37e:	af00      	add	r7, sp, #0
    //
    // Clear the watchdog interrupt.
    //
    am_hal_wdt_int_clear();
    c380:	f002 fe48 	bl	f014 <am_hal_wdt_int_clear>

    //
    // Catch the first four watchdog interrupts, but let the fifth through
    // untouched.
    //
    if (g_ui8NumWatchdogInterrupts < 4)
    c384:	4b17      	ldr	r3, [pc, #92]	; (c3e4 <am_watchdog_isr+0x68>)
    c386:	781b      	ldrb	r3, [r3, #0]
    c388:	2b03      	cmp	r3, #3
    c38a:	d804      	bhi.n	c396 <am_watchdog_isr+0x1a>
    {
        //
        // Restart the watchdog.
        //
        am_hal_wdt_restart();
    c38c:	4b16      	ldr	r3, [pc, #88]	; (c3e8 <am_watchdog_isr+0x6c>)
    c38e:	22b2      	movs	r2, #178	; 0xb2
    c390:	605a      	str	r2, [r3, #4]
    c392:	4b15      	ldr	r3, [pc, #84]	; (c3e8 <am_watchdog_isr+0x6c>)
    c394:	685b      	ldr	r3, [r3, #4]
    }

    //
    // Enable debug printf messages using ITM on SWO pin
    //
    am_bsp_debug_printf_enable();
    c396:	f001 f8d7 	bl	d548 <am_bsp_debug_printf_enable>

    //
    // Send a status message and give it some time to print.
    //
    am_util_stdio_printf("Interrupt!!\n");
    c39a:	4814      	ldr	r0, [pc, #80]	; (c3ec <am_watchdog_isr+0x70>)
    c39c:	f001 f856 	bl	d44c <am_util_stdio_printf>
    am_util_delay_ms(10);
    c3a0:	200a      	movs	r0, #10
    c3a2:	f000 f931 	bl	c608 <am_util_delay_ms>

    //
    // On the second interrupt do a different kind of reset
    //
    if (g_ui8NumWatchdogInterrupts == 2)
    c3a6:	4b0f      	ldr	r3, [pc, #60]	; (c3e4 <am_watchdog_isr+0x68>)
    c3a8:	781b      	ldrb	r3, [r3, #0]
    c3aa:	2b02      	cmp	r3, #2
    c3ac:	d112      	bne.n	c3d4 <am_watchdog_isr+0x58>
    {
        //
        //  If it's not a watch dog interrupt we will reset here.
        //
        if (g_eNextInterrupt != NEXT_WATCHDOG )
    c3ae:	4b10      	ldr	r3, [pc, #64]	; (c3f0 <am_watchdog_isr+0x74>)
    c3b0:	781b      	ldrb	r3, [r3, #0]
    c3b2:	2b00      	cmp	r3, #0
    c3b4:	d00e      	beq.n	c3d4 <am_watchdog_isr+0x58>
        {
            //
            // Stop the watchdog.
            //
            am_hal_wdt_halt();
    c3b6:	f002 fe25 	bl	f004 <am_hal_wdt_halt>

            //
            // Check if we want to do a POR or POI.
            //
            if (g_eNextInterrupt == NEXT_SWPOR)
    c3ba:	4b0d      	ldr	r3, [pc, #52]	; (c3f0 <am_watchdog_isr+0x74>)
    c3bc:	781b      	ldrb	r3, [r3, #0]
    c3be:	2b01      	cmp	r3, #1
    c3c0:	d104      	bne.n	c3cc <am_watchdog_isr+0x50>
            {
                am_hal_reset_control(AM_HAL_RESET_CONTROL_SWPOR, 0);
    c3c2:	2100      	movs	r1, #0
    c3c4:	2000      	movs	r0, #0
    c3c6:	f001 feaf 	bl	e128 <am_hal_reset_control>
    c3ca:	e003      	b.n	c3d4 <am_watchdog_isr+0x58>
            }
            else
            {
                am_hal_reset_control(AM_HAL_RESET_CONTROL_SWPOI, 0);
    c3cc:	2100      	movs	r1, #0
    c3ce:	2001      	movs	r0, #1
    c3d0:	f001 feaa 	bl	e128 <am_hal_reset_control>
    }

    //
    // Increment the number of watchdog interrupts.
    //
    g_ui8NumWatchdogInterrupts++;
    c3d4:	4b03      	ldr	r3, [pc, #12]	; (c3e4 <am_watchdog_isr+0x68>)
    c3d6:	781b      	ldrb	r3, [r3, #0]
    c3d8:	3301      	adds	r3, #1
    c3da:	b2da      	uxtb	r2, r3
    c3dc:	4b01      	ldr	r3, [pc, #4]	; (c3e4 <am_watchdog_isr+0x68>)
    c3de:	701a      	strb	r2, [r3, #0]
}
    c3e0:	bf00      	nop
    c3e2:	bd80      	pop	{r7, pc}
    c3e4:	10001058 	.word	0x10001058
    c3e8:	40024000 	.word	0x40024000
    c3ec:	0000f450 	.word	0x0000f450
    c3f0:	10001059 	.word	0x10001059

0000c3f4 <reset_decode>:
// Function to decode and print the reset cause.
//
//*****************************************************************************
void
reset_decode(void)
{
    c3f4:	b580      	push	{r7, lr}
    c3f6:	b086      	sub	sp, #24
    c3f8:	af00      	add	r7, sp, #0
    am_hal_reset_status_t sStatus;

    //
    // Print out reset status register upon entry.
    //
    am_hal_reset_status_get(&sStatus);
    c3fa:	1d3b      	adds	r3, r7, #4
    c3fc:	4618      	mov	r0, r3
    c3fe:	f001 feb5 	bl	e16c <am_hal_reset_status_get>
    ui32ResetStatus = sStatus.eStatus;
    c402:	88bb      	ldrh	r3, [r7, #4]
    c404:	617b      	str	r3, [r7, #20]
    am_util_stdio_printf("Reset Status Register = 0x%02x\n", ui32ResetStatus);
    c406:	6979      	ldr	r1, [r7, #20]
    c408:	482f      	ldr	r0, [pc, #188]	; (c4c8 <reset_decode+0xd4>)
    c40a:	f001 f81f 	bl	d44c <am_util_stdio_printf>

    //
    // POWER CYCLE.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_POR )
    c40e:	697b      	ldr	r3, [r7, #20]
    c410:	f003 0302 	and.w	r3, r3, #2
    c414:	2b00      	cmp	r3, #0
    c416:	d005      	beq.n	c424 <reset_decode+0x30>
    {
        am_util_stdio_printf("Power Cycled\n");
    c418:	482c      	ldr	r0, [pc, #176]	; (c4cc <reset_decode+0xd8>)
    c41a:	f001 f817 	bl	d44c <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_WATCHDOG;
    c41e:	4b2c      	ldr	r3, [pc, #176]	; (c4d0 <reset_decode+0xdc>)
    c420:	2200      	movs	r2, #0
    c422:	701a      	strb	r2, [r3, #0]
    }

    //
    // WATCHDOG.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_WDT )
    c424:	697b      	ldr	r3, [r7, #20]
    c426:	f003 0340 	and.w	r3, r3, #64	; 0x40
    c42a:	2b00      	cmp	r3, #0
    c42c:	d005      	beq.n	c43a <reset_decode+0x46>
    {
        am_util_stdio_printf("Watchdog Reset\n");
    c42e:	4829      	ldr	r0, [pc, #164]	; (c4d4 <reset_decode+0xe0>)
    c430:	f001 f80c 	bl	d44c <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_SWPOR;
    c434:	4b26      	ldr	r3, [pc, #152]	; (c4d0 <reset_decode+0xdc>)
    c436:	2201      	movs	r2, #1
    c438:	701a      	strb	r2, [r3, #0]
    }

    //
    // DEBUGGER.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_DEBUGGER )
    c43a:	697b      	ldr	r3, [r7, #20]
    c43c:	f003 0320 	and.w	r3, r3, #32
    c440:	2b00      	cmp	r3, #0
    c442:	d005      	beq.n	c450 <reset_decode+0x5c>
    {
        am_util_stdio_printf("Debugger Initiated Reset\n");
    c444:	4824      	ldr	r0, [pc, #144]	; (c4d8 <reset_decode+0xe4>)
    c446:	f001 f801 	bl	d44c <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_WATCHDOG;
    c44a:	4b21      	ldr	r3, [pc, #132]	; (c4d0 <reset_decode+0xdc>)
    c44c:	2200      	movs	r2, #0
    c44e:	701a      	strb	r2, [r3, #0]
    }

    //
    // SOFTWARE POI.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_SWPOI )
    c450:	697b      	ldr	r3, [r7, #20]
    c452:	f003 0310 	and.w	r3, r3, #16
    c456:	2b00      	cmp	r3, #0
    c458:	d005      	beq.n	c466 <reset_decode+0x72>
    {
        am_util_stdio_printf(
    c45a:	4820      	ldr	r0, [pc, #128]	; (c4dc <reset_decode+0xe8>)
    c45c:	f000 fff6 	bl	d44c <am_util_stdio_printf>
                   "Software POI (power on reset internal state)\n");
        g_eNextInterrupt = NEXT_WATCHDOG;
    c460:	4b1b      	ldr	r3, [pc, #108]	; (c4d0 <reset_decode+0xdc>)
    c462:	2200      	movs	r2, #0
    c464:	701a      	strb	r2, [r3, #0]
    }

    //
    // SOFTWARE POR.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_SWPOR )
    c466:	697b      	ldr	r3, [r7, #20]
    c468:	f003 0308 	and.w	r3, r3, #8
    c46c:	2b00      	cmp	r3, #0
    c46e:	d005      	beq.n	c47c <reset_decode+0x88>
    {
        am_util_stdio_printf("Software POR Initiated Reset\n");
    c470:	481b      	ldr	r0, [pc, #108]	; (c4e0 <reset_decode+0xec>)
    c472:	f000 ffeb 	bl	d44c <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_SWPOI;
    c476:	4b16      	ldr	r3, [pc, #88]	; (c4d0 <reset_decode+0xdc>)
    c478:	2202      	movs	r2, #2
    c47a:	701a      	strb	r2, [r3, #0]
    }

    //
    // BROWNOUT DETECTOR.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_BOD )
    c47c:	697b      	ldr	r3, [r7, #20]
    c47e:	f003 0304 	and.w	r3, r3, #4
    c482:	2b00      	cmp	r3, #0
    c484:	d005      	beq.n	c492 <reset_decode+0x9e>
    {
        am_util_stdio_printf("Brownout Detector Initiated Reset\n");
    c486:	4817      	ldr	r0, [pc, #92]	; (c4e4 <reset_decode+0xf0>)
    c488:	f000 ffe0 	bl	d44c <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_WATCHDOG;
    c48c:	4b10      	ldr	r3, [pc, #64]	; (c4d0 <reset_decode+0xdc>)
    c48e:	2200      	movs	r2, #0
    c490:	701a      	strb	r2, [r3, #0]
    }

    //
    // EXTERNAL PIN
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_EXTERNAL )
    c492:	697b      	ldr	r3, [r7, #20]
    c494:	f003 0301 	and.w	r3, r3, #1
    c498:	2b00      	cmp	r3, #0
    c49a:	d005      	beq.n	c4a8 <reset_decode+0xb4>
    {
        am_util_stdio_printf("External Reset Pin Initiated This Reset\n");
    c49c:	4812      	ldr	r0, [pc, #72]	; (c4e8 <reset_decode+0xf4>)
    c49e:	f000 ffd5 	bl	d44c <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_SWPOI;
    c4a2:	4b0b      	ldr	r3, [pc, #44]	; (c4d0 <reset_decode+0xdc>)
    c4a4:	2202      	movs	r2, #2
    c4a6:	701a      	strb	r2, [r3, #0]
    }

    if ( g_eNextInterrupt == NEXT_WATCHDOG )
    c4a8:	4b09      	ldr	r3, [pc, #36]	; (c4d0 <reset_decode+0xdc>)
    c4aa:	781b      	ldrb	r3, [r3, #0]
    c4ac:	2b00      	cmp	r3, #0
    c4ae:	d103      	bne.n	c4b8 <reset_decode+0xc4>
    {
        am_util_stdio_printf("  Next interrupt is WDT, so 5 interrupts should occur.\n");
    c4b0:	480e      	ldr	r0, [pc, #56]	; (c4ec <reset_decode+0xf8>)
    c4b2:	f000 ffcb 	bl	d44c <am_util_stdio_printf>
    }
    else
    {
        am_util_stdio_printf("  Next interrupt is not WDT, so only 3 interrupts should occur.\n");
    }
}
    c4b6:	e002      	b.n	c4be <reset_decode+0xca>
        am_util_stdio_printf("  Next interrupt is not WDT, so only 3 interrupts should occur.\n");
    c4b8:	480d      	ldr	r0, [pc, #52]	; (c4f0 <reset_decode+0xfc>)
    c4ba:	f000 ffc7 	bl	d44c <am_util_stdio_printf>
}
    c4be:	bf00      	nop
    c4c0:	3718      	adds	r7, #24
    c4c2:	46bd      	mov	sp, r7
    c4c4:	bd80      	pop	{r7, pc}
    c4c6:	bf00      	nop
    c4c8:	0000f460 	.word	0x0000f460
    c4cc:	0000f480 	.word	0x0000f480
    c4d0:	10001059 	.word	0x10001059
    c4d4:	0000f490 	.word	0x0000f490
    c4d8:	0000f4a0 	.word	0x0000f4a0
    c4dc:	0000f4bc 	.word	0x0000f4bc
    c4e0:	0000f4ec 	.word	0x0000f4ec
    c4e4:	0000f50c 	.word	0x0000f50c
    c4e8:	0000f530 	.word	0x0000f530
    c4ec:	0000f55c 	.word	0x0000f55c
    c4f0:	0000f594 	.word	0x0000f594

0000c4f4 <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
    c4f4:	b580      	push	{r7, lr}
    c4f6:	af00      	add	r7, sp, #0
    //
    // Set g_eNextInterrupt to a watchdog interrupt.
    //
    g_eNextInterrupt = NEXT_WATCHDOG;
    c4f8:	4b21      	ldr	r3, [pc, #132]	; (c580 <main+0x8c>)
    c4fa:	2200      	movs	r2, #0
    c4fc:	701a      	strb	r2, [r3, #0]

    //
    // Set system clock frequency.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    c4fe:	2100      	movs	r1, #0
    c500:	2000      	movs	r0, #0
    c502:	f001 f91d 	bl	d740 <am_hal_clkgen_control>

    //
    // Stop the watch dog if we are coming in from a reset
    // other than a power cycle
    //
    am_hal_wdt_halt();
    c506:	f002 fd7d 	bl	f004 <am_hal_wdt_halt>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    c50a:	481e      	ldr	r0, [pc, #120]	; (c584 <main+0x90>)
    c50c:	f001 f8e4 	bl	d6d8 <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    c510:	f001 f90c 	bl	d72c <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    c514:	f000 ffe6 	bl	d4e4 <am_bsp_low_power_init>

    //
    // Initialize the LED
    //
#ifdef AM_BSP_NUM_LEDS
    am_devices_led_init(am_bsp_psLEDs);
    c518:	481b      	ldr	r0, [pc, #108]	; (c588 <main+0x94>)
    c51a:	f7ff fe41 	bl	c1a0 <am_devices_led_init>
#endif

    //
    // Initialize the printf interface for ITM/SWO output.
    //
    am_bsp_itm_printf_enable();
    c51e:	f001 f8bb 	bl	d698 <am_bsp_itm_printf_enable>

    //
    // Clear the terminal screen, and print a quick message to show that we're
    // alive.
    //
    am_util_stdio_terminal_clear();
    c522:	f000 ffb1 	bl	d488 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("Reset State Tracking Example.\n");
    c526:	4819      	ldr	r0, [pc, #100]	; (c58c <main+0x98>)
    c528:	f000 ff90 	bl	d44c <am_util_stdio_printf>

    //
    // Decode and print the reset state that got us here.
    //
    reset_decode();
    c52c:	f7ff ff62 	bl	c3f4 <reset_decode>

    //
    // Give user a little time to read the type of reset.
    //
    am_util_delay_ms(1000);
    c530:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    c534:	f000 f868 	bl	c608 <am_util_delay_ms>

    //
    // Clear reset status register for next time we reset.
    //
    am_hal_reset_control(AM_HAL_RESET_CONTROL_STATUSCLEAR, 0);
    c538:	2100      	movs	r1, #0
    c53a:	2002      	movs	r0, #2
    c53c:	f001 fdf4 	bl	e128 <am_hal_reset_control>

    //
    // LFRC has to be turned on for this example because the watchdog only
    // runs off of the LFRC.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_LFRC_START, 0);
    c540:	2100      	movs	r1, #0
    c542:	2002      	movs	r0, #2
    c544:	f001 f8fc 	bl	d740 <am_hal_clkgen_control>

    //
    // Configure the watchdog.
    //
    am_hal_wdt_init(&g_sWatchdogConfig);
    c548:	4811      	ldr	r0, [pc, #68]	; (c590 <main+0x9c>)
    c54a:	f002 fd17 	bl	ef7c <am_hal_wdt_init>

    //
    // Enable the interrupt for the watchdog in the NVIC.
    //
#if AM_CMSIS_REGS
    NVIC_EnableIRQ(WDT_IRQn);
    c54e:	2001      	movs	r0, #1
    c550:	f7ff fef6 	bl	c340 <__NVIC_EnableIRQ>
#else // AM_CMSIS_REGS
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_WATCHDOG);
#endif // AM_CMSIS_REGS
    am_hal_interrupt_master_enable();
    c554:	f001 fc24 	bl	dda0 <am_hal_interrupt_master_enable>

    //
    // Enable the watchdog.
    //
    am_hal_wdt_start();
    c558:	f002 fd4a 	bl	eff0 <am_hal_wdt_start>
    while (1)
    {
        //
        // We are done printing. Disable debug printf messages on ITM.
        //
        am_bsp_debug_printf_disable();
    c55c:	f001 f866 	bl	d62c <am_bsp_debug_printf_disable>

        //
        // Disable interrupts.
        //
        am_hal_interrupt_master_disable();
    c560:	f001 fc22 	bl	dda8 <am_hal_interrupt_master_disable>

        //
        // Turn OFF the indicator LED.
        //
#ifdef AM_BSP_NUM_LEDS
        am_devices_led_off(am_bsp_psLEDs, 0);
    c564:	2100      	movs	r1, #0
    c566:	4808      	ldr	r0, [pc, #32]	; (c588 <main+0x94>)
    c568:	f7ff feac 	bl	c2c4 <am_devices_led_off>

        //
        // Go to sleep.
        //
//      am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_NORMAL);
    c56c:	2000      	movs	r0, #0
    c56e:	f001 fe41 	bl	e1f4 <am_hal_sysctrl_sleep>

        //
        // Turn ON the indicator LED.
        //
#ifdef AM_BSP_NUM_LEDS
        am_devices_led_on(am_bsp_psLEDs, 0);
    c572:	2100      	movs	r1, #0
    c574:	4804      	ldr	r0, [pc, #16]	; (c588 <main+0x94>)
    c576:	f7ff fe67 	bl	c248 <am_devices_led_on>
#endif

        //
        // An interrupt woke us up so now enable them and take it.
        //
        am_hal_interrupt_master_enable();
    c57a:	f001 fc11 	bl	dda0 <am_hal_interrupt_master_enable>
        am_bsp_debug_printf_disable();
    c57e:	e7ed      	b.n	c55c <main+0x68>
    c580:	10001059 	.word	0x10001059
    c584:	0000f640 	.word	0x0000f640
    c588:	10001008 	.word	0x10001008
    c58c:	0000f5d8 	.word	0x0000f5d8
    c590:	10001000 	.word	0x10001000

0000c594 <Reset_Handler>:
#endif // AM_CMSIS_REGS
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    c594:	4811      	ldr	r0, [pc, #68]	; (c5dc <zero_loop+0x12>)
    c596:	4912      	ldr	r1, [pc, #72]	; (c5e0 <zero_loop+0x16>)
    c598:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    c59a:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    c59e:	4811      	ldr	r0, [pc, #68]	; (c5e4 <zero_loop+0x1a>)
    c5a0:	6801      	ldr	r1, [r0, #0]
    c5a2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c5a6:	6001      	str	r1, [r0, #0]
    c5a8:	f3bf 8f4f 	dsb	sy
    c5ac:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    c5b0:	480d      	ldr	r0, [pc, #52]	; (c5e8 <zero_loop+0x1e>)
    c5b2:	490e      	ldr	r1, [pc, #56]	; (c5ec <zero_loop+0x22>)
    c5b4:	4a0e      	ldr	r2, [pc, #56]	; (c5f0 <zero_loop+0x26>)

0000c5b6 <copy_loop>:
    c5b6:	f850 3b04 	ldr.w	r3, [r0], #4
    c5ba:	f841 3b04 	str.w	r3, [r1], #4
    c5be:	4291      	cmp	r1, r2
    c5c0:	dbf9      	blt.n	c5b6 <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    c5c2:	480c      	ldr	r0, [pc, #48]	; (c5f4 <zero_loop+0x2a>)
    c5c4:	490c      	ldr	r1, [pc, #48]	; (c5f8 <zero_loop+0x2e>)
    c5c6:	f04f 0200 	mov.w	r2, #0

0000c5ca <zero_loop>:
    c5ca:	4288      	cmp	r0, r1
    c5cc:	bfb8      	it	lt
    c5ce:	f840 2b04 	strlt.w	r2, [r0], #4
    c5d2:	dbfa      	blt.n	c5ca <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    c5d4:	f7ff ff8e 	bl	c4f4 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    c5d8:	be00      	bkpt	0x0000
}
    c5da:	bf00      	nop
    c5dc:	e000ed08 	.word	0xe000ed08
    c5e0:	0000c000 	.word	0x0000c000
    c5e4:	e000ed88 	.word	0xe000ed88
    c5e8:	0000f8e8 	.word	0x0000f8e8
    c5ec:	10001000 	.word	0x10001000
    c5f0:	10001058 	.word	0x10001058
    c5f4:	10001058 	.word	0x10001058
    c5f8:	10001a34 	.word	0x10001a34

0000c5fc <NMI_Handler>:
#if AM_CMSIS_REGS
NMI_Handler(void)
#else // AM_CMSIS_REGS
am_nmi_isr(void)
#endif // AM_CMSIS_REGS
{
    c5fc:	b480      	push	{r7}
    c5fe:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c600:	e7fe      	b.n	c600 <NMI_Handler+0x4>

0000c602 <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    c602:	b480      	push	{r7}
    c604:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c606:	e7fe      	b.n	c606 <DebugMon_Handler+0x4>

0000c608 <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
    c608:	b580      	push	{r7, lr}
    c60a:	b088      	sub	sp, #32
    c60c:	af00      	add	r7, sp, #0
    c60e:	6078      	str	r0, [r7, #4]
    uint32_t ui32Loops, ui32HFRC;

#if AM_APOLLO3_CLKGEN
    am_hal_clkgen_status_t sClkgenStatus;
    am_hal_clkgen_status_get(&sClkgenStatus);
    c610:	f107 030c 	add.w	r3, r7, #12
    c614:	4618      	mov	r0, r3
    c616:	f001 f8ef 	bl	d7f8 <am_hal_clkgen_status_get>
    ui32HFRC = sClkgenStatus.ui32SysclkFreq;
    c61a:	68fb      	ldr	r3, [r7, #12]
    c61c:	61fb      	str	r3, [r7, #28]
#else
    ui32HFRC = am_hal_clkgen_sysclk_get();
#endif
    ui32Loops = ui32MilliSeconds * (ui32HFRC / 3000);
    c61e:	69fb      	ldr	r3, [r7, #28]
    c620:	4a07      	ldr	r2, [pc, #28]	; (c640 <am_util_delay_ms+0x38>)
    c622:	fba2 2303 	umull	r2, r3, r2, r3
    c626:	099b      	lsrs	r3, r3, #6
    c628:	687a      	ldr	r2, [r7, #4]
    c62a:	fb02 f303 	mul.w	r3, r2, r3
    c62e:	61bb      	str	r3, [r7, #24]

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
    c630:	69b8      	ldr	r0, [r7, #24]
    c632:	f001 f8ff 	bl	d834 <am_hal_flash_delay>
}
    c636:	bf00      	nop
    c638:	3720      	adds	r7, #32
    c63a:	46bd      	mov	sp, r7
    c63c:	bd80      	pop	{r7, pc}
    c63e:	bf00      	nop
    c640:	057619f1 	.word	0x057619f1

0000c644 <HardFault_Handler>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
HardFault_Handler(void)
{
    __asm("    push    {r7,lr}");
    c644:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
    c646:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
    c648:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    c64a:	f000 f809 	bl	c660 <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
    c64e:	bd01      	pop	{r0, pc}
}
    c650:	bf00      	nop
    c652:	4618      	mov	r0, r3

0000c654 <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    c654:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    c656:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    c658:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    c65a:	4770      	bx	lr
}
    c65c:	bf00      	nop
    c65e:	4618      	mov	r0, r3

0000c660 <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    c660:	b580      	push	{r7, lr}
    c662:	b096      	sub	sp, #88	; 0x58
    c664:	af00      	add	r7, sp, #0
    c666:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c668:	f107 030c 	add.w	r3, r7, #12
    c66c:	2200      	movs	r2, #0
    c66e:	601a      	str	r2, [r3, #0]
    c670:	605a      	str	r2, [r3, #4]
    c672:	609a      	str	r2, [r3, #8]
    c674:	60da      	str	r2, [r3, #12]
    c676:	611a      	str	r2, [r3, #16]
    c678:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
    c67a:	2300      	movs	r3, #0
    c67c:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c67e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    c680:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c682:	4b2e      	ldr	r3, [pc, #184]	; (c73c <am_util_faultisr_collect_data+0xdc>)
    c684:	681b      	ldr	r3, [r3, #0]
    c686:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c688:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c68a:	b2db      	uxtb	r3, r3
    c68c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c692:	0a1b      	lsrs	r3, r3, #8
    c694:	b2db      	uxtb	r3, r3
    c696:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c69a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c69c:	0c1b      	lsrs	r3, r3, #16
    c69e:	b29b      	uxth	r3, r3
    c6a0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c6a4:	4b26      	ldr	r3, [pc, #152]	; (c740 <am_util_faultisr_collect_data+0xe0>)
    c6a6:	681b      	ldr	r3, [r3, #0]
    c6a8:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c6aa:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
    c6ae:	b2db      	uxtb	r3, r3
    c6b0:	f003 0302 	and.w	r3, r3, #2
    c6b4:	2b00      	cmp	r3, #0
    c6b6:	d005      	beq.n	c6c4 <am_util_faultisr_collect_data+0x64>
    c6b8:	6879      	ldr	r1, [r7, #4]
    c6ba:	2006      	movs	r0, #6
    c6bc:	f7ff ffca 	bl	c654 <getStackedReg>
    c6c0:	4603      	mov	r3, r0
    c6c2:	e001      	b.n	c6c8 <am_util_faultisr_collect_data+0x68>
    c6c4:	f04f 33ff 	mov.w	r3, #4294967295
    c6c8:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c6ca:	6879      	ldr	r1, [r7, #4]
    c6cc:	2000      	movs	r0, #0
    c6ce:	f7ff ffc1 	bl	c654 <getStackedReg>
    c6d2:	4603      	mov	r3, r0
    c6d4:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c6d6:	6879      	ldr	r1, [r7, #4]
    c6d8:	2001      	movs	r0, #1
    c6da:	f7ff ffbb 	bl	c654 <getStackedReg>
    c6de:	4603      	mov	r3, r0
    c6e0:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c6e2:	6879      	ldr	r1, [r7, #4]
    c6e4:	2002      	movs	r0, #2
    c6e6:	f7ff ffb5 	bl	c654 <getStackedReg>
    c6ea:	4603      	mov	r3, r0
    c6ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c6ee:	6879      	ldr	r1, [r7, #4]
    c6f0:	2003      	movs	r0, #3
    c6f2:	f7ff ffaf 	bl	c654 <getStackedReg>
    c6f6:	4603      	mov	r3, r0
    c6f8:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c6fa:	6879      	ldr	r1, [r7, #4]
    c6fc:	2004      	movs	r0, #4
    c6fe:	f7ff ffa9 	bl	c654 <getStackedReg>
    c702:	4603      	mov	r3, r0
    c704:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c706:	6879      	ldr	r1, [r7, #4]
    c708:	2005      	movs	r0, #5
    c70a:	f7ff ffa3 	bl	c654 <getStackedReg>
    c70e:	4603      	mov	r3, r0
    c710:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c712:	6879      	ldr	r1, [r7, #4]
    c714:	2006      	movs	r0, #6
    c716:	f7ff ff9d 	bl	c654 <getStackedReg>
    c71a:	4603      	mov	r3, r0
    c71c:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c71e:	6879      	ldr	r1, [r7, #4]
    c720:	2007      	movs	r0, #7
    c722:	f7ff ff97 	bl	c654 <getStackedReg>
    c726:	4603      	mov	r3, r0
    c728:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c72a:	f107 030c 	add.w	r3, r7, #12
    c72e:	4619      	mov	r1, r3
    c730:	2002      	movs	r0, #2
    c732:	f001 fbcd 	bl	ded0 <am_hal_mcuctrl_info_get>
    }


#endif

    u32Mask = 0;
    c736:	2300      	movs	r3, #0
    c738:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    c73a:	e7fe      	b.n	c73a <am_util_faultisr_collect_data+0xda>
    c73c:	e000ed28 	.word	0xe000ed28
    c740:	e000ed38 	.word	0xe000ed38

0000c744 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    c744:	b480      	push	{r7}
    c746:	b083      	sub	sp, #12
    c748:	af00      	add	r7, sp, #0
    c74a:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
    c74c:	4a04      	ldr	r2, [pc, #16]	; (c760 <am_util_stdio_printf_init+0x1c>)
    c74e:	687b      	ldr	r3, [r7, #4]
    c750:	6013      	str	r3, [r2, #0]
}
    c752:	bf00      	nop
    c754:	370c      	adds	r7, #12
    c756:	46bd      	mov	sp, r7
    c758:	f85d 7b04 	ldr.w	r7, [sp], #4
    c75c:	4770      	bx	lr
    c75e:	bf00      	nop
    c760:	10001968 	.word	0x10001968

0000c764 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    c764:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c768:	b096      	sub	sp, #88	; 0x58
    c76a:	af00      	add	r7, sp, #0
    c76c:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    c770:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c774:	0025      	movs	r5, r4
    c776:	2600      	movs	r6, #0
    c778:	ea55 0306 	orrs.w	r3, r5, r6
    c77c:	f000 80a0 	beq.w	c8c0 <divu64_10+0x15c>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c780:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c784:	0862      	lsrs	r2, r4, #1
    c786:	ea4f 0133 	mov.w	r1, r3, rrx
    c78a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c78e:	ea4f 0893 	mov.w	r8, r3, lsr #2
    c792:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
    c796:	ea4f 0994 	mov.w	r9, r4, lsr #2
    c79a:	eb11 0308 	adds.w	r3, r1, r8
    c79e:	eb42 0409 	adc.w	r4, r2, r9
    c7a2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
    c7a6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7aa:	ea4f 1a13 	mov.w	sl, r3, lsr #4
    c7ae:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
    c7b2:	ea4f 1b14 	mov.w	fp, r4, lsr #4
    c7b6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7ba:	eb13 030a 	adds.w	r3, r3, sl
    c7be:	eb44 040b 	adc.w	r4, r4, fp
    c7c2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
    c7c6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7ca:	0a1a      	lsrs	r2, r3, #8
    c7cc:	62ba      	str	r2, [r7, #40]	; 0x28
    c7ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
    c7d0:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
    c7d4:	62ba      	str	r2, [r7, #40]	; 0x28
    c7d6:	0a23      	lsrs	r3, r4, #8
    c7d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    c7da:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7de:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
    c7e2:	18c9      	adds	r1, r1, r3
    c7e4:	eb42 0204 	adc.w	r2, r2, r4
    c7e8:	460b      	mov	r3, r1
    c7ea:	4614      	mov	r4, r2
    c7ec:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
    c7f0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c7f4:	0c1a      	lsrs	r2, r3, #16
    c7f6:	623a      	str	r2, [r7, #32]
    c7f8:	6a3a      	ldr	r2, [r7, #32]
    c7fa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
    c7fe:	623a      	str	r2, [r7, #32]
    c800:	0c23      	lsrs	r3, r4, #16
    c802:	627b      	str	r3, [r7, #36]	; 0x24
    c804:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c808:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
    c80c:	18c9      	adds	r1, r1, r3
    c80e:	eb42 0204 	adc.w	r2, r2, r4
    c812:	460b      	mov	r3, r1
    c814:	4614      	mov	r4, r2
    c816:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
    c81a:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c81e:	0023      	movs	r3, r4
    c820:	603b      	str	r3, [r7, #0]
    c822:	2300      	movs	r3, #0
    c824:	607b      	str	r3, [r7, #4]
    c826:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c82a:	e897 0006 	ldmia.w	r7, {r1, r2}
    c82e:	18c9      	adds	r1, r1, r3
    c830:	eb42 0204 	adc.w	r2, r2, r4
    c834:	460b      	mov	r3, r1
    c836:	4614      	mov	r4, r2
    c838:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
    c83c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c840:	08da      	lsrs	r2, r3, #3
    c842:	613a      	str	r2, [r7, #16]
    c844:	693a      	ldr	r2, [r7, #16]
    c846:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
    c84a:	613a      	str	r2, [r7, #16]
    c84c:	08e3      	lsrs	r3, r4, #3
    c84e:	617b      	str	r3, [r7, #20]
    c850:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
    c854:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
    c858:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
    c85c:	460b      	mov	r3, r1
    c85e:	4614      	mov	r4, r2
    c860:	00a0      	lsls	r0, r4, #2
    c862:	60f8      	str	r0, [r7, #12]
    c864:	68f8      	ldr	r0, [r7, #12]
    c866:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    c86a:	60f8      	str	r0, [r7, #12]
    c86c:	009b      	lsls	r3, r3, #2
    c86e:	60bb      	str	r3, [r7, #8]
    c870:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    c874:	185b      	adds	r3, r3, r1
    c876:	eb44 0402 	adc.w	r4, r4, r2
    c87a:	18db      	adds	r3, r3, r3
    c87c:	eb44 0404 	adc.w	r4, r4, r4
    c880:	4619      	mov	r1, r3
    c882:	4622      	mov	r2, r4
    c884:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c888:	1a5b      	subs	r3, r3, r1
    c88a:	eb64 0402 	sbc.w	r4, r4, r2
    c88e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
    c892:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
    c896:	3306      	adds	r3, #6
    c898:	f144 0400 	adc.w	r4, r4, #0
    c89c:	091a      	lsrs	r2, r3, #4
    c89e:	61ba      	str	r2, [r7, #24]
    c8a0:	69ba      	ldr	r2, [r7, #24]
    c8a2:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
    c8a6:	61ba      	str	r2, [r7, #24]
    c8a8:	0923      	lsrs	r3, r4, #4
    c8aa:	61fb      	str	r3, [r7, #28]
    c8ac:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c8b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
    c8b4:	18c9      	adds	r1, r1, r3
    c8b6:	eb42 0204 	adc.w	r2, r2, r4
    c8ba:	460b      	mov	r3, r1
    c8bc:	4614      	mov	r4, r2
    c8be:	e029      	b.n	c914 <divu64_10+0x1b0>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    c8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    c8c2:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c8c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c8c6:	085a      	lsrs	r2, r3, #1
    c8c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c8ca:	089b      	lsrs	r3, r3, #2
    c8cc:	4413      	add	r3, r2
    c8ce:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
    c8d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8d2:	091b      	lsrs	r3, r3, #4
    c8d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8d6:	4413      	add	r3, r2
    c8d8:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
    c8da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8dc:	0a1b      	lsrs	r3, r3, #8
    c8de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8e0:	4413      	add	r3, r2
    c8e2:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
    c8e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8e6:	0c1b      	lsrs	r3, r3, #16
    c8e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8ea:	4413      	add	r3, r2
    c8ec:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
    c8ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c8f0:	08db      	lsrs	r3, r3, #3
    c8f2:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
    c8f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c8f6:	4613      	mov	r3, r2
    c8f8:	009b      	lsls	r3, r3, #2
    c8fa:	4413      	add	r3, r2
    c8fc:	005b      	lsls	r3, r3, #1
    c8fe:	461a      	mov	r2, r3
    c900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c902:	1a9b      	subs	r3, r3, r2
    c904:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c906:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c908:	3306      	adds	r3, #6
    c90a:	091a      	lsrs	r2, r3, #4
    c90c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c90e:	4413      	add	r3, r2
    c910:	f04f 0400 	mov.w	r4, #0
    }
}
    c914:	4618      	mov	r0, r3
    c916:	4621      	mov	r1, r4
    c918:	3758      	adds	r7, #88	; 0x58
    c91a:	46bd      	mov	sp, r7
    c91c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c920:	4770      	bx	lr

0000c922 <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    c922:	b590      	push	{r4, r7, lr}
    c924:	b085      	sub	sp, #20
    c926:	af00      	add	r7, sp, #0
    c928:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
    c92c:	683a      	ldr	r2, [r7, #0]
    c92e:	687b      	ldr	r3, [r7, #4]
    c930:	4313      	orrs	r3, r2
    c932:	2b00      	cmp	r3, #0
    c934:	bf0c      	ite	eq
    c936:	2301      	moveq	r3, #1
    c938:	2300      	movne	r3, #0
    c93a:	b2db      	uxtb	r3, r3
    c93c:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
    c93e:	e008      	b.n	c952 <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    c940:	e9d7 0100 	ldrd	r0, r1, [r7]
    c944:	f7ff ff0e 	bl	c764 <divu64_10>
    c948:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
    c94c:	68fb      	ldr	r3, [r7, #12]
    c94e:	3301      	adds	r3, #1
    c950:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
    c952:	e897 0018 	ldmia.w	r7, {r3, r4}
    c956:	4323      	orrs	r3, r4
    c958:	d1f2      	bne.n	c940 <ndigits_in_u64+0x1e>
    }

    return iNDigits;
    c95a:	68fb      	ldr	r3, [r7, #12]
}
    c95c:	4618      	mov	r0, r3
    c95e:	3714      	adds	r7, #20
    c960:	46bd      	mov	sp, r7
    c962:	bd90      	pop	{r4, r7, pc}

0000c964 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    c964:	b590      	push	{r4, r7, lr}
    c966:	b083      	sub	sp, #12
    c968:	af00      	add	r7, sp, #0
    c96a:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
    c96e:	e897 0018 	ldmia.w	r7, {r3, r4}
    c972:	2b00      	cmp	r3, #0
    c974:	f174 0300 	sbcs.w	r3, r4, #0
    c978:	da06      	bge.n	c988 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    c97a:	e897 0018 	ldmia.w	r7, {r3, r4}
    c97e:	425b      	negs	r3, r3
    c980:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    c984:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
    c988:	e897 0018 	ldmia.w	r7, {r3, r4}
    c98c:	4618      	mov	r0, r3
    c98e:	4621      	mov	r1, r4
    c990:	f7ff ffc7 	bl	c922 <ndigits_in_u64>
    c994:	4603      	mov	r3, r0
}
    c996:	4618      	mov	r0, r3
    c998:	370c      	adds	r7, #12
    c99a:	46bd      	mov	sp, r7
    c99c:	bd90      	pop	{r4, r7, pc}

0000c99e <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    c99e:	b490      	push	{r4, r7}
    c9a0:	b084      	sub	sp, #16
    c9a2:	af00      	add	r7, sp, #0
    c9a4:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
    c9a8:	6839      	ldr	r1, [r7, #0]
    c9aa:	687a      	ldr	r2, [r7, #4]
    c9ac:	430a      	orrs	r2, r1
    c9ae:	2a00      	cmp	r2, #0
    c9b0:	bf0c      	ite	eq
    c9b2:	2201      	moveq	r2, #1
    c9b4:	2200      	movne	r2, #0
    c9b6:	b2d2      	uxtb	r2, r2
    c9b8:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
    c9ba:	e00a      	b.n	c9d2 <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
    c9bc:	e897 0006 	ldmia.w	r7, {r1, r2}
    c9c0:	090b      	lsrs	r3, r1, #4
    c9c2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
    c9c6:	0914      	lsrs	r4, r2, #4
    c9c8:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
    c9cc:	68fa      	ldr	r2, [r7, #12]
    c9ce:	3201      	adds	r2, #1
    c9d0:	60fa      	str	r2, [r7, #12]
    while ( ui64Val )
    c9d2:	e897 0006 	ldmia.w	r7, {r1, r2}
    c9d6:	430a      	orrs	r2, r1
    c9d8:	d1f0      	bne.n	c9bc <ndigits_in_hex+0x1e>
    }

    return iDigits;
    c9da:	68fb      	ldr	r3, [r7, #12]
}
    c9dc:	4618      	mov	r0, r3
    c9de:	3710      	adds	r7, #16
    c9e0:	46bd      	mov	sp, r7
    c9e2:	bc90      	pop	{r4, r7}
    c9e4:	4770      	bx	lr

0000c9e6 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    c9e6:	b480      	push	{r7}
    c9e8:	b087      	sub	sp, #28
    c9ea:	af00      	add	r7, sp, #0
    c9ec:	6078      	str	r0, [r7, #4]
    c9ee:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
    c9f0:	2300      	movs	r3, #0
    c9f2:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    c9f4:	2300      	movs	r3, #0
    c9f6:	613b      	str	r3, [r7, #16]
    c9f8:	2300      	movs	r3, #0
    c9fa:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
    c9fc:	687b      	ldr	r3, [r7, #4]
    c9fe:	781b      	ldrb	r3, [r3, #0]
    ca00:	2b2d      	cmp	r3, #45	; 0x2d
    ca02:	d11b      	bne.n	ca3c <decstr_to_int+0x56>
    {
        bNeg = true;
    ca04:	2301      	movs	r3, #1
    ca06:	75fb      	strb	r3, [r7, #23]
        pcStr++;
    ca08:	687b      	ldr	r3, [r7, #4]
    ca0a:	3301      	adds	r3, #1
    ca0c:	607b      	str	r3, [r7, #4]
        uCnt++;
    ca0e:	68fb      	ldr	r3, [r7, #12]
    ca10:	3301      	adds	r3, #1
    ca12:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    ca14:	e012      	b.n	ca3c <decstr_to_int+0x56>
    {
        ++uCnt;
    ca16:	68fb      	ldr	r3, [r7, #12]
    ca18:	3301      	adds	r3, #1
    ca1a:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    ca1c:	693a      	ldr	r2, [r7, #16]
    ca1e:	4613      	mov	r3, r2
    ca20:	009b      	lsls	r3, r3, #2
    ca22:	4413      	add	r3, r2
    ca24:	005b      	lsls	r3, r3, #1
    ca26:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    ca28:	687b      	ldr	r3, [r7, #4]
    ca2a:	781b      	ldrb	r3, [r3, #0]
    ca2c:	461a      	mov	r2, r3
    ca2e:	693b      	ldr	r3, [r7, #16]
    ca30:	4413      	add	r3, r2
    ca32:	3b30      	subs	r3, #48	; 0x30
    ca34:	613b      	str	r3, [r7, #16]
        pcStr++;
    ca36:	687b      	ldr	r3, [r7, #4]
    ca38:	3301      	adds	r3, #1
    ca3a:	607b      	str	r3, [r7, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    ca3c:	687b      	ldr	r3, [r7, #4]
    ca3e:	781b      	ldrb	r3, [r3, #0]
    ca40:	2b2f      	cmp	r3, #47	; 0x2f
    ca42:	d903      	bls.n	ca4c <decstr_to_int+0x66>
    ca44:	687b      	ldr	r3, [r7, #4]
    ca46:	781b      	ldrb	r3, [r3, #0]
    ca48:	2b39      	cmp	r3, #57	; 0x39
    ca4a:	d9e4      	bls.n	ca16 <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    ca4c:	683b      	ldr	r3, [r7, #0]
    ca4e:	2b00      	cmp	r3, #0
    ca50:	d002      	beq.n	ca58 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    ca52:	683b      	ldr	r3, [r7, #0]
    ca54:	68fa      	ldr	r2, [r7, #12]
    ca56:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    ca58:	7dfb      	ldrb	r3, [r7, #23]
    ca5a:	2b00      	cmp	r3, #0
    ca5c:	d002      	beq.n	ca64 <decstr_to_int+0x7e>
    ca5e:	693b      	ldr	r3, [r7, #16]
    ca60:	425b      	negs	r3, r3
    ca62:	e000      	b.n	ca66 <decstr_to_int+0x80>
    ca64:	693b      	ldr	r3, [r7, #16]
}
    ca66:	4618      	mov	r0, r3
    ca68:	371c      	adds	r7, #28
    ca6a:	46bd      	mov	sp, r7
    ca6c:	f85d 7b04 	ldr.w	r7, [sp], #4
    ca70:	4770      	bx	lr

0000ca72 <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    ca72:	b590      	push	{r4, r7, lr}
    ca74:	b091      	sub	sp, #68	; 0x44
    ca76:	af00      	add	r7, sp, #0
    ca78:	e9c7 0102 	strd	r0, r1, [r7, #8]
    ca7c:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    ca7e:	2300      	movs	r3, #0
    ca80:	63fb      	str	r3, [r7, #60]	; 0x3c
    ca82:	2300      	movs	r3, #0
    ca84:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    ca86:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    ca8a:	f7ff fe6b 	bl	c764 <divu64_10>
    ca8e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    ca92:	68b9      	ldr	r1, [r7, #8]
    ca94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    ca96:	4613      	mov	r3, r2
    ca98:	009b      	lsls	r3, r3, #2
    ca9a:	4413      	add	r3, r2
    ca9c:	005b      	lsls	r3, r3, #1
    ca9e:	1acb      	subs	r3, r1, r3
    caa0:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
    caa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    caa4:	1c5a      	adds	r2, r3, #1
    caa6:	63fa      	str	r2, [r7, #60]	; 0x3c
    caa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    caaa:	b2d2      	uxtb	r2, r2
    caac:	3230      	adds	r2, #48	; 0x30
    caae:	b2d2      	uxtb	r2, r2
    cab0:	f107 0140 	add.w	r1, r7, #64	; 0x40
    cab4:	440b      	add	r3, r1
    cab6:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    caba:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    cabe:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
    cac2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    cac6:	4323      	orrs	r3, r4
    cac8:	d1dd      	bne.n	ca86 <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    caca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cacc:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    cace:	687b      	ldr	r3, [r7, #4]
    cad0:	2b00      	cmp	r3, #0
    cad2:	d011      	beq.n	caf8 <uint64_to_str+0x86>
    {
        while ( ix-- )
    cad4:	e008      	b.n	cae8 <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
    cad6:	687b      	ldr	r3, [r7, #4]
    cad8:	1c5a      	adds	r2, r3, #1
    cada:	607a      	str	r2, [r7, #4]
    cadc:	f107 0110 	add.w	r1, r7, #16
    cae0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cae2:	440a      	add	r2, r1
    cae4:	7812      	ldrb	r2, [r2, #0]
    cae6:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    cae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    caea:	1e5a      	subs	r2, r3, #1
    caec:	63fa      	str	r2, [r7, #60]	; 0x3c
    caee:	2b00      	cmp	r3, #0
    caf0:	d1f1      	bne.n	cad6 <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    caf2:	687b      	ldr	r3, [r7, #4]
    caf4:	2200      	movs	r2, #0
    caf6:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    caf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
    cafa:	4618      	mov	r0, r3
    cafc:	3744      	adds	r7, #68	; 0x44
    cafe:	46bd      	mov	sp, r7
    cb00:	bd90      	pop	{r4, r7, pc}

0000cb02 <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    cb02:	b4b0      	push	{r4, r5, r7}
    cb04:	b08d      	sub	sp, #52	; 0x34
    cb06:	af00      	add	r7, sp, #0
    cb08:	e9c7 0102 	strd	r0, r1, [r7, #8]
    cb0c:	607a      	str	r2, [r7, #4]
    cb0e:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
    cb10:	2300      	movs	r3, #0
    cb12:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    cb14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cb18:	4313      	orrs	r3, r2
    cb1a:	d131      	bne.n	cb80 <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
    cb1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb1e:	1c5a      	adds	r2, r3, #1
    cb20:	62fa      	str	r2, [r7, #44]	; 0x2c
    cb22:	f107 0230 	add.w	r2, r7, #48	; 0x30
    cb26:	4413      	add	r3, r2
    cb28:	2230      	movs	r2, #48	; 0x30
    cb2a:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    cb2e:	e027      	b.n	cb80 <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
    cb30:	7a3b      	ldrb	r3, [r7, #8]
    cb32:	f003 030f 	and.w	r3, r3, #15
    cb36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    cb3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    cb3e:	2b09      	cmp	r3, #9
    cb40:	d90a      	bls.n	cb58 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    cb42:	78fb      	ldrb	r3, [r7, #3]
    cb44:	2b00      	cmp	r3, #0
    cb46:	d001      	beq.n	cb4c <uint64_to_hexstr+0x4a>
    cb48:	2227      	movs	r2, #39	; 0x27
    cb4a:	e000      	b.n	cb4e <uint64_to_hexstr+0x4c>
    cb4c:	2207      	movs	r2, #7
    cb4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    cb52:	4413      	add	r3, r2
    cb54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
    cb58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb5a:	1c5a      	adds	r2, r3, #1
    cb5c:	62fa      	str	r2, [r7, #44]	; 0x2c
    cb5e:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
    cb62:	3230      	adds	r2, #48	; 0x30
    cb64:	b2d2      	uxtb	r2, r2
    cb66:	f107 0130 	add.w	r1, r7, #48	; 0x30
    cb6a:	440b      	add	r3, r1
    cb6c:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    cb70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cb74:	0914      	lsrs	r4, r2, #4
    cb76:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
    cb7a:	091d      	lsrs	r5, r3, #4
    cb7c:	e9c7 4502 	strd	r4, r5, [r7, #8]
    while ( ui64Val )
    cb80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cb84:	4313      	orrs	r3, r2
    cb86:	d1d3      	bne.n	cb30 <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    cb88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb8a:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    cb8c:	687b      	ldr	r3, [r7, #4]
    cb8e:	2b00      	cmp	r3, #0
    cb90:	d011      	beq.n	cbb6 <uint64_to_hexstr+0xb4>
    {
        while (ix--)
    cb92:	e008      	b.n	cba6 <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
    cb94:	687b      	ldr	r3, [r7, #4]
    cb96:	1c5a      	adds	r2, r3, #1
    cb98:	607a      	str	r2, [r7, #4]
    cb9a:	f107 0110 	add.w	r1, r7, #16
    cb9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    cba0:	440a      	add	r2, r1
    cba2:	7812      	ldrb	r2, [r2, #0]
    cba4:	701a      	strb	r2, [r3, #0]
        while (ix--)
    cba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cba8:	1e5a      	subs	r2, r3, #1
    cbaa:	62fa      	str	r2, [r7, #44]	; 0x2c
    cbac:	2b00      	cmp	r3, #0
    cbae:	d1f1      	bne.n	cb94 <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    cbb0:	687b      	ldr	r3, [r7, #4]
    cbb2:	2200      	movs	r2, #0
    cbb4:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    cbb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    cbb8:	4618      	mov	r0, r3
    cbba:	3734      	adds	r7, #52	; 0x34
    cbbc:	46bd      	mov	sp, r7
    cbbe:	bcb0      	pop	{r4, r5, r7}
    cbc0:	4770      	bx	lr

0000cbc2 <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    cbc2:	b480      	push	{r7}
    cbc4:	b085      	sub	sp, #20
    cbc6:	af00      	add	r7, sp, #0
    cbc8:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
    cbca:	2300      	movs	r3, #0
    cbcc:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    cbce:	687b      	ldr	r3, [r7, #4]
    cbd0:	2b00      	cmp	r3, #0
    cbd2:	d104      	bne.n	cbde <simple_strlen+0x1c>
    {
        return ui32RetVal;
    cbd4:	68fb      	ldr	r3, [r7, #12]
    cbd6:	e009      	b.n	cbec <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    cbd8:	68fb      	ldr	r3, [r7, #12]
    cbda:	3301      	adds	r3, #1
    cbdc:	60fb      	str	r3, [r7, #12]
    while ( *pcBuf++ )
    cbde:	687b      	ldr	r3, [r7, #4]
    cbe0:	1c5a      	adds	r2, r3, #1
    cbe2:	607a      	str	r2, [r7, #4]
    cbe4:	781b      	ldrb	r3, [r3, #0]
    cbe6:	2b00      	cmp	r3, #0
    cbe8:	d1f6      	bne.n	cbd8 <simple_strlen+0x16>
    }
    return ui32RetVal;
    cbea:	68fb      	ldr	r3, [r7, #12]
}
    cbec:	4618      	mov	r0, r3
    cbee:	3714      	adds	r7, #20
    cbf0:	46bd      	mov	sp, r7
    cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
    cbf6:	4770      	bx	lr

0000cbf8 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    cbf8:	b480      	push	{r7}
    cbfa:	b087      	sub	sp, #28
    cbfc:	af00      	add	r7, sp, #0
    cbfe:	60f8      	str	r0, [r7, #12]
    cc00:	460b      	mov	r3, r1
    cc02:	607a      	str	r2, [r7, #4]
    cc04:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
    cc06:	2300      	movs	r3, #0
    cc08:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
    cc0a:	687b      	ldr	r3, [r7, #4]
    cc0c:	2b00      	cmp	r3, #0
    cc0e:	dc0c      	bgt.n	cc2a <padbuffer+0x32>
    {
        return i32Cnt;
    cc10:	697b      	ldr	r3, [r7, #20]
    cc12:	e010      	b.n	cc36 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    cc14:	68fb      	ldr	r3, [r7, #12]
    cc16:	2b00      	cmp	r3, #0
    cc18:	d004      	beq.n	cc24 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    cc1a:	68fb      	ldr	r3, [r7, #12]
    cc1c:	1c5a      	adds	r2, r3, #1
    cc1e:	60fa      	str	r2, [r7, #12]
    cc20:	7afa      	ldrb	r2, [r7, #11]
    cc22:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    cc24:	697b      	ldr	r3, [r7, #20]
    cc26:	3301      	adds	r3, #1
    cc28:	617b      	str	r3, [r7, #20]
    while ( i32NumChars-- )
    cc2a:	687b      	ldr	r3, [r7, #4]
    cc2c:	1e5a      	subs	r2, r3, #1
    cc2e:	607a      	str	r2, [r7, #4]
    cc30:	2b00      	cmp	r3, #0
    cc32:	d1ef      	bne.n	cc14 <padbuffer+0x1c>
    }

    return i32Cnt;
    cc34:	697b      	ldr	r3, [r7, #20]
}
    cc36:	4618      	mov	r0, r3
    cc38:	371c      	adds	r7, #28
    cc3a:	46bd      	mov	sp, r7
    cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
    cc40:	4770      	bx	lr
	...

0000cc44 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    cc44:	b590      	push	{r4, r7, lr}
    cc46:	b08f      	sub	sp, #60	; 0x3c
    cc48:	af00      	add	r7, sp, #0
    cc4a:	60f8      	str	r0, [r7, #12]
    cc4c:	60b9      	str	r1, [r7, #8]
    cc4e:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    cc50:	68bb      	ldr	r3, [r7, #8]
    cc52:	681b      	ldr	r3, [r3, #0]
    cc54:	627b      	str	r3, [r7, #36]	; 0x24
    if (iBufSize < 4)
    cc56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cc58:	2b03      	cmp	r3, #3
    cc5a:	dc02      	bgt.n	cc62 <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
    cc5c:	f06f 0302 	mvn.w	r3, #2
    cc60:	e0e7      	b.n	ce32 <ftoa+0x1ee>
    }

    if (fValue == 0.0f)
    cc62:	edd7 7a03 	vldr	s15, [r7, #12]
    cc66:	eef5 7a40 	vcmp.f32	s15, #0.0
    cc6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    cc6e:	d104      	bne.n	cc7a <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    cc70:	68bb      	ldr	r3, [r7, #8]
    cc72:	4a72      	ldr	r2, [pc, #456]	; (ce3c <ftoa+0x1f8>)
    cc74:	601a      	str	r2, [r3, #0]
        return 3;
    cc76:	2303      	movs	r3, #3
    cc78:	e0db      	b.n	ce32 <ftoa+0x1ee>
    }

    pcBufInitial = pcBuf;
    cc7a:	68bb      	ldr	r3, [r7, #8]
    cc7c:	623b      	str	r3, [r7, #32]

    unFloatValue.F = fValue;
    cc7e:	68fb      	ldr	r3, [r7, #12]
    cc80:	613b      	str	r3, [r7, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    cc82:	693b      	ldr	r3, [r7, #16]
    cc84:	15db      	asrs	r3, r3, #23
    cc86:	b2db      	uxtb	r3, r3
    cc88:	3b7f      	subs	r3, #127	; 0x7f
    cc8a:	61fb      	str	r3, [r7, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    cc8c:	693b      	ldr	r3, [r7, #16]
    cc8e:	f3c3 0316 	ubfx	r3, r3, #0, #23
    cc92:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    cc96:	61bb      	str	r3, [r7, #24]
    i32FracPart = 0;
    cc98:	2300      	movs	r3, #0
    cc9a:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
    cc9c:	2300      	movs	r3, #0
    cc9e:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
    cca0:	69fb      	ldr	r3, [r7, #28]
    cca2:	2b1e      	cmp	r3, #30
    cca4:	dd02      	ble.n	ccac <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    cca6:	f06f 0301 	mvn.w	r3, #1
    ccaa:	e0c2      	b.n	ce32 <ftoa+0x1ee>
    }
    else if (iExp2 < -23)
    ccac:	69fb      	ldr	r3, [r7, #28]
    ccae:	f113 0f17 	cmn.w	r3, #23
    ccb2:	da02      	bge.n	ccba <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    ccb4:	f04f 33ff 	mov.w	r3, #4294967295
    ccb8:	e0bb      	b.n	ce32 <ftoa+0x1ee>
    }
    else if (iExp2 >= 23)
    ccba:	69fb      	ldr	r3, [r7, #28]
    ccbc:	2b16      	cmp	r3, #22
    ccbe:	dd06      	ble.n	ccce <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    ccc0:	69fb      	ldr	r3, [r7, #28]
    ccc2:	3b17      	subs	r3, #23
    ccc4:	69ba      	ldr	r2, [r7, #24]
    ccc6:	fa02 f303 	lsl.w	r3, r2, r3
    ccca:	637b      	str	r3, [r7, #52]	; 0x34
    cccc:	e01a      	b.n	cd04 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
    ccce:	69fb      	ldr	r3, [r7, #28]
    ccd0:	2b00      	cmp	r3, #0
    ccd2:	db0f      	blt.n	ccf4 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    ccd4:	69fb      	ldr	r3, [r7, #28]
    ccd6:	f1c3 0317 	rsb	r3, r3, #23
    ccda:	69ba      	ldr	r2, [r7, #24]
    ccdc:	fa42 f303 	asr.w	r3, r2, r3
    cce0:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    cce2:	69fb      	ldr	r3, [r7, #28]
    cce4:	3301      	adds	r3, #1
    cce6:	69ba      	ldr	r2, [r7, #24]
    cce8:	fa02 f303 	lsl.w	r3, r2, r3
    ccec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    ccf0:	633b      	str	r3, [r7, #48]	; 0x30
    ccf2:	e007      	b.n	cd04 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    ccf4:	69bb      	ldr	r3, [r7, #24]
    ccf6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
    ccfa:	69fb      	ldr	r3, [r7, #28]
    ccfc:	43db      	mvns	r3, r3
    ccfe:	fa42 f303 	asr.w	r3, r2, r3
    cd02:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
    cd04:	693b      	ldr	r3, [r7, #16]
    cd06:	2b00      	cmp	r3, #0
    cd08:	da04      	bge.n	cd14 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
    cd0a:	68bb      	ldr	r3, [r7, #8]
    cd0c:	1c5a      	adds	r2, r3, #1
    cd0e:	60ba      	str	r2, [r7, #8]
    cd10:	222d      	movs	r2, #45	; 0x2d
    cd12:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    cd14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cd16:	2b00      	cmp	r3, #0
    cd18:	d105      	bne.n	cd26 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
    cd1a:	68bb      	ldr	r3, [r7, #8]
    cd1c:	1c5a      	adds	r2, r3, #1
    cd1e:	60ba      	str	r2, [r7, #8]
    cd20:	2230      	movs	r2, #48	; 0x30
    cd22:	701a      	strb	r2, [r3, #0]
    cd24:	e021      	b.n	cd6a <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
    cd26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cd28:	2b00      	cmp	r3, #0
    cd2a:	dd08      	ble.n	cd3e <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
    cd2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cd2e:	ea4f 74e3 	mov.w	r4, r3, asr #31
    cd32:	68ba      	ldr	r2, [r7, #8]
    cd34:	4618      	mov	r0, r3
    cd36:	4621      	mov	r1, r4
    cd38:	f7ff fe9b 	bl	ca72 <uint64_to_str>
    cd3c:	e011      	b.n	cd62 <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
    cd3e:	68bb      	ldr	r3, [r7, #8]
    cd40:	1c5a      	adds	r2, r3, #1
    cd42:	60ba      	str	r2, [r7, #8]
    cd44:	222d      	movs	r2, #45	; 0x2d
    cd46:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    cd48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cd4a:	425b      	negs	r3, r3
    cd4c:	ea4f 74e3 	mov.w	r4, r3, asr #31
    cd50:	68ba      	ldr	r2, [r7, #8]
    cd52:	4618      	mov	r0, r3
    cd54:	4621      	mov	r1, r4
    cd56:	f7ff fe8c 	bl	ca72 <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    cd5a:	e002      	b.n	cd62 <ftoa+0x11e>
        {
            pcBuf++;
    cd5c:	68bb      	ldr	r3, [r7, #8]
    cd5e:	3301      	adds	r3, #1
    cd60:	60bb      	str	r3, [r7, #8]
        while (*pcBuf)    // Get to end of new string
    cd62:	68bb      	ldr	r3, [r7, #8]
    cd64:	781b      	ldrb	r3, [r3, #0]
    cd66:	2b00      	cmp	r3, #0
    cd68:	d1f8      	bne.n	cd5c <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    cd6a:	68bb      	ldr	r3, [r7, #8]
    cd6c:	1c5a      	adds	r2, r3, #1
    cd6e:	60ba      	str	r2, [r7, #8]
    cd70:	222e      	movs	r2, #46	; 0x2e
    cd72:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    cd74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    cd76:	2b00      	cmp	r3, #0
    cd78:	d105      	bne.n	cd86 <ftoa+0x142>
    {
        *pcBuf++ = '0';
    cd7a:	68bb      	ldr	r3, [r7, #8]
    cd7c:	1c5a      	adds	r2, r3, #1
    cd7e:	60ba      	str	r2, [r7, #8]
    cd80:	2230      	movs	r2, #48	; 0x30
    cd82:	701a      	strb	r2, [r3, #0]
    cd84:	e04f      	b.n	ce26 <ftoa+0x1e2>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    cd86:	68ba      	ldr	r2, [r7, #8]
    cd88:	6a3b      	ldr	r3, [r7, #32]
    cd8a:	1ad3      	subs	r3, r2, r3
    cd8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    cd8e:	1ad3      	subs	r3, r2, r3
    cd90:	3b01      	subs	r3, #1
    cd92:	617b      	str	r3, [r7, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    cd94:	697a      	ldr	r2, [r7, #20]
    cd96:	687b      	ldr	r3, [r7, #4]
    cd98:	4293      	cmp	r3, r2
    cd9a:	bfa8      	it	ge
    cd9c:	4613      	movge	r3, r2
    cd9e:	617b      	str	r3, [r7, #20]

        for (jx = 0; jx < iMax; jx++)
    cda0:	2300      	movs	r3, #0
    cda2:	62bb      	str	r3, [r7, #40]	; 0x28
    cda4:	e015      	b.n	cdd2 <ftoa+0x18e>
        {
            i32FracPart *= 10;
    cda6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cda8:	4613      	mov	r3, r2
    cdaa:	009b      	lsls	r3, r3, #2
    cdac:	4413      	add	r3, r2
    cdae:	005b      	lsls	r3, r3, #1
    cdb0:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    cdb2:	68bb      	ldr	r3, [r7, #8]
    cdb4:	1c5a      	adds	r2, r3, #1
    cdb6:	60ba      	str	r2, [r7, #8]
    cdb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cdba:	1612      	asrs	r2, r2, #24
    cdbc:	b2d2      	uxtb	r2, r2
    cdbe:	3230      	adds	r2, #48	; 0x30
    cdc0:	b2d2      	uxtb	r2, r2
    cdc2:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    cdc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    cdc6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cdca:	633b      	str	r3, [r7, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
    cdcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    cdce:	3301      	adds	r3, #1
    cdd0:	62bb      	str	r3, [r7, #40]	; 0x28
    cdd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
    cdd4:	697b      	ldr	r3, [r7, #20]
    cdd6:	429a      	cmp	r2, r3
    cdd8:	dbe5      	blt.n	cda6 <ftoa+0x162>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    cdda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cddc:	4613      	mov	r3, r2
    cdde:	009b      	lsls	r3, r3, #2
    cde0:	4413      	add	r3, r2
    cde2:	005b      	lsls	r3, r3, #1
    cde4:	161b      	asrs	r3, r3, #24
    cde6:	2b04      	cmp	r3, #4
    cde8:	dd1d      	ble.n	ce26 <ftoa+0x1e2>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    cdea:	68bb      	ldr	r3, [r7, #8]
    cdec:	3b01      	subs	r3, #1
    cdee:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cdf0:	e015      	b.n	ce1e <ftoa+0x1da>
            {
                if ( *pcBuftmp == '.' )
    cdf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cdf4:	781b      	ldrb	r3, [r3, #0]
    cdf6:	2b2e      	cmp	r3, #46	; 0x2e
    cdf8:	d00e      	beq.n	ce18 <ftoa+0x1d4>
                {
                }
                else if ( *pcBuftmp == '9' )
    cdfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cdfc:	781b      	ldrb	r3, [r3, #0]
    cdfe:	2b39      	cmp	r3, #57	; 0x39
    ce00:	d103      	bne.n	ce0a <ftoa+0x1c6>
                {
                    *pcBuftmp = '0';
    ce02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    ce04:	2230      	movs	r2, #48	; 0x30
    ce06:	701a      	strb	r2, [r3, #0]
    ce08:	e006      	b.n	ce18 <ftoa+0x1d4>
                }
                else
                {
                    *pcBuftmp += 1;
    ce0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    ce0c:	781b      	ldrb	r3, [r3, #0]
    ce0e:	3301      	adds	r3, #1
    ce10:	b2da      	uxtb	r2, r3
    ce12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    ce14:	701a      	strb	r2, [r3, #0]
                    break;
    ce16:	e006      	b.n	ce26 <ftoa+0x1e2>
                }
                pcBuftmp--;
    ce18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    ce1a:	3b01      	subs	r3, #1
    ce1c:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    ce1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    ce20:	6a3b      	ldr	r3, [r7, #32]
    ce22:	429a      	cmp	r2, r3
    ce24:	d2e5      	bcs.n	cdf2 <ftoa+0x1ae>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    ce26:	68bb      	ldr	r3, [r7, #8]
    ce28:	2200      	movs	r2, #0
    ce2a:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    ce2c:	68ba      	ldr	r2, [r7, #8]
    ce2e:	6a3b      	ldr	r3, [r7, #32]
    ce30:	1ad3      	subs	r3, r2, r3
} // ftoa()
    ce32:	4618      	mov	r0, r3
    ce34:	373c      	adds	r7, #60	; 0x3c
    ce36:	46bd      	mov	sp, r7
    ce38:	bd90      	pop	{r4, r7, pc}
    ce3a:	bf00      	nop
    ce3c:	00302e30 	.word	0x00302e30

0000ce40 <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    ce40:	b590      	push	{r4, r7, lr}
    ce42:	b095      	sub	sp, #84	; 0x54
    ce44:	af00      	add	r7, sp, #0
    ce46:	60f8      	str	r0, [r7, #12]
    ce48:	60b9      	str	r1, [r7, #8]
    ce4a:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    ce4c:	2300      	movs	r3, #0
    ce4e:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    ce50:	2300      	movs	r3, #0
    ce52:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
    ce54:	e2e3      	b.n	d41e <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    ce56:	2306      	movs	r3, #6
    ce58:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
    ce5a:	68bb      	ldr	r3, [r7, #8]
    ce5c:	781b      	ldrb	r3, [r3, #0]
    ce5e:	2b25      	cmp	r3, #37	; 0x25
    ce60:	d01f      	beq.n	cea2 <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    ce62:	68fb      	ldr	r3, [r7, #12]
    ce64:	2b00      	cmp	r3, #0
    ce66:	d015      	beq.n	ce94 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    ce68:	68bb      	ldr	r3, [r7, #8]
    ce6a:	781b      	ldrb	r3, [r3, #0]
    ce6c:	2b0a      	cmp	r3, #10
    ce6e:	d10b      	bne.n	ce88 <am_util_stdio_vsprintf+0x48>
    ce70:	4bb1      	ldr	r3, [pc, #708]	; (d138 <am_util_stdio_vsprintf+0x2f8>)
    ce72:	781b      	ldrb	r3, [r3, #0]
    ce74:	2b00      	cmp	r3, #0
    ce76:	d007      	beq.n	ce88 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    ce78:	68fb      	ldr	r3, [r7, #12]
    ce7a:	1c5a      	adds	r2, r3, #1
    ce7c:	60fa      	str	r2, [r7, #12]
    ce7e:	220d      	movs	r2, #13
    ce80:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    ce82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ce84:	3301      	adds	r3, #1
    ce86:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
    ce88:	68fb      	ldr	r3, [r7, #12]
    ce8a:	1c5a      	adds	r2, r3, #1
    ce8c:	60fa      	str	r2, [r7, #12]
    ce8e:	68ba      	ldr	r2, [r7, #8]
    ce90:	7812      	ldrb	r2, [r2, #0]
    ce92:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    ce94:	68bb      	ldr	r3, [r7, #8]
    ce96:	3301      	adds	r3, #1
    ce98:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
    ce9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ce9c:	3301      	adds	r3, #1
    ce9e:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
    cea0:	e2bd      	b.n	d41e <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    cea2:	68bb      	ldr	r3, [r7, #8]
    cea4:	3301      	adds	r3, #1
    cea6:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
    cea8:	2300      	movs	r3, #0
    ceaa:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    ceae:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    ceb2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    ceb6:	2320      	movs	r3, #32
    ceb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
    cebc:	68bb      	ldr	r3, [r7, #8]
    cebe:	781b      	ldrb	r3, [r3, #0]
    cec0:	2b30      	cmp	r3, #48	; 0x30
    cec2:	d105      	bne.n	ced0 <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    cec4:	2330      	movs	r3, #48	; 0x30
    cec6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
    ceca:	68bb      	ldr	r3, [r7, #8]
    cecc:	3301      	adds	r3, #1
    cece:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    ced0:	f107 0310 	add.w	r3, r7, #16
    ced4:	4619      	mov	r1, r3
    ced6:	68b8      	ldr	r0, [r7, #8]
    ced8:	f7ff fd85 	bl	c9e6 <decstr_to_int>
    cedc:	4603      	mov	r3, r0
    cede:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
    cee0:	693b      	ldr	r3, [r7, #16]
    cee2:	68ba      	ldr	r2, [r7, #8]
    cee4:	4413      	add	r3, r2
    cee6:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    cee8:	68bb      	ldr	r3, [r7, #8]
    ceea:	781b      	ldrb	r3, [r3, #0]
    ceec:	2b73      	cmp	r3, #115	; 0x73
    ceee:	d005      	beq.n	cefc <am_util_stdio_vsprintf+0xbc>
    cef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cef2:	2b00      	cmp	r3, #0
    cef4:	da02      	bge.n	cefc <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
    cef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cef8:	425b      	negs	r3, r3
    cefa:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    cefc:	68bb      	ldr	r3, [r7, #8]
    cefe:	781b      	ldrb	r3, [r3, #0]
    cf00:	2b2e      	cmp	r3, #46	; 0x2e
    cf02:	d10e      	bne.n	cf22 <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
    cf04:	68bb      	ldr	r3, [r7, #8]
    cf06:	3301      	adds	r3, #1
    cf08:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    cf0a:	f107 0310 	add.w	r3, r7, #16
    cf0e:	4619      	mov	r1, r3
    cf10:	68b8      	ldr	r0, [r7, #8]
    cf12:	f7ff fd68 	bl	c9e6 <decstr_to_int>
    cf16:	4603      	mov	r3, r0
    cf18:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
    cf1a:	693b      	ldr	r3, [r7, #16]
    cf1c:	68ba      	ldr	r2, [r7, #8]
    cf1e:	4413      	add	r3, r2
    cf20:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    cf22:	68bb      	ldr	r3, [r7, #8]
    cf24:	781b      	ldrb	r3, [r3, #0]
    cf26:	2b6c      	cmp	r3, #108	; 0x6c
    cf28:	d10c      	bne.n	cf44 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
    cf2a:	68bb      	ldr	r3, [r7, #8]
    cf2c:	3301      	adds	r3, #1
    cf2e:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    cf30:	68bb      	ldr	r3, [r7, #8]
    cf32:	781b      	ldrb	r3, [r3, #0]
    cf34:	2b6c      	cmp	r3, #108	; 0x6c
    cf36:	d105      	bne.n	cf44 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
    cf38:	68bb      	ldr	r3, [r7, #8]
    cf3a:	3301      	adds	r3, #1
    cf3c:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
    cf3e:	2301      	movs	r3, #1
    cf40:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
    cf44:	68bb      	ldr	r3, [r7, #8]
    cf46:	781b      	ldrb	r3, [r3, #0]
    cf48:	3b46      	subs	r3, #70	; 0x46
    cf4a:	2b32      	cmp	r3, #50	; 0x32
    cf4c:	f200 8254 	bhi.w	d3f8 <am_util_stdio_vsprintf+0x5b8>
    cf50:	a201      	add	r2, pc, #4	; (adr r2, cf58 <am_util_stdio_vsprintf+0x118>)
    cf52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cf56:	bf00      	nop
    cf58:	0000d383 	.word	0x0000d383
    cf5c:	0000d3f9 	.word	0x0000d3f9
    cf60:	0000d3f9 	.word	0x0000d3f9
    cf64:	0000d3f9 	.word	0x0000d3f9
    cf68:	0000d3f9 	.word	0x0000d3f9
    cf6c:	0000d3f9 	.word	0x0000d3f9
    cf70:	0000d3f9 	.word	0x0000d3f9
    cf74:	0000d3f9 	.word	0x0000d3f9
    cf78:	0000d3f9 	.word	0x0000d3f9
    cf7c:	0000d3f9 	.word	0x0000d3f9
    cf80:	0000d3f9 	.word	0x0000d3f9
    cf84:	0000d3f9 	.word	0x0000d3f9
    cf88:	0000d3f9 	.word	0x0000d3f9
    cf8c:	0000d3f9 	.word	0x0000d3f9
    cf90:	0000d3f9 	.word	0x0000d3f9
    cf94:	0000d3f9 	.word	0x0000d3f9
    cf98:	0000d3f9 	.word	0x0000d3f9
    cf9c:	0000d3f9 	.word	0x0000d3f9
    cfa0:	0000d11f 	.word	0x0000d11f
    cfa4:	0000d3f9 	.word	0x0000d3f9
    cfa8:	0000d3f9 	.word	0x0000d3f9
    cfac:	0000d3f9 	.word	0x0000d3f9
    cfb0:	0000d3f9 	.word	0x0000d3f9
    cfb4:	0000d3f9 	.word	0x0000d3f9
    cfb8:	0000d3f9 	.word	0x0000d3f9
    cfbc:	0000d3f9 	.word	0x0000d3f9
    cfc0:	0000d3f9 	.word	0x0000d3f9
    cfc4:	0000d3f9 	.word	0x0000d3f9
    cfc8:	0000d3f9 	.word	0x0000d3f9
    cfcc:	0000d025 	.word	0x0000d025
    cfd0:	0000d24b 	.word	0x0000d24b
    cfd4:	0000d3f9 	.word	0x0000d3f9
    cfd8:	0000d383 	.word	0x0000d383
    cfdc:	0000d3f9 	.word	0x0000d3f9
    cfe0:	0000d3f9 	.word	0x0000d3f9
    cfe4:	0000d24b 	.word	0x0000d24b
    cfe8:	0000d3f9 	.word	0x0000d3f9
    cfec:	0000d3f9 	.word	0x0000d3f9
    cff0:	0000d3f9 	.word	0x0000d3f9
    cff4:	0000d3f9 	.word	0x0000d3f9
    cff8:	0000d3f9 	.word	0x0000d3f9
    cffc:	0000d3f9 	.word	0x0000d3f9
    d000:	0000d3f9 	.word	0x0000d3f9
    d004:	0000d3f9 	.word	0x0000d3f9
    d008:	0000d3f9 	.word	0x0000d3f9
    d00c:	0000d04b 	.word	0x0000d04b
    d010:	0000d3f9 	.word	0x0000d3f9
    d014:	0000d1b9 	.word	0x0000d1b9
    d018:	0000d3f9 	.word	0x0000d3f9
    d01c:	0000d3f9 	.word	0x0000d3f9
    d020:	0000d119 	.word	0x0000d119
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    d024:	687b      	ldr	r3, [r7, #4]
    d026:	1d1a      	adds	r2, r3, #4
    d028:	607a      	str	r2, [r7, #4]
    d02a:	681b      	ldr	r3, [r3, #0]
    d02c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
    d030:	68fb      	ldr	r3, [r7, #12]
    d032:	2b00      	cmp	r3, #0
    d034:	d005      	beq.n	d042 <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
    d036:	68fb      	ldr	r3, [r7, #12]
    d038:	1c5a      	adds	r2, r3, #1
    d03a:	60fa      	str	r2, [r7, #12]
    d03c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
    d040:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d044:	3301      	adds	r3, #1
    d046:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d048:	e1e6      	b.n	d418 <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
    d04a:	687b      	ldr	r3, [r7, #4]
    d04c:	1d1a      	adds	r2, r3, #4
    d04e:	607a      	str	r2, [r7, #4]
    d050:	681b      	ldr	r3, [r3, #0]
    d052:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    d054:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
    d056:	f7ff fdb4 	bl	cbc2 <simple_strlen>
    d05a:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
    d05c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d05e:	2b00      	cmp	r3, #0
    d060:	dd2e      	ble.n	d0c0 <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    d062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    d066:	429a      	cmp	r2, r3
    d068:	d22a      	bcs.n	d0c0 <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d06a:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d06e:	1ad3      	subs	r3, r2, r3
    d070:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d072:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d076:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d078:	4619      	mov	r1, r3
    d07a:	68f8      	ldr	r0, [r7, #12]
    d07c:	f7ff fdbc 	bl	cbf8 <padbuffer>
    d080:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    d082:	68fb      	ldr	r3, [r7, #12]
    d084:	2b00      	cmp	r3, #0
    d086:	d001      	beq.n	d08c <am_util_stdio_vsprintf+0x24c>
    d088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d08a:	e000      	b.n	d08e <am_util_stdio_vsprintf+0x24e>
    d08c:	2300      	movs	r3, #0
    d08e:	68fa      	ldr	r2, [r7, #12]
    d090:	4413      	add	r3, r2
    d092:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    d094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d096:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d098:	4413      	add	r3, r2
    d09a:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    d09c:	2300      	movs	r3, #0
    d09e:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
    d0a0:	e00e      	b.n	d0c0 <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
    d0a2:	68fb      	ldr	r3, [r7, #12]
    d0a4:	2b00      	cmp	r3, #0
    d0a6:	d005      	beq.n	d0b4 <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
    d0a8:	68fb      	ldr	r3, [r7, #12]
    d0aa:	1c5a      	adds	r2, r3, #1
    d0ac:	60fa      	str	r2, [r7, #12]
    d0ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    d0b0:	7812      	ldrb	r2, [r2, #0]
    d0b2:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    d0b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d0b6:	3301      	adds	r3, #1
    d0b8:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
    d0ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d0bc:	3301      	adds	r3, #1
    d0be:	63fb      	str	r3, [r7, #60]	; 0x3c
                while (*pcStr != 0x0)
    d0c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d0c2:	781b      	ldrb	r3, [r3, #0]
    d0c4:	2b00      	cmp	r3, #0
    d0c6:	d1ec      	bne.n	d0a2 <am_util_stdio_vsprintf+0x262>
                }

                if ( iWidth )
    d0c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d0ca:	2b00      	cmp	r3, #0
    d0cc:	f000 81a1 	beq.w	d412 <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
    d0d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d0d2:	425b      	negs	r3, r3
    d0d4:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    d0d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d0d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    d0da:	429a      	cmp	r2, r3
    d0dc:	f080 8199 	bcs.w	d412 <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d0e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d0e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d0e4:	1ad3      	subs	r3, r2, r3
    d0e6:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d0e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d0ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d0ee:	4619      	mov	r1, r3
    d0f0:	68f8      	ldr	r0, [r7, #12]
    d0f2:	f7ff fd81 	bl	cbf8 <padbuffer>
    d0f6:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    d0f8:	68fb      	ldr	r3, [r7, #12]
    d0fa:	2b00      	cmp	r3, #0
    d0fc:	d001      	beq.n	d102 <am_util_stdio_vsprintf+0x2c2>
    d0fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d100:	e000      	b.n	d104 <am_util_stdio_vsprintf+0x2c4>
    d102:	2300      	movs	r3, #0
    d104:	68fa      	ldr	r2, [r7, #12]
    d106:	4413      	add	r3, r2
    d108:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    d10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d10c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d10e:	4413      	add	r3, r2
    d110:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    d112:	2300      	movs	r3, #0
    d114:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
    d116:	e17c      	b.n	d412 <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
    d118:	2301      	movs	r3, #1
    d11a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d11e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d122:	2b00      	cmp	r3, #0
    d124:	d00a      	beq.n	d13c <am_util_stdio_vsprintf+0x2fc>
    d126:	687b      	ldr	r3, [r7, #4]
    d128:	3307      	adds	r3, #7
    d12a:	f023 0307 	bic.w	r3, r3, #7
    d12e:	f103 0208 	add.w	r2, r3, #8
    d132:	607a      	str	r2, [r7, #4]
    d134:	cb18      	ldmia	r3, {r3, r4}
    d136:	e007      	b.n	d148 <am_util_stdio_vsprintf+0x308>
    d138:	1000115c 	.word	0x1000115c
                                      va_arg(pArgs, uint32_t);
    d13c:	687b      	ldr	r3, [r7, #4]
    d13e:	1d1a      	adds	r2, r3, #4
    d140:	607a      	str	r2, [r7, #4]
    d142:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d144:	f04f 0400 	mov.w	r4, #0
    d148:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    d14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d14e:	2b00      	cmp	r3, #0
    d150:	d01e      	beq.n	d190 <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    d152:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d156:	f7ff fc22 	bl	c99e <ndigits_in_hex>
    d15a:	4602      	mov	r2, r0
    d15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d15e:	1a9b      	subs	r3, r3, r2
    d160:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d162:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d166:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d168:	4619      	mov	r1, r3
    d16a:	68f8      	ldr	r0, [r7, #12]
    d16c:	f7ff fd44 	bl	cbf8 <padbuffer>
    d170:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d172:	68fb      	ldr	r3, [r7, #12]
    d174:	2b00      	cmp	r3, #0
    d176:	d001      	beq.n	d17c <am_util_stdio_vsprintf+0x33c>
    d178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d17a:	e000      	b.n	d17e <am_util_stdio_vsprintf+0x33e>
    d17c:	2300      	movs	r3, #0
    d17e:	68fa      	ldr	r2, [r7, #12]
    d180:	4413      	add	r3, r2
    d182:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d186:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d188:	4413      	add	r3, r2
    d18a:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d18c:	2300      	movs	r3, #0
    d18e:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    d190:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
    d194:	68fa      	ldr	r2, [r7, #12]
    d196:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d19a:	f7ff fcb2 	bl	cb02 <uint64_to_hexstr>
    d19e:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d1a0:	68fb      	ldr	r3, [r7, #12]
    d1a2:	2b00      	cmp	r3, #0
    d1a4:	d003      	beq.n	d1ae <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    d1a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d1a8:	68fa      	ldr	r2, [r7, #12]
    d1aa:	4413      	add	r3, r2
    d1ac:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d1ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d1b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d1b2:	4413      	add	r3, r2
    d1b4:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d1b6:	e12f      	b.n	d418 <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d1b8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d1bc:	2b00      	cmp	r3, #0
    d1be:	d008      	beq.n	d1d2 <am_util_stdio_vsprintf+0x392>
    d1c0:	687b      	ldr	r3, [r7, #4]
    d1c2:	3307      	adds	r3, #7
    d1c4:	f023 0307 	bic.w	r3, r3, #7
    d1c8:	f103 0208 	add.w	r2, r3, #8
    d1cc:	607a      	str	r2, [r7, #4]
    d1ce:	cb18      	ldmia	r3, {r3, r4}
    d1d0:	e005      	b.n	d1de <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
    d1d2:	687b      	ldr	r3, [r7, #4]
    d1d4:	1d1a      	adds	r2, r3, #4
    d1d6:	607a      	str	r2, [r7, #4]
    d1d8:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d1da:	f04f 0400 	mov.w	r4, #0
    d1de:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    d1e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1e4:	2b00      	cmp	r3, #0
    d1e6:	d01e      	beq.n	d226 <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    d1e8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d1ec:	f7ff fb99 	bl	c922 <ndigits_in_u64>
    d1f0:	4602      	mov	r2, r0
    d1f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1f4:	1a9b      	subs	r3, r3, r2
    d1f6:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d1f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d1fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d1fe:	4619      	mov	r1, r3
    d200:	68f8      	ldr	r0, [r7, #12]
    d202:	f7ff fcf9 	bl	cbf8 <padbuffer>
    d206:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d208:	68fb      	ldr	r3, [r7, #12]
    d20a:	2b00      	cmp	r3, #0
    d20c:	d001      	beq.n	d212 <am_util_stdio_vsprintf+0x3d2>
    d20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d210:	e000      	b.n	d214 <am_util_stdio_vsprintf+0x3d4>
    d212:	2300      	movs	r3, #0
    d214:	68fa      	ldr	r2, [r7, #12]
    d216:	4413      	add	r3, r2
    d218:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d21a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d21c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d21e:	4413      	add	r3, r2
    d220:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d222:	2300      	movs	r3, #0
    d224:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d226:	68fa      	ldr	r2, [r7, #12]
    d228:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d22c:	f7ff fc21 	bl	ca72 <uint64_to_str>
    d230:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d232:	68fb      	ldr	r3, [r7, #12]
    d234:	2b00      	cmp	r3, #0
    d236:	d003      	beq.n	d240 <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
    d238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d23a:	68fa      	ldr	r2, [r7, #12]
    d23c:	4413      	add	r3, r2
    d23e:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d242:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d244:	4413      	add	r3, r2
    d246:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d248:	e0e6      	b.n	d418 <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d24a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d24e:	2b00      	cmp	r3, #0
    d250:	d008      	beq.n	d264 <am_util_stdio_vsprintf+0x424>
    d252:	687b      	ldr	r3, [r7, #4]
    d254:	3307      	adds	r3, #7
    d256:	f023 0307 	bic.w	r3, r3, #7
    d25a:	f103 0208 	add.w	r2, r3, #8
    d25e:	607a      	str	r2, [r7, #4]
    d260:	cb18      	ldmia	r3, {r3, r4}
    d262:	e005      	b.n	d270 <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
    d264:	687b      	ldr	r3, [r7, #4]
    d266:	1d1a      	adds	r2, r3, #4
    d268:	607a      	str	r2, [r7, #4]
    d26a:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d26c:	ea4f 74e3 	mov.w	r4, r3, asr #31
    d270:	e9c7 3406 	strd	r3, r4, [r7, #24]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    d274:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d278:	2b00      	cmp	r3, #0
    d27a:	f174 0300 	sbcs.w	r3, r4, #0
    d27e:	da0a      	bge.n	d296 <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
    d280:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d284:	425b      	negs	r3, r3
    d286:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    d28a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
    d28e:	2301      	movs	r3, #1
    d290:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    d294:	e006      	b.n	d2a4 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
    d296:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d29a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
    d29e:	2300      	movs	r3, #0
    d2a0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
    d2a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d2a6:	2b00      	cmp	r3, #0
    d2a8:	d04a      	beq.n	d340 <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    d2aa:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
    d2ae:	4618      	mov	r0, r3
    d2b0:	4621      	mov	r1, r4
    d2b2:	f7ff fb57 	bl	c964 <ndigits_in_i64>
    d2b6:	4602      	mov	r2, r0
    d2b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d2ba:	1a9b      	subs	r3, r3, r2
    d2bc:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
    d2be:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d2c2:	2b00      	cmp	r3, #0
    d2c4:	d011      	beq.n	d2ea <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
    d2c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d2c8:	3b01      	subs	r3, #1
    d2ca:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    d2cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d2d0:	2b30      	cmp	r3, #48	; 0x30
    d2d2:	d10a      	bne.n	d2ea <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    d2d4:	68fb      	ldr	r3, [r7, #12]
    d2d6:	2b00      	cmp	r3, #0
    d2d8:	d004      	beq.n	d2e4 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
    d2da:	68fb      	ldr	r3, [r7, #12]
    d2dc:	1c5a      	adds	r2, r3, #1
    d2de:	60fa      	str	r2, [r7, #12]
    d2e0:	222d      	movs	r2, #45	; 0x2d
    d2e2:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    d2e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d2e6:	3301      	adds	r3, #1
    d2e8:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d2ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d2ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d2f0:	4619      	mov	r1, r3
    d2f2:	68f8      	ldr	r0, [r7, #12]
    d2f4:	f7ff fc80 	bl	cbf8 <padbuffer>
    d2f8:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d2fa:	68fb      	ldr	r3, [r7, #12]
    d2fc:	2b00      	cmp	r3, #0
    d2fe:	d001      	beq.n	d304 <am_util_stdio_vsprintf+0x4c4>
    d300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d302:	e000      	b.n	d306 <am_util_stdio_vsprintf+0x4c6>
    d304:	2300      	movs	r3, #0
    d306:	68fa      	ldr	r2, [r7, #12]
    d308:	4413      	add	r3, r2
    d30a:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d30e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d310:	4413      	add	r3, r2
    d312:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d314:	2300      	movs	r3, #0
    d316:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d318:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d31c:	2b00      	cmp	r3, #0
    d31e:	d01e      	beq.n	d35e <am_util_stdio_vsprintf+0x51e>
    d320:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d324:	2b20      	cmp	r3, #32
    d326:	d11a      	bne.n	d35e <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    d328:	68fb      	ldr	r3, [r7, #12]
    d32a:	2b00      	cmp	r3, #0
    d32c:	d004      	beq.n	d338 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    d32e:	68fb      	ldr	r3, [r7, #12]
    d330:	1c5a      	adds	r2, r3, #1
    d332:	60fa      	str	r2, [r7, #12]
    d334:	222d      	movs	r2, #45	; 0x2d
    d336:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    d338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d33a:	3301      	adds	r3, #1
    d33c:	63fb      	str	r3, [r7, #60]	; 0x3c
    d33e:	e00e      	b.n	d35e <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    d340:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d344:	2b00      	cmp	r3, #0
    d346:	d00a      	beq.n	d35e <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    d348:	68fb      	ldr	r3, [r7, #12]
    d34a:	2b00      	cmp	r3, #0
    d34c:	d004      	beq.n	d358 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    d34e:	68fb      	ldr	r3, [r7, #12]
    d350:	1c5a      	adds	r2, r3, #1
    d352:	60fa      	str	r2, [r7, #12]
    d354:	222d      	movs	r2, #45	; 0x2d
    d356:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    d358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d35a:	3301      	adds	r3, #1
    d35c:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d35e:	68fa      	ldr	r2, [r7, #12]
    d360:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d364:	f7ff fb85 	bl	ca72 <uint64_to_str>
    d368:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d36a:	68fb      	ldr	r3, [r7, #12]
    d36c:	2b00      	cmp	r3, #0
    d36e:	d003      	beq.n	d378 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    d370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d372:	68fa      	ldr	r2, [r7, #12]
    d374:	4413      	add	r3, r2
    d376:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d37a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d37c:	4413      	add	r3, r2
    d37e:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d380:	e04a      	b.n	d418 <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    d382:	68fb      	ldr	r3, [r7, #12]
    d384:	2b00      	cmp	r3, #0
    d386:	d046      	beq.n	d416 <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    d388:	687b      	ldr	r3, [r7, #4]
    d38a:	3307      	adds	r3, #7
    d38c:	f023 0307 	bic.w	r3, r3, #7
    d390:	f103 0208 	add.w	r2, r3, #8
    d394:	607a      	str	r2, [r7, #4]
    d396:	cb18      	ldmia	r3, {r3, r4}
    d398:	4618      	mov	r0, r3
    d39a:	4621      	mov	r1, r4
    d39c:	f7fe feb0 	bl	c100 <__aeabi_d2f>
    d3a0:	4603      	mov	r3, r0
    d3a2:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    d3a4:	68fb      	ldr	r3, [r7, #12]
    d3a6:	2214      	movs	r2, #20
    d3a8:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    d3aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    d3ac:	68f9      	ldr	r1, [r7, #12]
    d3ae:	6978      	ldr	r0, [r7, #20]
    d3b0:	f7ff fc48 	bl	cc44 <ftoa>
    d3b4:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    d3b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d3b8:	2b00      	cmp	r3, #0
    d3ba:	da14      	bge.n	d3e6 <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d3bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d3be:	f1b3 3fff 	cmp.w	r3, #4294967295
    d3c2:	d102      	bne.n	d3ca <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d3c4:	4b1e      	ldr	r3, [pc, #120]	; (d440 <am_util_stdio_vsprintf+0x600>)
    d3c6:	62bb      	str	r3, [r7, #40]	; 0x28
    d3c8:	e008      	b.n	d3dc <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d3ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d3cc:	f113 0f02 	cmn.w	r3, #2
    d3d0:	d102      	bne.n	d3d8 <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d3d2:	4b1c      	ldr	r3, [pc, #112]	; (d444 <am_util_stdio_vsprintf+0x604>)
    d3d4:	62bb      	str	r3, [r7, #40]	; 0x28
    d3d6:	e001      	b.n	d3dc <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d3d8:	4b1b      	ldr	r3, [pc, #108]	; (d448 <am_util_stdio_vsprintf+0x608>)
    d3da:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d3dc:	68fb      	ldr	r3, [r7, #12]
    d3de:	6aba      	ldr	r2, [r7, #40]	; 0x28
    d3e0:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    d3e2:	2303      	movs	r3, #3
    d3e4:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    d3e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d3e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d3ea:	4413      	add	r3, r2
    d3ec:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    d3ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d3f0:	68fa      	ldr	r2, [r7, #12]
    d3f2:	4413      	add	r3, r2
    d3f4:	60fb      	str	r3, [r7, #12]
                }
                break;
    d3f6:	e00e      	b.n	d416 <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    d3f8:	68fb      	ldr	r3, [r7, #12]
    d3fa:	2b00      	cmp	r3, #0
    d3fc:	d005      	beq.n	d40a <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    d3fe:	68fb      	ldr	r3, [r7, #12]
    d400:	1c5a      	adds	r2, r3, #1
    d402:	60fa      	str	r2, [r7, #12]
    d404:	68ba      	ldr	r2, [r7, #8]
    d406:	7812      	ldrb	r2, [r2, #0]
    d408:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d40a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d40c:	3301      	adds	r3, #1
    d40e:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d410:	e002      	b.n	d418 <am_util_stdio_vsprintf+0x5d8>
                break;
    d412:	bf00      	nop
    d414:	e000      	b.n	d418 <am_util_stdio_vsprintf+0x5d8>
                break;
    d416:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    d418:	68bb      	ldr	r3, [r7, #8]
    d41a:	3301      	adds	r3, #1
    d41c:	60bb      	str	r3, [r7, #8]
    while ( *pcFmt != 0x0 )
    d41e:	68bb      	ldr	r3, [r7, #8]
    d420:	781b      	ldrb	r3, [r3, #0]
    d422:	2b00      	cmp	r3, #0
    d424:	f47f ad17 	bne.w	ce56 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    d428:	68fb      	ldr	r3, [r7, #12]
    d42a:	2b00      	cmp	r3, #0
    d42c:	d002      	beq.n	d434 <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    d42e:	68fb      	ldr	r3, [r7, #12]
    d430:	2200      	movs	r2, #0
    d432:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    d434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    d436:	4618      	mov	r0, r3
    d438:	3754      	adds	r7, #84	; 0x54
    d43a:	46bd      	mov	sp, r7
    d43c:	bd90      	pop	{r4, r7, pc}
    d43e:	bf00      	nop
    d440:	00302e30 	.word	0x00302e30
    d444:	00232e23 	.word	0x00232e23
    d448:	003f2e3f 	.word	0x003f2e3f

0000d44c <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d44c:	b40f      	push	{r0, r1, r2, r3}
    d44e:	b580      	push	{r7, lr}
    d450:	b082      	sub	sp, #8
    d452:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    d454:	f107 0314 	add.w	r3, r7, #20
    d458:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d45a:	683a      	ldr	r2, [r7, #0]
    d45c:	6939      	ldr	r1, [r7, #16]
    d45e:	4808      	ldr	r0, [pc, #32]	; (d480 <am_util_stdio_printf+0x34>)
    d460:	f7ff fcee 	bl	ce40 <am_util_stdio_vsprintf>
    d464:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d466:	4b07      	ldr	r3, [pc, #28]	; (d484 <am_util_stdio_printf+0x38>)
    d468:	681b      	ldr	r3, [r3, #0]
    d46a:	4805      	ldr	r0, [pc, #20]	; (d480 <am_util_stdio_printf+0x34>)
    d46c:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    d46e:	687b      	ldr	r3, [r7, #4]
}
    d470:	4618      	mov	r0, r3
    d472:	3708      	adds	r7, #8
    d474:	46bd      	mov	sp, r7
    d476:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    d47a:	b004      	add	sp, #16
    d47c:	4770      	bx	lr
    d47e:	bf00      	nop
    d480:	1000105c 	.word	0x1000105c
    d484:	10001968 	.word	0x10001968

0000d488 <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    d488:	b580      	push	{r7, lr}
    d48a:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    d48c:	4802      	ldr	r0, [pc, #8]	; (d498 <am_util_stdio_terminal_clear+0x10>)
    d48e:	f7ff ffdd 	bl	d44c <am_util_stdio_printf>
}
    d492:	bf00      	nop
    d494:	bd80      	pop	{r7, pc}
    d496:	bf00      	nop
    d498:	0000f5f8 	.word	0x0000f5f8

0000d49c <am_bsp_uart_string_print>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_uart_string_print(char *pcString)
{
    d49c:	b510      	push	{r4, lr}
    d49e:	b086      	sub	sp, #24
    uint32_t ui32BytesWritten = 0;

    //
    // Measure the length of the string.
    //
    while (pcString[ui32StrLen] != 0)
    d4a0:	7804      	ldrb	r4, [r0, #0]
    uint32_t ui32BytesWritten = 0;
    d4a2:	2300      	movs	r3, #0
    d4a4:	9300      	str	r3, [sp, #0]
    while (pcString[ui32StrLen] != 0)
    d4a6:	b134      	cbz	r4, d4b6 <am_bsp_uart_string_print+0x1a>
    d4a8:	461c      	mov	r4, r3
    d4aa:	4601      	mov	r1, r0
    d4ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    {
        ui32StrLen++;
    d4b0:	3401      	adds	r4, #1
    while (pcString[ui32StrLen] != 0)
    d4b2:	2a00      	cmp	r2, #0
    d4b4:	d1fa      	bne.n	d4ac <am_bsp_uart_string_print+0x10>
        .ui32NumBytes = ui32StrLen,
        .ui32TimeoutMs = AM_HAL_UART_WAIT_FOREVER,
        .pui32BytesTransferred = &ui32BytesWritten,
    };

    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d4b6:	4b0a      	ldr	r3, [pc, #40]	; (d4e0 <am_bsp_uart_string_print+0x44>)
    const am_hal_uart_transfer_t sUartWrite =
    d4b8:	9002      	str	r0, [sp, #8]
    d4ba:	2200      	movs	r2, #0
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d4bc:	6818      	ldr	r0, [r3, #0]
    const am_hal_uart_transfer_t sUartWrite =
    d4be:	9403      	str	r4, [sp, #12]
    d4c0:	f04f 33ff 	mov.w	r3, #4294967295
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d4c4:	a901      	add	r1, sp, #4
    const am_hal_uart_transfer_t sUartWrite =
    d4c6:	9201      	str	r2, [sp, #4]
    d4c8:	9304      	str	r3, [sp, #16]
    d4ca:	f8cd d014 	str.w	sp, [sp, #20]
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d4ce:	f001 f89f 	bl	e610 <am_hal_uart_transfer>

    if (ui32BytesWritten != ui32StrLen)
    d4d2:	9800      	ldr	r0, [sp, #0]
    d4d4:	42a0      	cmp	r0, r4
    d4d6:	d000      	beq.n	d4da <am_bsp_uart_string_print+0x3e>
    d4d8:	e7fe      	b.n	d4d8 <am_bsp_uart_string_print+0x3c>
        //
        // Couldn't send the whole string!!
        //
        while(1);
    }
} // am_bsp_uart_string_print()
    d4da:	b006      	add	sp, #24
    d4dc:	bd10      	pop	{r4, pc}
    d4de:	bf00      	nop
    d4e0:	10001160 	.word	0x10001160

0000d4e4 <am_bsp_low_power_init>:
{
    d4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    am_hal_itm_disable();
    d4e6:	f000 fc85 	bl	ddf4 <am_hal_itm_disable>
    am_util_stdio_printf_init(0);
    d4ea:	2000      	movs	r0, #0
    d4ec:	f7ff f92a 	bl	c744 <am_util_stdio_printf_init>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d4f0:	4b12      	ldr	r3, [pc, #72]	; (d53c <am_bsp_low_power_init+0x58>)
    d4f2:	4f13      	ldr	r7, [pc, #76]	; (d540 <am_bsp_low_power_init+0x5c>)
    d4f4:	6819      	ldr	r1, [r3, #0]
    d4f6:	2029      	movs	r0, #41	; 0x29
    d4f8:	f000 facc 	bl	da94 <am_hal_gpio_pinconfig>
    am_hal_pwrctrl_low_power_init();
    d4fc:	f000 fdd6 	bl	e0ac <am_hal_pwrctrl_low_power_init>
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    d500:	2001      	movs	r0, #1
    d502:	f000 fe61 	bl	e1c8 <am_hal_rtc_osc_select>
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_STOP, 0);
    d506:	2100      	movs	r1, #0
    d508:	2003      	movs	r0, #3
    d50a:	f000 f919 	bl	d740 <am_hal_clkgen_control>
    am_hal_rtc_osc_disable();
    d50e:	f000 fe67 	bl	e1e0 <am_hal_rtc_osc_disable>
    d512:	480c      	ldr	r0, [pc, #48]	; (d544 <am_bsp_low_power_init+0x60>)
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d514:	6806      	ldr	r6, [r0, #0]
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d516:	2400      	movs	r4, #0
        ui32GPIONumber = am_bsp_psLEDs[ux].ui32GPIONumber;
    d518:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d51c:	4631      	mov	r1, r6
    d51e:	4628      	mov	r0, r5
    d520:	f000 fab8 	bl	da94 <am_hal_gpio_pinconfig>
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    d524:	2103      	movs	r1, #3
    d526:	4628      	mov	r0, r5
    d528:	f000 fbf6 	bl	dd18 <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d52c:	3401      	adds	r4, #1
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_CLEAR);
    d52e:	4628      	mov	r0, r5
    d530:	2100      	movs	r1, #0
    d532:	f000 fbf1 	bl	dd18 <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d536:	2c05      	cmp	r4, #5
    d538:	d1ee      	bne.n	d518 <am_bsp_low_power_init+0x34>
} // am_bsp_low_power_init()
    d53a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d53c:	0000f644 	.word	0x0000f644
    d540:	10001008 	.word	0x10001008
    d544:	0000f648 	.word	0x0000f648

0000d548 <am_bsp_debug_printf_enable>:
{
    d548:	b510      	push	{r4, lr}
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d54a:	4a2d      	ldr	r2, [pc, #180]	; (d600 <am_bsp_debug_printf_enable+0xb8>)
    d54c:	6813      	ldr	r3, [r2, #0]
    d54e:	2b01      	cmp	r3, #1
{
    d550:	b086      	sub	sp, #24
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d552:	d028      	beq.n	d5a6 <am_bsp_debug_printf_enable+0x5e>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_UART0)
    d554:	2b02      	cmp	r3, #2
    d556:	d037      	beq.n	d5c8 <am_bsp_debug_printf_enable+0x80>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_BUFFERED_UART0)
    d558:	2b03      	cmp	r3, #3
    d55a:	d001      	beq.n	d560 <am_bsp_debug_printf_enable+0x18>
} // am_bsp_debug_printf_enable()
    d55c:	b006      	add	sp, #24
    d55e:	bd10      	pop	{r4, pc}
    //
    // Initialize, power up, and configure the communication UART. Use the
    // custom configuration if it was provided. Otherwise, just use the default
    // configuration.
    //
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d560:	4c28      	ldr	r4, [pc, #160]	; (d604 <am_bsp_debug_printf_enable+0xbc>)
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d562:	2302      	movs	r3, #2
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d564:	4621      	mov	r1, r4
    d566:	2000      	movs	r0, #0
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d568:	6013      	str	r3, [r2, #0]
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d56a:	f000 feb9 	bl	e2e0 <am_hal_uart_initialize>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_WAKE, false);
    d56e:	2200      	movs	r2, #0
    d570:	4611      	mov	r1, r2
    d572:	6820      	ldr	r0, [r4, #0]
    d574:	f000 fef0 	bl	e358 <am_hal_uart_power_control>
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartBufferedConfig);
    d578:	6820      	ldr	r0, [r4, #0]
    d57a:	4923      	ldr	r1, [pc, #140]	; (d608 <am_bsp_debug_printf_enable+0xc0>)
    d57c:	f000 ff5e 	bl	e43c <am_hal_uart_configure>

    //
    // Enable the UART pins.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d580:	4922      	ldr	r1, [pc, #136]	; (d60c <am_bsp_debug_printf_enable+0xc4>)
    d582:	2016      	movs	r0, #22
    d584:	6809      	ldr	r1, [r1, #0]
    d586:	f000 fa85 	bl	da94 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d58a:	4a21      	ldr	r2, [pc, #132]	; (d610 <am_bsp_debug_printf_enable+0xc8>)
    d58c:	2017      	movs	r0, #23
    d58e:	6811      	ldr	r1, [r2, #0]
    d590:	f000 fa80 	bl	da94 <am_hal_gpio_pinconfig>

    //
    // Register the BSP print function to the STDIO driver.
    //
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d594:	481f      	ldr	r0, [pc, #124]	; (d614 <am_bsp_debug_printf_enable+0xcc>)
    d596:	f7ff f8d5 	bl	c744 <am_util_stdio_printf_init>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d59a:	481f      	ldr	r0, [pc, #124]	; (d618 <am_bsp_debug_printf_enable+0xd0>)
    d59c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    d5a0:	6004      	str	r4, [r0, #0]
} // am_bsp_debug_printf_enable()
    d5a2:	b006      	add	sp, #24
    d5a4:	bd10      	pop	{r4, pc}
    am_hal_itm_enable();
    d5a6:	f000 fc07 	bl	ddb8 <am_hal_itm_enable>
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d5aa:	a806      	add	r0, sp, #24
    d5ac:	4a1b      	ldr	r2, [pc, #108]	; (d61c <am_bsp_debug_printf_enable+0xd4>)
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d5ae:	4c1c      	ldr	r4, [pc, #112]	; (d620 <am_bsp_debug_printf_enable+0xd8>)
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d5b0:	f840 2d14 	str.w	r2, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    d5b4:	f000 fe42 	bl	e23c <am_hal_tpiu_enable>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d5b8:	6821      	ldr	r1, [r4, #0]
    d5ba:	2029      	movs	r0, #41	; 0x29
    d5bc:	f000 fa6a 	bl	da94 <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_hal_itm_print);
    d5c0:	4818      	ldr	r0, [pc, #96]	; (d624 <am_bsp_debug_printf_enable+0xdc>)
    d5c2:	f7ff f8bf 	bl	c744 <am_util_stdio_printf_init>
    d5c6:	e7c9      	b.n	d55c <am_bsp_debug_printf_enable+0x14>
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d5c8:	4c0e      	ldr	r4, [pc, #56]	; (d604 <am_bsp_debug_printf_enable+0xbc>)
    d5ca:	2000      	movs	r0, #0
    d5cc:	4621      	mov	r1, r4
    d5ce:	f000 fe87 	bl	e2e0 <am_hal_uart_initialize>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_WAKE, false);
    d5d2:	2200      	movs	r2, #0
    d5d4:	4611      	mov	r1, r2
    d5d6:	6820      	ldr	r0, [r4, #0]
    d5d8:	f000 febe 	bl	e358 <am_hal_uart_power_control>
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartConfig);
    d5dc:	6820      	ldr	r0, [r4, #0]
    d5de:	4912      	ldr	r1, [pc, #72]	; (d628 <am_bsp_debug_printf_enable+0xe0>)
    d5e0:	f000 ff2c 	bl	e43c <am_hal_uart_configure>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d5e4:	4b09      	ldr	r3, [pc, #36]	; (d60c <am_bsp_debug_printf_enable+0xc4>)
    d5e6:	2016      	movs	r0, #22
    d5e8:	6819      	ldr	r1, [r3, #0]
    d5ea:	f000 fa53 	bl	da94 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d5ee:	4908      	ldr	r1, [pc, #32]	; (d610 <am_bsp_debug_printf_enable+0xc8>)
    d5f0:	2017      	movs	r0, #23
    d5f2:	6809      	ldr	r1, [r1, #0]
    d5f4:	f000 fa4e 	bl	da94 <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d5f8:	4806      	ldr	r0, [pc, #24]	; (d614 <am_bsp_debug_printf_enable+0xcc>)
    d5fa:	f7ff f8a3 	bl	c744 <am_util_stdio_printf_init>
    d5fe:	e7ad      	b.n	d55c <am_bsp_debug_printf_enable+0x14>
    d600:	10001164 	.word	0x10001164
    d604:	10001160 	.word	0x10001160
    d608:	10001030 	.word	0x10001030
    d60c:	0000f638 	.word	0x0000f638
    d610:	0000f634 	.word	0x0000f634
    d614:	0000d49d 	.word	0x0000d49d
    d618:	e000e100 	.word	0xe000e100
    d61c:	000f4240 	.word	0x000f4240
    d620:	0000f63c 	.word	0x0000f63c
    d624:	0000de9d 	.word	0x0000de9d
    d628:	0000f60c 	.word	0x0000f60c

0000d62c <am_bsp_debug_printf_disable>:
{
    d62c:	b538      	push	{r3, r4, r5, lr}
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d62e:	4b17      	ldr	r3, [pc, #92]	; (d68c <am_bsp_debug_printf_disable+0x60>)
    d630:	681c      	ldr	r4, [r3, #0]
    d632:	2c01      	cmp	r4, #1
    d634:	d01d      	beq.n	d672 <am_bsp_debug_printf_disable+0x46>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_UART0)
    d636:	2c02      	cmp	r4, #2
    d638:	d000      	beq.n	d63c <am_bsp_debug_printf_disable+0x10>
    d63a:	bd38      	pop	{r3, r4, r5, pc}
    am_hal_uart_tx_flush(g_sCOMUART);
    d63c:	4d14      	ldr	r5, [pc, #80]	; (d690 <am_bsp_debug_printf_disable+0x64>)
    d63e:	6828      	ldr	r0, [r5, #0]
    d640:	f001 fc6a 	bl	ef18 <am_hal_uart_tx_flush>
    am_util_stdio_printf_init(0);
    d644:	2000      	movs	r0, #0
    d646:	f7ff f87d 	bl	c744 <am_util_stdio_printf_init>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_DEEPSLEEP, false);
    d64a:	4621      	mov	r1, r4
    d64c:	2200      	movs	r2, #0
    d64e:	6828      	ldr	r0, [r5, #0]
    d650:	f000 fe82 	bl	e358 <am_hal_uart_power_control>
    am_hal_uart_deinitialize(g_sCOMUART);
    d654:	6828      	ldr	r0, [r5, #0]
    d656:	f000 fe6b 	bl	e330 <am_hal_uart_deinitialize>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_HAL_GPIO_DISABLE);
    d65a:	480e      	ldr	r0, [pc, #56]	; (d694 <am_bsp_debug_printf_disable+0x68>)
    d65c:	6804      	ldr	r4, [r0, #0]
    d65e:	2016      	movs	r0, #22
    d660:	4621      	mov	r1, r4
    d662:	f000 fa17 	bl	da94 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d666:	4621      	mov	r1, r4
    d668:	2017      	movs	r0, #23
} // am_bsp_debug_printf_disable()
    d66a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d66e:	f000 ba11 	b.w	da94 <am_hal_gpio_pinconfig>
    am_hal_itm_disable();
    d672:	f000 fbbf 	bl	ddf4 <am_hal_itm_disable>
    am_util_stdio_printf_init(0);
    d676:	2000      	movs	r0, #0
    d678:	f7ff f864 	bl	c744 <am_util_stdio_printf_init>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d67c:	4905      	ldr	r1, [pc, #20]	; (d694 <am_bsp_debug_printf_disable+0x68>)
    d67e:	2029      	movs	r0, #41	; 0x29
    d680:	6809      	ldr	r1, [r1, #0]
} // am_bsp_debug_printf_disable()
    d682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d686:	f000 ba05 	b.w	da94 <am_hal_gpio_pinconfig>
    d68a:	bf00      	nop
    d68c:	10001164 	.word	0x10001164
    d690:	10001160 	.word	0x10001160
    d694:	0000f644 	.word	0x0000f644

0000d698 <am_bsp_itm_printf_enable>:
{
    d698:	b500      	push	{lr}
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d69a:	4b0b      	ldr	r3, [pc, #44]	; (d6c8 <am_bsp_itm_printf_enable+0x30>)
{
    d69c:	b087      	sub	sp, #28
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d69e:	2201      	movs	r2, #1
    d6a0:	601a      	str	r2, [r3, #0]
    am_hal_itm_enable();
    d6a2:	f000 fb89 	bl	ddb8 <am_hal_itm_enable>
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d6a6:	a806      	add	r0, sp, #24
    d6a8:	4908      	ldr	r1, [pc, #32]	; (d6cc <am_bsp_itm_printf_enable+0x34>)
    d6aa:	f840 1d14 	str.w	r1, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    d6ae:	f000 fdc5 	bl	e23c <am_hal_tpiu_enable>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d6b2:	4b07      	ldr	r3, [pc, #28]	; (d6d0 <am_bsp_itm_printf_enable+0x38>)
    d6b4:	2029      	movs	r0, #41	; 0x29
    d6b6:	6819      	ldr	r1, [r3, #0]
    d6b8:	f000 f9ec 	bl	da94 <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_hal_itm_print);
    d6bc:	4805      	ldr	r0, [pc, #20]	; (d6d4 <am_bsp_itm_printf_enable+0x3c>)
    d6be:	f7ff f841 	bl	c744 <am_util_stdio_printf_init>
} // am_bsp_itm_printf_enable()
    d6c2:	b007      	add	sp, #28
    d6c4:	f85d fb04 	ldr.w	pc, [sp], #4
    d6c8:	10001164 	.word	0x10001164
    d6cc:	000f4240 	.word	0x000f4240
    d6d0:	0000f63c 	.word	0x0000f63c
    d6d4:	0000de9d 	.word	0x0000de9d

0000d6d8 <am_hal_cachectrl_config>:
//  Configure the cache with given and recommended settings, but do not enable.
//
//*****************************************************************************
uint32_t
am_hal_cachectrl_config(const am_hal_cachectrl_config_t *psConfig)
{
    d6d8:	b530      	push	{r4, r5, lr}
    d6da:	b083      	sub	sp, #12
    d6dc:	4605      	mov	r5, r0
    // accomplish that is to shut down the ID bits, leaving the cache enabled.
    // Once the instr and data caches have been disabled, we can safely set
    // any new configuration, including disabling the controller.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    d6de:	f000 fb63 	bl	dda8 <am_hal_interrupt_master_disable>
    CACHECTRL->CACHECFG &=
    d6e2:	4c11      	ldr	r4, [pc, #68]	; (d728 <am_hal_cachectrl_config+0x50>)
    AM_CRITICAL_BEGIN
    d6e4:	9001      	str	r0, [sp, #4]
    CACHECTRL->CACHECFG &=
    d6e6:	6823      	ldr	r3, [r4, #0]
    d6e8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
    d6ec:	6020      	str	r0, [r4, #0]
        ~(CACHECTRL_CACHECFG_DCACHE_ENABLE_Msk  |
          CACHECTRL_CACHECFG_ICACHE_ENABLE_Msk);
    AM_CRITICAL_END
    d6ee:	9801      	ldr	r0, [sp, #4]
    d6f0:	f000 fb5e 	bl	ddb0 <am_hal_interrupt_master_set>
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 0)                              |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_CLKGATE, 1)                       |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_LS, 0)                            |
        _VAL2FLD(CACHECTRL_CACHECFG_DATA_CLKGATE, 1)                        |
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE_MONITOR, 0)                      |
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d6f4:	78eb      	ldrb	r3, [r5, #3]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d6f6:	7828      	ldrb	r0, [r5, #0]
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d6f8:	78a9      	ldrb	r1, [r5, #2]
            (CACHECTRL_CACHECFG_ENABLE_NC1_Msk      |
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d6fa:	786a      	ldrb	r2, [r5, #1]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d6fc:	0100      	lsls	r0, r0, #4
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d6fe:	005d      	lsls	r5, r3, #1
    d700:	f005 0302 	and.w	r3, r5, #2
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d704:	b2c5      	uxtb	r5, r0
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d706:	432b      	orrs	r3, r5
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d708:	f443 1080 	orr.w	r0, r3, #1048576	; 0x100000
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d70c:	0089      	lsls	r1, r1, #2
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d70e:	f440 6380 	orr.w	r3, r0, #1024	; 0x400
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d712:	f001 050c 	and.w	r5, r1, #12
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d716:	0212      	lsls	r2, r2, #8
    d718:	f402 7040 	and.w	r0, r2, #768	; 0x300
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d71c:	432b      	orrs	r3, r5
    d71e:	4303      	orrs	r3, r0

#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_cachectrl_enable()
    d720:	2000      	movs	r0, #0
    CACHECTRL->CACHECFG =
    d722:	6023      	str	r3, [r4, #0]
} // am_hal_cachectrl_enable()
    d724:	b003      	add	sp, #12
    d726:	bd30      	pop	{r4, r5, pc}
    d728:	40018000 	.word	0x40018000

0000d72c <am_hal_cachectrl_enable>:
//*****************************************************************************
uint32_t
am_hal_cachectrl_enable(void)
{
#if AM_CMSIS_REGS
    CACHECTRL->CACHECFG |= _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 1);
    d72c:	4a03      	ldr	r2, [pc, #12]	; (d73c <am_hal_cachectrl_enable+0x10>)
    d72e:	6813      	ldr	r3, [r2, #0]
    d730:	f043 0001 	orr.w	r0, r3, #1
    d734:	6010      	str	r0, [r2, #0]
#else // AM_CMSIS_REGS
    AM_REG(CACHECTRL, CACHECFG) |= AM_REG_CACHECTRL_CACHECFG_ENABLE(1);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_cachectrl_enable()
    d736:	2000      	movs	r0, #0
    d738:	4770      	bx	lr
    d73a:	bf00      	nop
    d73c:	40018000 	.word	0x40018000

0000d740 <am_hal_clkgen_control>:
am_hal_clkgen_control(am_hal_clkgen_control_e eControl, void *pArgs)
{
    uint32_t ui32Regval;

#if AM_CMSIS_REGS
    switch ( eControl )
    d740:	2809      	cmp	r0, #9
    d742:	d852      	bhi.n	d7ea <am_hal_clkgen_control+0xaa>
    d744:	e8df f000 	tbb	[pc, r0]
    d748:	2b21190d 	.word	0x2b21190d
    d74c:	51513d33 	.word	0x51513d33
    d750:	0547      	.short	0x0547
            ui32Regval |= _VAL2FLD(CLKGEN_HFADJ_HFADJEN, CLKGEN_HFADJ_HFADJEN_EN);
            CLKGEN->HFADJ = ui32Regval;
            break;

        case AM_HAL_CLKGEN_CONTROL_HFADJ_DISABLE:
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d752:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000


    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d756:	2000      	movs	r0, #0
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d758:	6a1a      	ldr	r2, [r3, #32]
    d75a:	f36f 0200 	bfc	r2, #0, #1
    d75e:	621a      	str	r2, [r3, #32]
            break;
    d760:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d762:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d766:	2100      	movs	r1, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d768:	2047      	movs	r0, #71	; 0x47
    d76a:	f8cc 0014 	str.w	r0, [ip, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d76e:	f8cc 1018 	str.w	r1, [ip, #24]
    return AM_HAL_STATUS_SUCCESS;
    d772:	4608      	mov	r0, r1
            CLKGEN->CLKKEY         = 0;
    d774:	f8cc 1014 	str.w	r1, [ip, #20]
            break;
    d778:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d77a:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d77e:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d780:	68ca      	ldr	r2, [r1, #12]
    d782:	f022 0301 	bic.w	r3, r2, #1
    d786:	60cb      	str	r3, [r1, #12]
            break;
    d788:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d78a:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d78e:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d790:	f8dc 200c 	ldr.w	r2, [ip, #12]
    d794:	f022 0302 	bic.w	r3, r2, #2
    d798:	f8cc 300c 	str.w	r3, [ip, #12]
            break;
    d79c:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d79e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d7a2:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d7a4:	68d3      	ldr	r3, [r2, #12]
    d7a6:	f043 0101 	orr.w	r1, r3, #1
    d7aa:	60d1      	str	r1, [r2, #12]
            break;
    d7ac:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d7ae:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d7b2:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d7b4:	f8dc 300c 	ldr.w	r3, [ip, #12]
    d7b8:	f043 0102 	orr.w	r1, r3, #2
    d7bc:	f8cc 100c 	str.w	r1, [ip, #12]
            break;
    d7c0:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d7c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
            CLKGEN->CLKKEY         = 0;
    d7c6:	2200      	movs	r2, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d7c8:	2047      	movs	r0, #71	; 0x47
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d7ca:	2101      	movs	r1, #1
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d7cc:	6158      	str	r0, [r3, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d7ce:	6199      	str	r1, [r3, #24]
    return AM_HAL_STATUS_SUCCESS;
    d7d0:	4610      	mov	r0, r2
            CLKGEN->CLKKEY         = 0;
    d7d2:	615a      	str	r2, [r3, #20]
            break;
    d7d4:	4770      	bx	lr
            if ( pArgs == 0 )
    d7d6:	b151      	cbz	r1, d7ee <am_hal_clkgen_control+0xae>
    d7d8:	6808      	ldr	r0, [r1, #0]
    d7da:	f040 0101 	orr.w	r1, r0, #1
            CLKGEN->HFADJ = ui32Regval;
    d7de:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d7e2:	2000      	movs	r0, #0
            CLKGEN->HFADJ = ui32Regval;
    d7e4:	f8cc 1020 	str.w	r1, [ip, #32]
            break;
    d7e8:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    d7ea:	2006      	movs	r0, #6
} // am_hal_clkgen_control()
    d7ec:	4770      	bx	lr
    d7ee:	4901      	ldr	r1, [pc, #4]	; (d7f4 <am_hal_clkgen_control+0xb4>)
    d7f0:	e7f5      	b.n	d7de <am_hal_clkgen_control+0x9e>
    d7f2:	bf00      	nop
    d7f4:	0025b801 	.word	0x0025b801

0000d7f8 <am_hal_clkgen_status_get>:
uint32_t
am_hal_clkgen_status_get(am_hal_clkgen_status_t *psStatus)
{
    uint32_t ui32Status;

    if ( psStatus == NULL )
    d7f8:	b1a8      	cbz	r0, d826 <am_hal_clkgen_status_get+0x2e>
{
    d7fa:	b410      	push	{r4}
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    psStatus->ui32SysclkFreq =
        CLKGEN->CCTRL_b.CORESEL                     ?
    d7fc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    d800:	490a      	ldr	r1, [pc, #40]	; (d82c <am_hal_clkgen_status_get+0x34>)
        CLKGEN->CCTRL_b.CORESEL                     ?
    d802:	6994      	ldr	r4, [r2, #24]
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    d804:	4b0a      	ldr	r3, [pc, #40]	; (d830 <am_hal_clkgen_status_get+0x38>)
    d806:	f014 0f01 	tst.w	r4, #1
    d80a:	bf08      	it	eq
    d80c:	460b      	moveq	r3, r1
    psStatus->ui32SysclkFreq =
    d80e:	6003      	str	r3, [r0, #0]
            AM_HAL_CLKGEN_FREQ_MAX_HZ;

    ui32Status = CLKGEN->STATUS;
    d810:	69d3      	ldr	r3, [r2, #28]
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
            AM_HAL_CLKGEN_STATUS_RTCOSC_LFRC        :
            AM_HAL_CLKGEN_STATUS_RTCOSC_XTAL;

    psStatus->bXtalFailure =
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    d812:	f3c3 0440 	ubfx	r4, r3, #1, #1
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
    d816:	f003 0201 	and.w	r2, r3, #1
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    d81a:	7204      	strb	r4, [r0, #8]
    psStatus->eRTCOSC =
    d81c:	6042      	str	r2, [r0, #4]
        AM_BFX(CLKGEN, STATUS, OSCF, ui32Status);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_clkgen_status_get()
    d81e:	f85d 4b04 	ldr.w	r4, [sp], #4
    return AM_HAL_STATUS_SUCCESS;
    d822:	2000      	movs	r0, #0
} // am_hal_clkgen_status_get()
    d824:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    d826:	2006      	movs	r0, #6
    d828:	4770      	bx	lr
    d82a:	bf00      	nop
    d82c:	02dc6c00 	.word	0x02dc6c00
    d830:	016e3600 	.word	0x016e3600

0000d834 <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d834:	4b00      	ldr	r3, [pc, #0]	; (d838 <am_hal_flash_delay+0x4>)
    d836:	4718      	bx	r3
    d838:	0800009d 	.word	0x0800009d

0000d83c <am_hal_flash_delay_status_check>:
//*****************************************************************************
uint32_t
am_hal_flash_delay_status_check(uint32_t ui32usMaxDelay, uint32_t ui32Address,
                                uint32_t ui32Mask, uint32_t ui32Value,
                                bool bIsEqual)
{
    d83c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d840:	f89d e020 	ldrb.w	lr, [sp, #32]
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d844:	f8df 8248 	ldr.w	r8, [pc, #584]	; da90 <am_hal_flash_delay_status_check+0x254>
{
    d848:	4607      	mov	r7, r0
    d84a:	460c      	mov	r4, r1
    d84c:	4615      	mov	r5, r2
    d84e:	461e      	mov	r6, r3
    d850:	f1be 0f00 	cmp.w	lr, #0
    d854:	f000 808e 	beq.w	d974 <am_hal_flash_delay_status_check+0x138>
    d858:	f010 0907 	ands.w	r9, r0, #7
    d85c:	d044      	beq.n	d8e8 <am_hal_flash_delay_status_check+0xac>
        //
        // Check the status
        //
        if ( bIsEqual )
        {
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d85e:	680b      	ldr	r3, [r1, #0]
    d860:	4013      	ands	r3, r2
    d862:	429e      	cmp	r6, r3
    d864:	f000 8083 	beq.w	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d868:	2001      	movs	r0, #1
    d86a:	47c0      	blx	r8
    d86c:	f1b9 0f01 	cmp.w	r9, #1
    d870:	f107 37ff 	add.w	r7, r7, #4294967295
    d874:	d038      	beq.n	d8e8 <am_hal_flash_delay_status_check+0xac>
    d876:	f1b9 0f02 	cmp.w	r9, #2
    d87a:	d02e      	beq.n	d8da <am_hal_flash_delay_status_check+0x9e>
    d87c:	f1b9 0f03 	cmp.w	r9, #3
    d880:	d024      	beq.n	d8cc <am_hal_flash_delay_status_check+0x90>
    d882:	f1b9 0f04 	cmp.w	r9, #4
    d886:	d01a      	beq.n	d8be <am_hal_flash_delay_status_check+0x82>
    d888:	f1b9 0f05 	cmp.w	r9, #5
    d88c:	d010      	beq.n	d8b0 <am_hal_flash_delay_status_check+0x74>
    d88e:	f1b9 0f06 	cmp.w	r9, #6
    d892:	d006      	beq.n	d8a2 <am_hal_flash_delay_status_check+0x66>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d894:	6820      	ldr	r0, [r4, #0]
    d896:	4028      	ands	r0, r5
    d898:	4286      	cmp	r6, r0
    d89a:	d068      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d89c:	2001      	movs	r0, #1
    d89e:	47c0      	blx	r8
    d8a0:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8a2:	6821      	ldr	r1, [r4, #0]
    d8a4:	4029      	ands	r1, r5
    d8a6:	428e      	cmp	r6, r1
    d8a8:	d061      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8aa:	2001      	movs	r0, #1
    d8ac:	47c0      	blx	r8
    d8ae:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8b0:	6822      	ldr	r2, [r4, #0]
    d8b2:	402a      	ands	r2, r5
    d8b4:	4296      	cmp	r6, r2
    d8b6:	d05a      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8b8:	2001      	movs	r0, #1
    d8ba:	47c0      	blx	r8
    d8bc:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8be:	6823      	ldr	r3, [r4, #0]
    d8c0:	402b      	ands	r3, r5
    d8c2:	429e      	cmp	r6, r3
    d8c4:	d053      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8c6:	2001      	movs	r0, #1
    d8c8:	47c0      	blx	r8
    d8ca:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8cc:	6820      	ldr	r0, [r4, #0]
    d8ce:	4028      	ands	r0, r5
    d8d0:	4286      	cmp	r6, r0
    d8d2:	d04c      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8d4:	2001      	movs	r0, #1
    d8d6:	47c0      	blx	r8
    d8d8:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8da:	6821      	ldr	r1, [r4, #0]
    d8dc:	4029      	ands	r1, r5
    d8de:	428e      	cmp	r6, r1
    d8e0:	d045      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8e2:	2001      	movs	r0, #1
    d8e4:	3f01      	subs	r7, #1
    d8e6:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8e8:	6822      	ldr	r2, [r4, #0]
    d8ea:	402a      	ands	r2, r5
    d8ec:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8ee:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8f2:	d03c      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
            {
                return AM_HAL_STATUS_SUCCESS;
            }
        }

        if ( ui32usMaxDelay-- )
    d8f4:	2f00      	cmp	r7, #0
    d8f6:	f000 80c8 	beq.w	da8a <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8fa:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d8fc:	6823      	ldr	r3, [r4, #0]
    d8fe:	402b      	ands	r3, r5
    d900:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d902:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d906:	d032      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d908:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d90a:	6821      	ldr	r1, [r4, #0]
    d90c:	4029      	ands	r1, r5
    d90e:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d910:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d914:	d02b      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d916:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d918:	6822      	ldr	r2, [r4, #0]
    d91a:	402a      	ands	r2, r5
    d91c:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d91e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d922:	d024      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d924:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d926:	6823      	ldr	r3, [r4, #0]
    d928:	402b      	ands	r3, r5
    d92a:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d92c:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d930:	d01d      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d932:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d934:	6821      	ldr	r1, [r4, #0]
    d936:	4029      	ands	r1, r5
    d938:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d93a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d93e:	d016      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d940:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d942:	6822      	ldr	r2, [r4, #0]
    d944:	402a      	ands	r2, r5
    d946:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d948:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d94c:	d00f      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d94e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d950:	6820      	ldr	r0, [r4, #0]
    d952:	4028      	ands	r0, r5
    d954:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d956:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d95a:	d008      	beq.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d95c:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d95e:	6822      	ldr	r2, [r4, #0]
    d960:	402a      	ands	r2, r5
    d962:	4296      	cmp	r6, r2
    d964:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d968:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d96c:	d1c2      	bne.n	d8f4 <am_hal_flash_delay_status_check+0xb8>
                return AM_HAL_STATUS_SUCCESS;
    d96e:	2000      	movs	r0, #0
        }
    }

    return AM_HAL_STATUS_TIMEOUT;

} // am_hal_flash_delay_status_check()
    d970:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d974:	f010 0907 	ands.w	r9, r0, #7
    d978:	d043      	beq.n	da02 <am_hal_flash_delay_status_check+0x1c6>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d97a:	680b      	ldr	r3, [r1, #0]
    d97c:	4013      	ands	r3, r2
    d97e:	429e      	cmp	r6, r3
    d980:	d1f5      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d982:	2001      	movs	r0, #1
    d984:	47c0      	blx	r8
    d986:	f1b9 0f01 	cmp.w	r9, #1
    d98a:	f107 37ff 	add.w	r7, r7, #4294967295
    d98e:	d038      	beq.n	da02 <am_hal_flash_delay_status_check+0x1c6>
    d990:	f1b9 0f02 	cmp.w	r9, #2
    d994:	d02e      	beq.n	d9f4 <am_hal_flash_delay_status_check+0x1b8>
    d996:	f1b9 0f03 	cmp.w	r9, #3
    d99a:	d024      	beq.n	d9e6 <am_hal_flash_delay_status_check+0x1aa>
    d99c:	f1b9 0f04 	cmp.w	r9, #4
    d9a0:	d01a      	beq.n	d9d8 <am_hal_flash_delay_status_check+0x19c>
    d9a2:	f1b9 0f05 	cmp.w	r9, #5
    d9a6:	d010      	beq.n	d9ca <am_hal_flash_delay_status_check+0x18e>
    d9a8:	f1b9 0f06 	cmp.w	r9, #6
    d9ac:	d006      	beq.n	d9bc <am_hal_flash_delay_status_check+0x180>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d9ae:	6821      	ldr	r1, [r4, #0]
    d9b0:	4029      	ands	r1, r5
    d9b2:	428e      	cmp	r6, r1
    d9b4:	d1db      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d9b6:	2001      	movs	r0, #1
    d9b8:	47c0      	blx	r8
    d9ba:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d9bc:	6822      	ldr	r2, [r4, #0]
    d9be:	402a      	ands	r2, r5
    d9c0:	4296      	cmp	r6, r2
    d9c2:	d1d4      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d9c4:	2001      	movs	r0, #1
    d9c6:	47c0      	blx	r8
    d9c8:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d9ca:	6820      	ldr	r0, [r4, #0]
    d9cc:	4028      	ands	r0, r5
    d9ce:	4286      	cmp	r6, r0
    d9d0:	d1cd      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d9d2:	2001      	movs	r0, #1
    d9d4:	47c0      	blx	r8
    d9d6:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d9d8:	6823      	ldr	r3, [r4, #0]
    d9da:	402b      	ands	r3, r5
    d9dc:	429e      	cmp	r6, r3
    d9de:	d1c6      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d9e0:	2001      	movs	r0, #1
    d9e2:	47c0      	blx	r8
    d9e4:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d9e6:	6821      	ldr	r1, [r4, #0]
    d9e8:	4029      	ands	r1, r5
    d9ea:	428e      	cmp	r6, r1
    d9ec:	d1bf      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d9ee:	2001      	movs	r0, #1
    d9f0:	47c0      	blx	r8
    d9f2:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d9f4:	6822      	ldr	r2, [r4, #0]
    d9f6:	402a      	ands	r2, r5
    d9f8:	4296      	cmp	r6, r2
    d9fa:	d1b8      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d9fc:	2001      	movs	r0, #1
    d9fe:	3f01      	subs	r7, #1
    da00:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da02:	6823      	ldr	r3, [r4, #0]
    da04:	402b      	ands	r3, r5
    da06:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da08:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da0c:	d1af      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
        if ( ui32usMaxDelay-- )
    da0e:	2f00      	cmp	r7, #0
    da10:	d03b      	beq.n	da8a <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da12:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da14:	6821      	ldr	r1, [r4, #0]
    da16:	4029      	ands	r1, r5
    da18:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da1a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da1e:	d1a6      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da20:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da22:	6822      	ldr	r2, [r4, #0]
    da24:	402a      	ands	r2, r5
    da26:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da28:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da2c:	d19f      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da2e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da30:	6823      	ldr	r3, [r4, #0]
    da32:	402b      	ands	r3, r5
    da34:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da36:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da3a:	d198      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da3c:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da3e:	6821      	ldr	r1, [r4, #0]
    da40:	4029      	ands	r1, r5
    da42:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da44:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da48:	d191      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da4a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da4c:	6822      	ldr	r2, [r4, #0]
    da4e:	402a      	ands	r2, r5
    da50:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da52:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da56:	d18a      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da58:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da5a:	6823      	ldr	r3, [r4, #0]
    da5c:	402b      	ands	r3, r5
    da5e:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da60:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da64:	d183      	bne.n	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da66:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da68:	6820      	ldr	r0, [r4, #0]
    da6a:	4028      	ands	r0, r5
    da6c:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da6e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da72:	f47f af7c 	bne.w	d96e <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da76:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da78:	6823      	ldr	r3, [r4, #0]
    da7a:	402b      	ands	r3, r5
    da7c:	429e      	cmp	r6, r3
    da7e:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    da82:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    da86:	d0c2      	beq.n	da0e <am_hal_flash_delay_status_check+0x1d2>
    da88:	e771      	b.n	d96e <am_hal_flash_delay_status_check+0x132>
    return AM_HAL_STATUS_TIMEOUT;
    da8a:	2004      	movs	r0, #4
    da8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    da90:	0800009d 	.word	0x0800009d

0000da94 <am_hal_gpio_pinconfig>:
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin > 49 )
    da94:	2831      	cmp	r0, #49	; 0x31
    da96:	d901      	bls.n	da9c <am_hal_gpio_pinconfig+0x8>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    da98:	2006      	movs	r0, #6
    da9a:	4770      	bx	lr
{
    da9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    daa0:	f001 0307 	and.w	r3, r1, #7
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    daa4:	f011 04e0 	ands.w	r4, r1, #224	; 0xe0
{
    daa8:	b087      	sub	sp, #28
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    daaa:	ea4f 05c3 	mov.w	r5, r3, lsl #3
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    daae:	d014      	beq.n	dada <am_hal_gpio_pinconfig+0x46>
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    dab0:	f3c1 1642 	ubfx	r6, r1, #5, #3
    dab4:	1db2      	adds	r2, r6, #6
    dab6:	f002 0707 	and.w	r7, r2, #7
    daba:	2f03      	cmp	r7, #3
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    dabc:	f045 0501 	orr.w	r5, r5, #1
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    dac0:	f200 80ab 	bhi.w	dc1a <am_hal_gpio_pinconfig+0x186>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
                           PADREG_FLD_76_S);
#ifdef AM_HAL_ENABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    dac4:	4a85      	ldr	r2, [pc, #532]	; (dcdc <am_hal_gpio_pinconfig+0x248>)
    dac6:	5c17      	ldrb	r7, [r2, r0]
    dac8:	07ff      	lsls	r7, r7, #31
    daca:	d403      	bmi.n	dad4 <am_hal_gpio_pinconfig+0x40>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    dacc:	4884      	ldr	r0, [pc, #528]	; (dce0 <am_hal_gpio_pinconfig+0x24c>)

    AM_CRITICAL_END

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_gpio_pinconfig()
    dace:	b007      	add	sp, #28
    dad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    dad4:	1eb4      	subs	r4, r6, #2
    dad6:	ea45 1584 	orr.w	r5, r5, r4, lsl #6
    ui32PowerSw = bfGpioCfg.ePowerSw;
    dada:	f3c1 06c1 	ubfx	r6, r1, #3, #2
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    dade:	2e00      	cmp	r6, #0
    dae0:	f040 8095 	bne.w	dc0e <am_hal_gpio_pinconfig+0x17a>
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    dae4:	4a7f      	ldr	r2, [pc, #508]	; (dce4 <am_hal_gpio_pinconfig+0x250>)
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    dae6:	4f80      	ldr	r7, [pc, #512]	; (dce8 <am_hal_gpio_pinconfig+0x254>)
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    dae8:	5c16      	ldrb	r6, [r2, r0]
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    daea:	f817 8000 	ldrb.w	r8, [r7, r0]
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    daee:	411e      	asrs	r6, r3
    daf0:	f016 0f01 	tst.w	r6, #1
    daf4:	bf0c      	ite	eq
    daf6:	2600      	moveq	r6, #0
    daf8:	2602      	movne	r6, #2
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    dafa:	4543      	cmp	r3, r8
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    dafc:	ea45 0506 	orr.w	r5, r5, r6
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    db00:	f000 8097 	beq.w	dc32 <am_hal_gpio_pinconfig+0x19e>
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    db04:	f3c1 3341 	ubfx	r3, r1, #13, #2
    db08:	00df      	lsls	r7, r3, #3
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    db0a:	f3c1 2907 	ubfx	r9, r1, #8, #8
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    db0e:	f007 0408 	and.w	r4, r7, #8
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);
    db12:	105a      	asrs	r2, r3, #1
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    db14:	f3c1 2681 	ubfx	r6, r1, #10, #2
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    db18:	f009 070c 	and.w	r7, r9, #12
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    db1c:	ea42 0346 	orr.w	r3, r2, r6, lsl #1
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    db20:	f3c1 3a00 	ubfx	sl, r1, #12, #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    db24:	2f04      	cmp	r7, #4
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    db26:	ea43 0804 	orr.w	r8, r3, r4
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    db2a:	ea45 054a 	orr.w	r5, r5, sl, lsl #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    db2e:	f000 808d 	beq.w	dc4c <am_hal_gpio_pinconfig+0x1b8>
    ui32B = *((uint32_t*)cfg2);
    db32:	4a6e      	ldr	r2, [pc, #440]	; (dcec <am_hal_gpio_pinconfig+0x258>)
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    db34:	6816      	ldr	r6, [r2, #0]
    db36:	1b8c      	subs	r4, r1, r6
    db38:	fab4 f384 	clz	r3, r4
    db3c:	095f      	lsrs	r7, r3, #5
    db3e:	9700      	str	r7, [sp, #0]
        if ( bfGpioCfg.eIntDir == 0 )
    db40:	f019 0f60 	tst.w	r9, #96	; 0x60
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    db44:	bf04      	itt	eq
    db46:	f3c1 37c0 	ubfxeq	r7, r1, #15, #1
    db4a:	f367 0800 	bfieq	r8, r7, #0, #1
    db4e:	0087      	lsls	r7, r0, #2
    switch ( bfGpioCfg.eDriveStrength )
    db50:	f3c1 2101 	ubfx	r1, r1, #8, #2
    db54:	2902      	cmp	r1, #2
    db56:	ea4f 04c0 	mov.w	r4, r0, lsl #3
    db5a:	d07a      	beq.n	dc52 <am_hal_gpio_pinconfig+0x1be>
    db5c:	d87f      	bhi.n	dc5e <am_hal_gpio_pinconfig+0x1ca>
    db5e:	2901      	cmp	r1, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    db60:	bf08      	it	eq
    db62:	f045 0504 	orreq.w	r5, r5, #4
    db66:	f004 0a18 	and.w	sl, r4, #24
            break;
    db6a:	2200      	movs	r2, #0
    db6c:	4604      	mov	r4, r0
    db6e:	9203      	str	r2, [sp, #12]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    db70:	f04f 0b0f 	mov.w	fp, #15
    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    db74:	f007 021c 	and.w	r2, r7, #28
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    db78:	485d      	ldr	r0, [pc, #372]	; (dcf0 <am_hal_gpio_pinconfig+0x25c>)
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    db7a:	495e      	ldr	r1, [pc, #376]	; (dcf4 <am_hal_gpio_pinconfig+0x260>)
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    db7c:	4f5e      	ldr	r7, [pc, #376]	; (dcf8 <am_hal_gpio_pinconfig+0x264>)
    db7e:	9702      	str	r7, [sp, #8]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    db80:	fa0b f302 	lsl.w	r3, fp, r2
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    db84:	f04f 0cff 	mov.w	ip, #255	; 0xff
    db88:	fa0c f60a 	lsl.w	r6, ip, sl
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    db8c:	9101      	str	r1, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    db8e:	fa08 f802 	lsl.w	r8, r8, r2
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    db92:	43df      	mvns	r7, r3
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    db94:	ea00 0954 	and.w	r9, r0, r4, lsr #1
    AM_CRITICAL_BEGIN
    db98:	f000 f906 	bl	dda8 <am_hal_interrupt_master_disable>
    db9c:	9005      	str	r0, [sp, #20]
    if ( bClearEnable )
    db9e:	e89d 0009 	ldmia.w	sp, {r0, r3}
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    dba2:	f024 0b03 	bic.w	fp, r4, #3
    ui32Padreg    <<= ui32PadShft;
    dba6:	fa05 f50a 	lsl.w	r5, r5, sl
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    dbaa:	f10b 4a80 	add.w	sl, fp, #1073741824	; 0x40000000
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    dbae:	43f6      	mvns	r6, r6
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    dbb0:	f50a 3a80 	add.w	sl, sl, #65536	; 0x10000
    if ( bClearEnable )
    dbb4:	9902      	ldr	r1, [sp, #8]
    dbb6:	9a03      	ldr	r2, [sp, #12]
    dbb8:	b150      	cbz	r0, dbd0 <am_hal_gpio_pinconfig+0x13c>
        am_hal_gpio_output_tristate_disable(ui32Pin);
    dbba:	f004 001f 	and.w	r0, r4, #31
    dbbe:	ea4f 1e54 	mov.w	lr, r4, lsr #5
    dbc2:	f04f 0c01 	mov.w	ip, #1
    dbc6:	4c4d      	ldr	r4, [pc, #308]	; (dcfc <am_hal_gpio_pinconfig+0x268>)
    dbc8:	fa0c f000 	lsl.w	r0, ip, r0
    dbcc:	f844 002e 	str.w	r0, [r4, lr, lsl #2]
    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    dbd0:	484b      	ldr	r0, [pc, #300]	; (dd00 <am_hal_gpio_pinconfig+0x26c>)
    dbd2:	2473      	movs	r4, #115	; 0x73
    dbd4:	6604      	str	r4, [r0, #96]	; 0x60
    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    dbd6:	f8da 4000 	ldr.w	r4, [sl]
    dbda:	4034      	ands	r4, r6
    dbdc:	4325      	orrs	r5, r4
    dbde:	f8ca 5000 	str.w	r5, [sl]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    dbe2:	f859 5001 	ldr.w	r5, [r9, r1]
    dbe6:	402f      	ands	r7, r5
    dbe8:	ea47 0708 	orr.w	r7, r7, r8
    dbec:	f849 7001 	str.w	r7, [r9, r1]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    dbf0:	f85b 1003 	ldr.w	r1, [fp, r3]
    dbf4:	400e      	ands	r6, r1
    dbf6:	4332      	orrs	r2, r6
    GPIO->PADKEY = 0;
    dbf8:	2600      	movs	r6, #0
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    dbfa:	f84b 2003 	str.w	r2, [fp, r3]
    GPIO->PADKEY = 0;
    dbfe:	6606      	str	r6, [r0, #96]	; 0x60
    AM_CRITICAL_END
    dc00:	9805      	ldr	r0, [sp, #20]
    dc02:	f000 f8d5 	bl	ddb0 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    dc06:	4630      	mov	r0, r6
} // am_hal_gpio_pinconfig()
    dc08:	b007      	add	sp, #28
    dc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    dc0e:	2e01      	cmp	r6, #1
    dc10:	d015      	beq.n	dc3e <am_hal_gpio_pinconfig+0x1aa>
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    dc12:	2e02      	cmp	r6, #2
    dc14:	d030      	beq.n	dc78 <am_hal_gpio_pinconfig+0x1e4>
            return AM_HAL_GPIO_ERR_PWRSW;
    dc16:	483b      	ldr	r0, [pc, #236]	; (dd04 <am_hal_gpio_pinconfig+0x270>)
    dc18:	e759      	b.n	dace <am_hal_gpio_pinconfig+0x3a>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    dc1a:	2cc0      	cmp	r4, #192	; 0xc0
    dc1c:	d027      	beq.n	dc6e <am_hal_gpio_pinconfig+0x1da>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    dc1e:	2c20      	cmp	r4, #32
    dc20:	f47f af5b 	bne.w	dada <am_hal_gpio_pinconfig+0x46>
            if ( g_ui8Bit76Capabilities[ui32Pin] & (CAP_PUP | CAP_PDN) )
    dc24:	4c2d      	ldr	r4, [pc, #180]	; (dcdc <am_hal_gpio_pinconfig+0x248>)
    dc26:	5c26      	ldrb	r6, [r4, r0]
    dc28:	f016 0f09 	tst.w	r6, #9
    dc2c:	f47f af4e 	bne.w	dacc <am_hal_gpio_pinconfig+0x38>
    dc30:	e753      	b.n	dada <am_hal_gpio_pinconfig+0x46>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    dc32:	f3c1 4202 	ubfx	r2, r1, #16, #3
    dc36:	2a07      	cmp	r2, #7
    dc38:	d125      	bne.n	dc86 <am_hal_gpio_pinconfig+0x1f2>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    dc3a:	4833      	ldr	r0, [pc, #204]	; (dd08 <am_hal_gpio_pinconfig+0x274>)
    dc3c:	e747      	b.n	dace <am_hal_gpio_pinconfig+0x3a>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    dc3e:	4c27      	ldr	r4, [pc, #156]	; (dcdc <am_hal_gpio_pinconfig+0x248>)
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    dc40:	5c26      	ldrb	r6, [r4, r0]
    dc42:	07b4      	lsls	r4, r6, #30
    dc44:	d5e7      	bpl.n	dc16 <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    dc46:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    dc4a:	e74b      	b.n	dae4 <am_hal_gpio_pinconfig+0x50>
            bClearEnable = true;
    dc4c:	2701      	movs	r7, #1
    dc4e:	9700      	str	r7, [sp, #0]
    dc50:	e776      	b.n	db40 <am_hal_gpio_pinconfig+0xac>
    dc52:	f004 0a18 	and.w	sl, r4, #24
    dc56:	2301      	movs	r3, #1
    dc58:	fa03 f20a 	lsl.w	r2, r3, sl
            break;
    dc5c:	e786      	b.n	db6c <am_hal_gpio_pinconfig+0xd8>
    dc5e:	f004 0a18 	and.w	sl, r4, #24
    dc62:	2601      	movs	r6, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    dc64:	f045 0504 	orr.w	r5, r5, #4
    dc68:	fa06 f20a 	lsl.w	r2, r6, sl
            break;
    dc6c:	e77e      	b.n	db6c <am_hal_gpio_pinconfig+0xd8>
            if ( ui32Pin != 20 )
    dc6e:	2814      	cmp	r0, #20
    dc70:	f43f af33 	beq.w	dada <am_hal_gpio_pinconfig+0x46>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    dc74:	4825      	ldr	r0, [pc, #148]	; (dd0c <am_hal_gpio_pinconfig+0x278>)
    dc76:	e72a      	b.n	dace <am_hal_gpio_pinconfig+0x3a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    dc78:	4a18      	ldr	r2, [pc, #96]	; (dcdc <am_hal_gpio_pinconfig+0x248>)
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    dc7a:	5c17      	ldrb	r7, [r2, r0]
    dc7c:	077a      	lsls	r2, r7, #29
    dc7e:	d5ca      	bpl.n	dc16 <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    dc80:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    dc84:	e72e      	b.n	dae4 <am_hal_gpio_pinconfig+0x50>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dc86:	4c22      	ldr	r4, [pc, #136]	; (dd10 <am_hal_gpio_pinconfig+0x27c>)
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    dc88:	f3c1 4cc1 	ubfx	ip, r1, #19, #2
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dc8c:	f814 8020 	ldrb.w	r8, [r4, r0, lsl #2]
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    dc90:	ea4c 1602 	orr.w	r6, ip, r2, lsl #4
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dc94:	45b0      	cmp	r8, r6
    dc96:	d010      	beq.n	dcba <am_hal_gpio_pinconfig+0x226>
    dc98:	0087      	lsls	r7, r0, #2
    dc9a:	eb04 0907 	add.w	r9, r4, r7
    dc9e:	f899 3001 	ldrb.w	r3, [r9, #1]
    dca2:	42b3      	cmp	r3, r6
    dca4:	d015      	beq.n	dcd2 <am_hal_gpio_pinconfig+0x23e>
    dca6:	f899 2002 	ldrb.w	r2, [r9, #2]
    dcaa:	42b2      	cmp	r2, r6
    dcac:	d00f      	beq.n	dcce <am_hal_gpio_pinconfig+0x23a>
    dcae:	f899 4003 	ldrb.w	r4, [r9, #3]
    dcb2:	42b4      	cmp	r4, r6
    dcb4:	d00f      	beq.n	dcd6 <am_hal_gpio_pinconfig+0x242>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    dcb6:	4817      	ldr	r0, [pc, #92]	; (dd14 <am_hal_gpio_pinconfig+0x280>)
    dcb8:	e709      	b.n	dace <am_hal_gpio_pinconfig+0x3a>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    dcba:	2600      	movs	r6, #0
    dcbc:	0087      	lsls	r7, r0, #2
        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    dcbe:	0072      	lsls	r2, r6, #1
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    dcc0:	f3c1 5e40 	ubfx	lr, r1, #21, #1
    bool bClearEnable = false;
    dcc4:	2300      	movs	r3, #0
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    dcc6:	ea42 08ce 	orr.w	r8, r2, lr, lsl #3
    bool bClearEnable = false;
    dcca:	9300      	str	r3, [sp, #0]
    dccc:	e740      	b.n	db50 <am_hal_gpio_pinconfig+0xbc>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    dcce:	2602      	movs	r6, #2
    dcd0:	e7f5      	b.n	dcbe <am_hal_gpio_pinconfig+0x22a>
    dcd2:	2601      	movs	r6, #1
    dcd4:	e7f3      	b.n	dcbe <am_hal_gpio_pinconfig+0x22a>
    dcd6:	2603      	movs	r6, #3
    dcd8:	e7f1      	b.n	dcbe <am_hal_gpio_pinconfig+0x22a>
    dcda:	bf00      	nop
    dcdc:	0000f650 	.word	0x0000f650
    dce0:	08000100 	.word	0x08000100
    dce4:	0000f684 	.word	0x0000f684
    dce8:	0000f780 	.word	0x0000f780
    dcec:	0000f644 	.word	0x0000f644
    dcf0:	7ffffffc 	.word	0x7ffffffc
    dcf4:	400100e0 	.word	0x400100e0
    dcf8:	40010040 	.word	0x40010040
    dcfc:	400100b4 	.word	0x400100b4
    dd00:	40010000 	.word	0x40010000
    dd04:	08000102 	.word	0x08000102
    dd08:	08000103 	.word	0x08000103
    dd0c:	08000101 	.word	0x08000101
    dd10:	0000f6b8 	.word	0x0000f6b8
    dd14:	08000104 	.word	0x08000104

0000dd18 <am_hal_gpio_state_write>:
{
    uint32_t ui32Mask, ui32Off;
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    dd18:	2831      	cmp	r0, #49	; 0x31
    dd1a:	d901      	bls.n	dd20 <am_hal_gpio_state_write+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    dd1c:	2005      	movs	r0, #5
    dd1e:	4770      	bx	lr
    }

    if ( eWriteType > AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE )
    dd20:	2905      	cmp	r1, #5
    dd22:	d901      	bls.n	dd28 <am_hal_gpio_state_write+0x10>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    dd24:	2006      	movs	r0, #6
    dd26:	4770      	bx	lr
{
    dd28:	b570      	push	{r4, r5, r6, lr}
    }
#endif // AM_HAL_ENABLE_API_VALIDATION

    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    dd2a:	f000 031f 	and.w	r3, r0, #31
{
    dd2e:	b082      	sub	sp, #8
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    dd30:	08c0      	lsrs	r0, r0, #3
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    dd32:	2201      	movs	r2, #1
    dd34:	460d      	mov	r5, r1
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    dd36:	f000 0404 	and.w	r4, r0, #4
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    dd3a:	fa02 f603 	lsl.w	r6, r2, r3

    AM_CRITICAL_BEGIN;
    dd3e:	f000 f833 	bl	dda8 <am_hal_interrupt_master_disable>

#if AM_CMSIS_REGS
    ui32Off /= 4;   // 0 or 1 for ptr arithmetic
    switch ( eWriteType )
    dd42:	1e69      	subs	r1, r5, #1
    AM_CRITICAL_BEGIN;
    dd44:	9001      	str	r0, [sp, #4]
    switch ( eWriteType )
    dd46:	2904      	cmp	r1, #4
    dd48:	d817      	bhi.n	dd7a <am_hal_gpio_state_write+0x62>
    dd4a:	e8df f001 	tbb	[pc, r1]
    dd4e:	0e13      	.short	0x0e13
    dd50:	030b      	.short	0x030b
    dd52:	19          	.byte	0x19
    dd53:	00          	.byte	0x00
            break;
        case AM_HAL_GPIO_OUTPUT_TOGGLE:             // Toggle the GPIO value.
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
            break;
        case AM_HAL_GPIO_OUTPUT_TRISTATE_ENABLE:    // Enable  a tri-state GPIO.
            AM_REGVAL(&GPIO->ENSA + ui32Off) = ui32Mask;
    dd54:	4d0d      	ldr	r5, [pc, #52]	; (dd8c <am_hal_gpio_state_write+0x74>)
    dd56:	5166      	str	r6, [r4, r5]
            ui32Return = AM_HAL_STATUS_INVALID_ARG;
            break;
    }
#endif // AM_CMSIS_REGS

    AM_CRITICAL_END;
    dd58:	9801      	ldr	r0, [sp, #4]
    dd5a:	f000 f829 	bl	ddb0 <am_hal_interrupt_master_set>

    return ui32Return;
    dd5e:	2000      	movs	r0, #0
} // am_hal_gpio_state_write()
    dd60:	b002      	add	sp, #8
    dd62:	bd70      	pop	{r4, r5, r6, pc}
            AM_REGVAL(&GPIO->ENCA + ui32Off) = ui32Mask;
    dd64:	4b0a      	ldr	r3, [pc, #40]	; (dd90 <am_hal_gpio_state_write+0x78>)
    dd66:	50e6      	str	r6, [r4, r3]
            break;
    dd68:	e7f6      	b.n	dd58 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
    dd6a:	480a      	ldr	r0, [pc, #40]	; (dd94 <am_hal_gpio_state_write+0x7c>)
    dd6c:	5822      	ldr	r2, [r4, r0]
    dd6e:	4072      	eors	r2, r6
    dd70:	5022      	str	r2, [r4, r0]
            break;
    dd72:	e7f1      	b.n	dd58 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTSA + ui32Off) = ui32Mask;
    dd74:	4908      	ldr	r1, [pc, #32]	; (dd98 <am_hal_gpio_state_write+0x80>)
    dd76:	5066      	str	r6, [r4, r1]
            break;
    dd78:	e7ee      	b.n	dd58 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTCA + ui32Off) = ui32Mask;
    dd7a:	4d08      	ldr	r5, [pc, #32]	; (dd9c <am_hal_gpio_state_write+0x84>)
    dd7c:	5166      	str	r6, [r4, r5]
            break;
    dd7e:	e7eb      	b.n	dd58 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->ENCA + ui32Off) ^= ui32Mask;
    dd80:	4803      	ldr	r0, [pc, #12]	; (dd90 <am_hal_gpio_state_write+0x78>)
    dd82:	5823      	ldr	r3, [r4, r0]
    dd84:	4073      	eors	r3, r6
    dd86:	5023      	str	r3, [r4, r0]
            break;
    dd88:	e7e6      	b.n	dd58 <am_hal_gpio_state_write+0x40>
    dd8a:	bf00      	nop
    dd8c:	400100a8 	.word	0x400100a8
    dd90:	400100b4 	.word	0x400100b4
    dd94:	40010088 	.word	0x40010088
    dd98:	40010090 	.word	0x40010090
    dd9c:	40010098 	.word	0x40010098

0000dda0 <am_hal_interrupt_master_enable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    dda0:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    dda4:	b662      	cpsie	i
    __asm("    bx lr");
    dda6:	4770      	bx	lr

0000dda8 <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    dda8:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    ddac:	b672      	cpsid	i
    __asm("    bx lr");
    ddae:	4770      	bx	lr

0000ddb0 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    ddb0:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    ddb4:	4770      	bx	lr
    ddb6:	bf00      	nop

0000ddb8 <am_hal_itm_enable>:
#if AM_CMSIS_REGS
    //
    // To be able to access ITM registers, set the Trace Enable bit
    // in the Debug Exception and Monitor Control Register (DEMCR).
    //
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    ddb8:	4a0b      	ldr	r2, [pc, #44]	; (dde8 <am_hal_itm_enable+0x30>)
    ddba:	68d3      	ldr	r3, [r2, #12]
    ddbc:	f043 7080 	orr.w	r0, r3, #16777216	; 0x1000000
    ddc0:	60d0      	str	r0, [r2, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    ddc2:	68d1      	ldr	r1, [r2, #12]
    ddc4:	01cb      	lsls	r3, r1, #7
    ddc6:	d5fc      	bpl.n	ddc2 <am_hal_itm_enable+0xa>

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    ITM->LAR = ITM_LAR_KEYVAL;
    ddc8:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    ddcc:	4b07      	ldr	r3, [pc, #28]	; (ddec <am_hal_itm_enable+0x34>)
    ITM->TER = 0xFFFFFFFF;

    //
    // Write to the ITM control and status register.
    //
    ITM->TCR =
    ddce:	4a08      	ldr	r2, [pc, #32]	; (ddf0 <am_hal_itm_enable+0x38>)
    ITM->LAR = ITM_LAR_KEYVAL;
    ddd0:	f8cc 3fb0 	str.w	r3, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    ddd4:	200f      	movs	r0, #15
    ITM->TER = 0xFFFFFFFF;
    ddd6:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    ddda:	f8cc 0e40 	str.w	r0, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    ddde:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    dde2:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
    dde6:	4770      	bx	lr
    dde8:	e000edf0 	.word	0xe000edf0
    ddec:	c5acce55 	.word	0xc5acce55
    ddf0:	00150511 	.word	0x00150511

0000ddf4 <am_hal_itm_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_disable(void)
{
    ddf4:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    if ( MCUCTRL->TPIUCTRL == 0 )
    ddf6:	4b24      	ldr	r3, [pc, #144]	; (de88 <am_hal_itm_disable+0x94>)
    ddf8:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    ddfc:	b9b0      	cbnz	r0, de2c <am_hal_itm_disable+0x38>
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    ddfe:	4923      	ldr	r1, [pc, #140]	; (de8c <am_hal_itm_disable+0x98>)
    de00:	68ca      	ldr	r2, [r1, #12]
    de02:	f042 7480 	orr.w	r4, r2, #16777216	; 0x1000000
    de06:	60cc      	str	r4, [r1, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    de08:	68cb      	ldr	r3, [r1, #12]
    de0a:	01da      	lsls	r2, r3, #7
    de0c:	d5fc      	bpl.n	de08 <am_hal_itm_disable+0x14>
    ITM->LAR = ITM_LAR_KEYVAL;
    de0e:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    de12:	481f      	ldr	r0, [pc, #124]	; (de90 <am_hal_itm_disable+0x9c>)
    ITM->TCR =
    de14:	4a1f      	ldr	r2, [pc, #124]	; (de94 <am_hal_itm_disable+0xa0>)
    ITM->LAR = ITM_LAR_KEYVAL;
    de16:	f8cc 0fb0 	str.w	r0, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    de1a:	240f      	movs	r4, #15
    ITM->TER = 0xFFFFFFFF;
    de1c:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    de20:	f8cc 4e40 	str.w	r4, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    de24:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    de28:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
#if AM_CMSIS_REGS
    while (ITM->TCR & _VAL2FLD(ITM_TCR_BUSY, 1));
    de2c:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    de30:	f8d4 3e80 	ldr.w	r3, [r4, #3712]	; 0xe80
    de34:	021b      	lsls	r3, r3, #8
    de36:	d4fb      	bmi.n	de30 <am_hal_itm_disable+0x3c>
#endif // AM_CMSIS_REGS

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    de38:	f240 20f7 	movw	r0, #759	; 0x2f7
    de3c:	f7ff fcfa 	bl	d834 <am_hal_flash_delay>
    ITM->LAR = ITM_LAR_KEYVAL;
    de40:	4813      	ldr	r0, [pc, #76]	; (de90 <am_hal_itm_disable+0x9c>)
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    de42:	4915      	ldr	r1, [pc, #84]	; (de98 <am_hal_itm_disable+0xa4>)
    ITM->LAR = ITM_LAR_KEYVAL;
    de44:	f8c4 0fb0 	str.w	r0, [r4, #4016]	; 0xfb0
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    de48:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    ITM->LAR = ITM_LAR_KEYVAL;
    de4c:	2064      	movs	r0, #100	; 0x64
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    de4e:	f8dc 2e80 	ldr.w	r2, [ip, #3712]	; 0xe80
    de52:	f022 0401 	bic.w	r4, r2, #1
    de56:	f8cc 4e80 	str.w	r4, [ip, #3712]	; 0xe80
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    de5a:	f8dc 3e80 	ldr.w	r3, [ip, #3712]	; 0xe80
    de5e:	420b      	tst	r3, r1
    de60:	d1fb      	bne.n	de5a <am_hal_itm_disable+0x66>
    for (int ix = 0; ix < 100; ix++)
    de62:	3801      	subs	r0, #1
    de64:	d1f3      	bne.n	de4e <am_hal_itm_disable+0x5a>
    CoreDebug->DEMCR &= ~_VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    de66:	4909      	ldr	r1, [pc, #36]	; (de8c <am_hal_itm_disable+0x98>)
    de68:	68ca      	ldr	r2, [r1, #12]
    de6a:	f022 7480 	bic.w	r4, r2, #16777216	; 0x1000000
    de6e:	60cc      	str	r4, [r1, #12]
    while ( CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1) );
    de70:	68cb      	ldr	r3, [r1, #12]
    de72:	f013 7080 	ands.w	r0, r3, #16777216	; 0x1000000
    de76:	d1fb      	bne.n	de70 <am_hal_itm_disable+0x7c>
    MCUCTRL->TPIUCTRL =
    de78:	4903      	ldr	r1, [pc, #12]	; (de88 <am_hal_itm_disable+0x94>)
    de7a:	f8c1 0250 	str.w	r0, [r1, #592]	; 0x250
    while (MCUCTRL->TPIUCTRL);
    de7e:	f8d1 2250 	ldr.w	r2, [r1, #592]	; 0x250
    de82:	2a00      	cmp	r2, #0
    de84:	d1fb      	bne.n	de7e <am_hal_itm_disable+0x8a>
}
    de86:	bd10      	pop	{r4, pc}
    de88:	40020000 	.word	0x40020000
    de8c:	e000edf0 	.word	0xe000edf0
    de90:	c5acce55 	.word	0xc5acce55
    de94:	00150511 	.word	0x00150511
    de98:	00800001 	.word	0x00800001

0000de9c <am_hal_itm_print>:
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    de9c:	7803      	ldrb	r3, [r0, #0]
    de9e:	b1b3      	cbz	r3, dece <am_hal_itm_print+0x32>
{
    dea0:	b410      	push	{r4}
    dea2:	4602      	mov	r2, r0
    while (*(pcString + ui32Length))
    dea4:	2400      	movs	r4, #0
    dea6:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    {
        ui32Length++;
    deaa:	3401      	adds	r4, #1
    while (*(pcString + ui32Length))
    deac:	2900      	cmp	r1, #0
    deae:	d1fa      	bne.n	dea6 <am_hal_itm_print+0xa>
    deb0:	1901      	adds	r1, r0, r4
    while (!AM_REGVAL(ui32StimAddr));
    deb2:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    while (ui32Length)
    {
            //
            // Print string out the ITM.
            //
            am_hal_itm_stimulus_reg_byte_write(0, (uint8_t)*pcString++);
    deb6:	f810 2b01 	ldrb.w	r2, [r0], #1
    while (!AM_REGVAL(ui32StimAddr));
    deba:	f8dc 3000 	ldr.w	r3, [ip]
    debe:	2b00      	cmp	r3, #0
    dec0:	d0fb      	beq.n	deba <am_hal_itm_print+0x1e>
    while (ui32Length)
    dec2:	4288      	cmp	r0, r1
    *((volatile uint8_t *) ui32StimAddr) = ui8Value;
    dec4:	f88c 2000 	strb.w	r2, [ip]
    while (ui32Length)
    dec8:	d1f5      	bne.n	deb6 <am_hal_itm_print+0x1a>
            //
            // Subtract from length.
            //
            ui32Length--;
    }
}
    deca:	f85d 4b04 	ldr.w	r4, [sp], #4
    dece:	4770      	bx	lr

0000ded0 <am_hal_mcuctrl_info_get>:
am_hal_mcuctrl_info_get(am_hal_mcuctrl_infoget_e eInfoGet, void *pInfo)
{
    am_hal_mcuctrl_feature_t *psFeature;
    uint32_t ui32Feature;

    if ( pInfo == NULL )
    ded0:	b141      	cbz	r1, dee4 <am_hal_mcuctrl_info_get+0x14>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    switch ( eInfoGet )
    ded2:	2801      	cmp	r0, #1
{
    ded4:	b4f0      	push	{r4, r5, r6, r7}
    switch ( eInfoGet )
    ded6:	d03a      	beq.n	df4e <am_hal_mcuctrl_info_get+0x7e>
    ded8:	d322      	bcc.n	df20 <am_hal_mcuctrl_info_get+0x50>
    deda:	2802      	cmp	r0, #2
    dedc:	d004      	beq.n	dee8 <am_hal_mcuctrl_info_get+0x18>
        case AM_HAL_MCUCTRL_INFO_FAULT_STATUS:
            mcuctrl_fault_status((am_hal_mcuctrl_fault_t*)pInfo);
            break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    dede:	2006      	movs	r0, #6
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_mcuctrl_info_get()
    dee0:	bcf0      	pop	{r4, r5, r6, r7}
    dee2:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    dee4:	2006      	movs	r0, #6
    dee6:	4770      	bx	lr
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    dee8:	4a41      	ldr	r2, [pc, #260]	; (dff0 <am_hal_mcuctrl_info_get+0x120>)
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    deea:	684c      	ldr	r4, [r1, #4]
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    deec:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    def0:	6948      	ldr	r0, [r1, #20]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    def2:	f003 0601 	and.w	r6, r3, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    def6:	f3c3 0540 	ubfx	r5, r3, #1, #1
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    defa:	f3c3 0780 	ubfx	r7, r3, #2, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    defe:	720d      	strb	r5, [r1, #8]
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    df00:	740f      	strb	r7, [r1, #16]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    df02:	700e      	strb	r6, [r1, #0]
    psFault->ui32DCODE = MCUCTRL->DCODEFAULTADDR;
    df04:	f8d2 31c4 	ldr.w	r3, [r2, #452]	; 0x1c4
    df08:	60cb      	str	r3, [r1, #12]
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    df0a:	f8d2 61c0 	ldr.w	r6, [r2, #448]	; 0x1c0
    df0e:	4334      	orrs	r4, r6
    df10:	604c      	str	r4, [r1, #4]
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    df12:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
    df16:	4310      	orrs	r0, r2
    df18:	6148      	str	r0, [r1, #20]
} // am_hal_mcuctrl_info_get()
    df1a:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    df1c:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    df1e:	4770      	bx	lr
            ui32Feature = MCUCTRL->FEATUREENABLE;
    df20:	4c33      	ldr	r4, [pc, #204]	; (dff0 <am_hal_mcuctrl_info_get+0x120>)
    df22:	69a5      	ldr	r5, [r4, #24]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    df24:	f3c5 1080 	ubfx	r0, r5, #6, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    df28:	f3c5 0780 	ubfx	r7, r5, #2, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    df2c:	7008      	strb	r0, [r1, #0]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    df2e:	704f      	strb	r7, [r1, #1]
            ui32Feature = MCUCTRL->BOOTLOADER;
    df30:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
                _FLD2VAL(MCUCTRL_BOOTLOADER_SECBOOTFEATURE, ui32Feature);
    df34:	f3c3 6681 	ubfx	r6, r3, #26, #2
            psFeature->ui8SecBootFeature =
    df38:	710e      	strb	r6, [r1, #4]
            ui32Feature = MCUCTRL->SKU;
    df3a:	6964      	ldr	r4, [r4, #20]
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    df3c:	f3c4 0240 	ubfx	r2, r4, #1, #1
                _FLD2VAL(MCUCTRL_SKU_ALLOWBURST, ui32Feature);
    df40:	f004 0501 	and.w	r5, r4, #1
    df44:	70cd      	strb	r5, [r1, #3]
    return AM_HAL_STATUS_SUCCESS;
    df46:	2000      	movs	r0, #0
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    df48:	708a      	strb	r2, [r1, #2]
} // am_hal_mcuctrl_info_get()
    df4a:	bcf0      	pop	{r4, r5, r6, r7}
    df4c:	4770      	bx	lr
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    df4e:	4a28      	ldr	r2, [pc, #160]	; (dff0 <am_hal_mcuctrl_info_get+0x120>)
        g_am_hal_mcuctrl_flash_size[
    df50:	4c28      	ldr	r4, [pc, #160]	; (dff4 <am_hal_mcuctrl_info_get+0x124>)
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    df52:	6813      	ldr	r3, [r2, #0]
    df54:	600b      	str	r3, [r1, #0]
    psDevice->ui32ChipID0 = MCUCTRL->CHIPID0;
    df56:	6850      	ldr	r0, [r2, #4]
    df58:	6048      	str	r0, [r1, #4]
    psDevice->ui32ChipID1 = MCUCTRL->CHIPID1;
    df5a:	6897      	ldr	r7, [r2, #8]
    df5c:	608f      	str	r7, [r1, #8]
    psDevice->ui32ChipRev = MCUCTRL->CHIPREV;
    df5e:	68d6      	ldr	r6, [r2, #12]
    df60:	60ce      	str	r6, [r1, #12]
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    df62:	6915      	ldr	r5, [r2, #16]
        g_am_hal_mcuctrl_sram_size[
    df64:	4824      	ldr	r0, [pc, #144]	; (dff8 <am_hal_mcuctrl_info_get+0x128>)
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    df66:	610d      	str	r5, [r1, #16]
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M) >>
    df68:	f3c3 5c03 	ubfx	ip, r3, #20, #4
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M) >>
    df6c:	f3c3 4703 	ubfx	r7, r3, #16, #4
    psDevice->ui32SKU = MCUCTRL->SKU;
    df70:	6956      	ldr	r6, [r2, #20]
    psDevice->ui32SRAMSize =
    df72:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    df76:	4a21      	ldr	r2, [pc, #132]	; (dffc <am_hal_mcuctrl_info_get+0x12c>)
    psDevice->ui32FlashSize =
    df78:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
    psDevice->ui32SKU = MCUCTRL->SKU;
    df7c:	614e      	str	r6, [r1, #20]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    df7e:	f003 0301 	and.w	r3, r3, #1
    psDevice->ui32FlashSize =
    df82:	61cc      	str	r4, [r1, #28]
    psDevice->ui32SRAMSize =
    df84:	620d      	str	r5, [r1, #32]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    df86:	618b      	str	r3, [r1, #24]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    df88:	f8d2 70e0 	ldr.w	r7, [r2, #224]	; 0xe0
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    df8c:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    df90:	b2fe      	uxtb	r6, r7
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    df92:	f000 040f 	and.w	r4, r0, #15
    df96:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
    df9a:	624d      	str	r5, [r1, #36]	; 0x24
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    df9c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    dfa0:	f8d2 70e8 	ldr.w	r7, [r2, #232]	; 0xe8
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    dfa4:	f3c3 1603 	ubfx	r6, r3, #4, #4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    dfa8:	f007 0c0f 	and.w	ip, r7, #15
    dfac:	ea46 100c 	orr.w	r0, r6, ip, lsl #4
    dfb0:	6288      	str	r0, [r1, #40]	; 0x28
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    dfb2:	f8d2 40e8 	ldr.w	r4, [r2, #232]	; 0xe8
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    dfb6:	f8d2 50ec 	ldr.w	r5, [r2, #236]	; 0xec
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    dfba:	f004 03f0 	and.w	r3, r4, #240	; 0xf0
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    dfbe:	f3c5 1703 	ubfx	r7, r5, #4, #4
    dfc2:	433b      	orrs	r3, r7
    dfc4:	62cb      	str	r3, [r1, #44]	; 0x2c
    psDevice->ui32JedecCID  = JEDEC->CID3_b.CID << 24;
    dfc6:	f8d2 60fc 	ldr.w	r6, [r2, #252]	; 0xfc
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    dfca:	f8d2 40f8 	ldr.w	r4, [r2, #248]	; 0xf8
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    dfce:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    dfd2:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    dfd6:	b2e5      	uxtb	r5, r4
    dfd8:	042b      	lsls	r3, r5, #16
    dfda:	ea43 6706 	orr.w	r7, r3, r6, lsl #24
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    dfde:	b2d6      	uxtb	r6, r2
    dfe0:	4337      	orrs	r7, r6
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    dfe2:	b2c4      	uxtb	r4, r0
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    dfe4:	ea47 2004 	orr.w	r0, r7, r4, lsl #8
    dfe8:	6308      	str	r0, [r1, #48]	; 0x30
    return AM_HAL_STATUS_SUCCESS;
    dfea:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    dfec:	bcf0      	pop	{r4, r5, r6, r7}
    dfee:	4770      	bx	lr
    dff0:	40020000 	.word	0x40020000
    dff4:	0000f7b4 	.word	0x0000f7b4
    dff8:	0000f7f4 	.word	0x0000f7f4
    dffc:	f0000f00 	.word	0xf0000f00

0000e000 <am_hal_pwrctrl_periph_enable>:
//  Enable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_enable(am_hal_pwrctrl_periph_e ePeripheral)
{
    e000:	b570      	push	{r4, r5, r6, lr}
    e002:	b082      	sub	sp, #8
    e004:	4604      	mov	r4, r0
// #### INTERNAL END ####

    //
    // Enable power control for the given device.
    //
    AM_CRITICAL_BEGIN
    e006:	f7ff fecf 	bl	dda8 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e00a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    e00e:	008c      	lsls	r4, r1, #2
    e010:	4e0e      	ldr	r6, [pc, #56]	; (e04c <am_hal_pwrctrl_periph_enable+0x4c>)
    e012:	4d0f      	ldr	r5, [pc, #60]	; (e050 <am_hal_pwrctrl_periph_enable+0x50>)
    AM_CRITICAL_BEGIN
    e014:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e016:	592a      	ldr	r2, [r5, r4]
    e018:	68b3      	ldr	r3, [r6, #8]
    e01a:	4313      	orrs	r3, r2
    e01c:	60b3      	str	r3, [r6, #8]
    AM_CRITICAL_END
    e01e:	9801      	ldr	r0, [sp, #4]

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e020:	442c      	add	r4, r5
    AM_CRITICAL_END
    e022:	f7ff fec5 	bl	ddb0 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e026:	2077      	movs	r0, #119	; 0x77
    e028:	f7ff fc04 	bl	d834 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e02c:	69b0      	ldr	r0, [r6, #24]
    e02e:	6864      	ldr	r4, [r4, #4]
    e030:	4220      	tst	r0, r4
    e032:	d103      	bne.n	e03c <am_hal_pwrctrl_periph_enable+0x3c>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e034:	2077      	movs	r0, #119	; 0x77
    e036:	f7ff fbfd 	bl	d834 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e03a:	69b3      	ldr	r3, [r6, #24]
    }

    //
    // Check the device status.
    //
    if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0 )
    e03c:	4903      	ldr	r1, [pc, #12]	; (e04c <am_hal_pwrctrl_periph_enable+0x4c>)
    e03e:	698d      	ldr	r5, [r1, #24]
    e040:	4225      	tst	r5, r4
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
#endif // AM_CMSIS_REGS
}
    e042:	bf0c      	ite	eq
    e044:	2001      	moveq	r0, #1
    e046:	2000      	movne	r0, #0
    e048:	b002      	add	sp, #8
    e04a:	bd70      	pop	{r4, r5, r6, pc}
    e04c:	40021000 	.word	0x40021000
    e050:	0000f834 	.word	0x0000f834

0000e054 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    e054:	b570      	push	{r4, r5, r6, lr}
    e056:	b082      	sub	sp, #8
    e058:	4604      	mov	r4, r0

    //
    // Disable power domain for the given device.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    e05a:	f7ff fea5 	bl	dda8 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e05e:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    e062:	008c      	lsls	r4, r1, #2
    e064:	4e0f      	ldr	r6, [pc, #60]	; (e0a4 <am_hal_pwrctrl_periph_disable+0x50>)
    e066:	4d10      	ldr	r5, [pc, #64]	; (e0a8 <am_hal_pwrctrl_periph_disable+0x54>)
    AM_CRITICAL_BEGIN
    e068:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e06a:	68b3      	ldr	r3, [r6, #8]
    e06c:	592a      	ldr	r2, [r5, r4]
    e06e:	ea23 0002 	bic.w	r0, r3, r2
    e072:	60b0      	str	r0, [r6, #8]
    AM_CRITICAL_END
    e074:	9801      	ldr	r0, [sp, #4]
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

#if AM_CMSIS_REGS
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e076:	442c      	add	r4, r5
    AM_CRITICAL_END
    e078:	f7ff fe9a 	bl	ddb0 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e07c:	2077      	movs	r0, #119	; 0x77
    e07e:	f7ff fbd9 	bl	d834 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e082:	69b1      	ldr	r1, [r6, #24]
    e084:	6864      	ldr	r4, [r4, #4]
    e086:	4221      	tst	r1, r4
    e088:	d003      	beq.n	e092 <am_hal_pwrctrl_periph_disable+0x3e>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e08a:	2077      	movs	r0, #119	; 0x77
    e08c:	f7ff fbd2 	bl	d834 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e090:	69b3      	ldr	r3, [r6, #24]

    //
    // Check the device status.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e092:	4d04      	ldr	r5, [pc, #16]	; (e0a4 <am_hal_pwrctrl_periph_disable+0x50>)
    e094:	69ae      	ldr	r6, [r5, #24]
    e096:	4226      	tst	r6, r4
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    e098:	bf14      	ite	ne
    e09a:	2001      	movne	r0, #1
    e09c:	2000      	moveq	r0, #0
    e09e:	b002      	add	sp, #8
    e0a0:	bd70      	pop	{r4, r5, r6, pc}
    e0a2:	bf00      	nop
    e0a4:	40021000 	.word	0x40021000
    e0a8:	0000f834 	.word	0x0000f834

0000e0ac <am_hal_pwrctrl_low_power_init>:
//  Initialize system for low power configuration.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_low_power_init(void)
{
    e0ac:	b530      	push	{r4, r5, lr}

#if AM_CMSIS_REGS
    //
    // Check if the BLE is already enabled.
    //
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    e0ae:	4c1b      	ldr	r4, [pc, #108]	; (e11c <am_hal_pwrctrl_low_power_init+0x70>)
    e0b0:	69a3      	ldr	r3, [r4, #24]
    e0b2:	05db      	lsls	r3, r3, #23
{
    e0b4:	b083      	sub	sp, #12
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    e0b6:	d502      	bpl.n	e0be <am_hal_pwrctrl_low_power_init+0x12>
            AM_BFW(MCUCTRL, BLEBUCK2,  BLEBUCKTONLOWTRIM, 0xF);
        }
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
    e0b8:	2000      	movs	r0, #0
}
    e0ba:	b003      	add	sp, #12
    e0bc:	bd30      	pop	{r4, r5, pc}
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e0be:	4d18      	ldr	r5, [pc, #96]	; (e120 <am_hal_pwrctrl_low_power_init+0x74>)
        ui32Status = am_hal_flash_delay_status_check(10000,
    e0c0:	4918      	ldr	r1, [pc, #96]	; (e124 <am_hal_pwrctrl_low_power_init+0x78>)
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e0c2:	2001      	movs	r0, #1
        ui32Status = am_hal_flash_delay_status_check(10000,
    e0c4:	2307      	movs	r3, #7
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e0c6:	61a8      	str	r0, [r5, #24]
        ui32Status = am_hal_flash_delay_status_check(10000,
    e0c8:	461a      	mov	r2, r3
    e0ca:	9000      	str	r0, [sp, #0]
    e0cc:	f242 7010 	movw	r0, #10000	; 0x2710
    e0d0:	f7ff fbb4 	bl	d83c <am_hal_flash_delay_status_check>
        if (AM_HAL_STATUS_SUCCESS != ui32Status)
    e0d4:	b110      	cbz	r0, e0dc <am_hal_pwrctrl_low_power_init+0x30>
            return AM_HAL_STATUS_TIMEOUT;
    e0d6:	2004      	movs	r0, #4
}
    e0d8:	b003      	add	sp, #12
    e0da:	bd30      	pop	{r4, r5, pc}
        PWRCTRL->SUPPLYSRC |= _VAL2FLD(PWRCTRL_SUPPLYSRC_BLEBUCKEN,
    e0dc:	6821      	ldr	r1, [r4, #0]
    e0de:	f041 0201 	orr.w	r2, r1, #1
    e0e2:	6022      	str	r2, [r4, #0]
        PWRCTRL->MISC |= _VAL2FLD(PWRCTRL_MISC_MEMVRLPBLE,
    e0e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e0e6:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    e0ea:	6261      	str	r1, [r4, #36]	; 0x24
        if ( APOLLO3_A0 )
    e0ec:	68ec      	ldr	r4, [r5, #12]
    e0ee:	b2e2      	uxtb	r2, r4
    e0f0:	2a11      	cmp	r2, #17
    e0f2:	d1e1      	bne.n	e0b8 <am_hal_pwrctrl_low_power_init+0xc>
            MCUCTRL->SIMOBUCK4_b.SIMOBUCKCLKDIVSEL = 0x0;
    e0f4:	f8d5 335c 	ldr.w	r3, [r5, #860]	; 0x35c
    e0f8:	f360 5356 	bfi	r3, r0, #21, #2
    e0fc:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONHITRIM   = 0xF;
    e100:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    e104:	240f      	movs	r4, #15
    e106:	f364 118b 	bfi	r1, r4, #6, #6
    e10a:	f8c5 1368 	str.w	r1, [r5, #872]	; 0x368
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONLOWTRIM  = 0xF;
    e10e:	f8d5 2368 	ldr.w	r2, [r5, #872]	; 0x368
    e112:	f364 0205 	bfi	r2, r4, #0, #6
    e116:	f8c5 2368 	str.w	r2, [r5, #872]	; 0x368
    e11a:	e7ce      	b.n	e0ba <am_hal_pwrctrl_low_power_init+0xe>
    e11c:	40021000 	.word	0x40021000
    e120:	40020000 	.word	0x40020000
    e124:	40020018 	.word	0x40020018

0000e128 <am_hal_reset_control>:
//
//*****************************************************************************
uint32_t
am_hal_reset_control(am_hal_reset_control_e eControl, void *pArgs)
{
    switch ( eControl )
    e128:	2803      	cmp	r0, #3
    e12a:	d81a      	bhi.n	e162 <am_hal_reset_control+0x3a>
    e12c:	e8df f000 	tbb	[pc, r0]
    e130:	02080c12 	.word	0x02080c12
        case AM_HAL_RESET_CONTROL_TPIU_RESET:
            //
            // Reset the TPIU.
            //
#if AM_CMSIS_REGS
            RSTGEN->TPIURST = _VAL2FLD(RSTGEN_TPIURST_TPIURST, 1);
    e134:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    e138:	2201      	movs	r2, #1
    e13a:	615a      	str	r2, [r3, #20]
    }

    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    e13c:	2000      	movs	r0, #0
            break;
    e13e:	4770      	bx	lr
            RSTGEN->STAT = 0;
    e140:	4909      	ldr	r1, [pc, #36]	; (e168 <am_hal_reset_control+0x40>)
    e142:	2000      	movs	r0, #0
    e144:	6008      	str	r0, [r1, #0]
            break;
    e146:	4770      	bx	lr
            RSTGEN->SWPOI =
    e148:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    e14c:	231b      	movs	r3, #27
    e14e:	6043      	str	r3, [r0, #4]
    return AM_HAL_STATUS_SUCCESS;
    e150:	2000      	movs	r0, #0
            break;
    e152:	4770      	bx	lr
            RSTGEN->SWPOR =
    e154:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
    e158:	22d4      	movs	r2, #212	; 0xd4
    e15a:	f8cc 2008 	str.w	r2, [ip, #8]
    return AM_HAL_STATUS_SUCCESS;
    e15e:	2000      	movs	r0, #0
            break;
    e160:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    e162:	2006      	movs	r0, #6

} // am_hal_reset_control()
    e164:	4770      	bx	lr
    e166:	bf00      	nop
    e168:	4ffff000 	.word	0x4ffff000

0000e16c <am_hal_reset_status_get>:
uint32_t
am_hal_reset_status_get(am_hal_reset_status_t *psStatus)
{
    uint32_t ui32Status;

    if ( psStatus == NULL )
    e16c:	b338      	cbz	r0, e1be <am_hal_reset_status_get+0x52>
{
    e16e:	b4f0      	push	{r4, r5, r6, r7}

    //
    // Retrieve the reset generator status bits
    //
#if AM_CMSIS_REGS
    ui32Status = RSTGEN->STAT;
    e170:	4b14      	ldr	r3, [pc, #80]	; (e1c4 <am_hal_reset_status_get+0x58>)
    e172:	681b      	ldr	r3, [r3, #0]
    psStatus->eStatus      = (am_hal_reset_status_e)ui32Status;
    e174:	8003      	strh	r3, [r0, #0]
    psStatus->bEXTStat     = _FLD2VAL(RSTGEN_STAT_EXRSTAT, ui32Status);
    e176:	f003 0501 	and.w	r5, r3, #1
    psStatus->bPORStat     = _FLD2VAL(RSTGEN_STAT_PORSTAT, ui32Status);
    e17a:	f3c3 0440 	ubfx	r4, r3, #1, #1
    psStatus->bBODStat     = _FLD2VAL(RSTGEN_STAT_BORSTAT, ui32Status);
    e17e:	f3c3 0180 	ubfx	r1, r3, #2, #1
    psStatus->bSWPORStat   = _FLD2VAL(RSTGEN_STAT_SWRSTAT, ui32Status);
    e182:	f3c3 02c0 	ubfx	r2, r3, #3, #1
    psStatus->bSWPOIStat   = _FLD2VAL(RSTGEN_STAT_POIRSTAT, ui32Status);
    e186:	f3c3 1700 	ubfx	r7, r3, #4, #1
    psStatus->bDBGRStat    = _FLD2VAL(RSTGEN_STAT_DBGRSTAT, ui32Status);
    e18a:	f3c3 1640 	ubfx	r6, r3, #5, #1
    psStatus->bEXTStat     = _FLD2VAL(RSTGEN_STAT_EXRSTAT, ui32Status);
    e18e:	7085      	strb	r5, [r0, #2]
    psStatus->bPORStat     = _FLD2VAL(RSTGEN_STAT_PORSTAT, ui32Status);
    e190:	70c4      	strb	r4, [r0, #3]
    psStatus->bWDTStat     = _FLD2VAL(RSTGEN_STAT_WDRSTAT, ui32Status);
    e192:	f3c3 1580 	ubfx	r5, r3, #6, #1
    psStatus->bBOUnregStat = _FLD2VAL(RSTGEN_STAT_BOUSTAT, ui32Status);
    e196:	f3c3 14c0 	ubfx	r4, r3, #7, #1
    psStatus->bBODStat     = _FLD2VAL(RSTGEN_STAT_BORSTAT, ui32Status);
    e19a:	7101      	strb	r1, [r0, #4]
    psStatus->bSWPORStat   = _FLD2VAL(RSTGEN_STAT_SWRSTAT, ui32Status);
    e19c:	7142      	strb	r2, [r0, #5]
    psStatus->bBOCOREStat  = _FLD2VAL(RSTGEN_STAT_BOCSTAT, ui32Status);
    e19e:	f3c3 2100 	ubfx	r1, r3, #8, #1
    psStatus->bBOMEMStat   = _FLD2VAL(RSTGEN_STAT_BOFSTAT, ui32Status);
    e1a2:	f3c3 2240 	ubfx	r2, r3, #9, #1
    psStatus->bBOBLEStat   = _FLD2VAL(RSTGEN_STAT_BOBSTAT, ui32Status);
    e1a6:	f3c3 2380 	ubfx	r3, r3, #10, #1
    psStatus->bSWPOIStat   = _FLD2VAL(RSTGEN_STAT_POIRSTAT, ui32Status);
    e1aa:	7187      	strb	r7, [r0, #6]
    psStatus->bDBGRStat    = _FLD2VAL(RSTGEN_STAT_DBGRSTAT, ui32Status);
    e1ac:	71c6      	strb	r6, [r0, #7]
    psStatus->bWDTStat     = _FLD2VAL(RSTGEN_STAT_WDRSTAT, ui32Status);
    e1ae:	7205      	strb	r5, [r0, #8]
    psStatus->bBOUnregStat = _FLD2VAL(RSTGEN_STAT_BOUSTAT, ui32Status);
    e1b0:	7244      	strb	r4, [r0, #9]
    psStatus->bBOCOREStat  = _FLD2VAL(RSTGEN_STAT_BOCSTAT, ui32Status);
    e1b2:	7281      	strb	r1, [r0, #10]
    psStatus->bBOMEMStat   = _FLD2VAL(RSTGEN_STAT_BOFSTAT, ui32Status);
    e1b4:	72c2      	strb	r2, [r0, #11]
    psStatus->bBOBLEStat   = _FLD2VAL(RSTGEN_STAT_BOBSTAT, ui32Status);
    e1b6:	7303      	strb	r3, [r0, #12]
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_reset_status_get()
    e1b8:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    e1ba:	2000      	movs	r0, #0
} // am_hal_reset_status_get()
    e1bc:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    e1be:	2006      	movs	r0, #6
    e1c0:	4770      	bx	lr
    e1c2:	bf00      	nop
    e1c4:	4ffff000 	.word	0x4ffff000

0000e1c8 <am_hal_rtc_osc_select>:
#if AM_CMSIS_REGS
#if 1//USE_CLKGEN
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    {
        // Set bit to 1 for LFRC
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    e1c8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    e1cc:	2801      	cmp	r0, #1
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    e1ce:	68d3      	ldr	r3, [r2, #12]
    e1d0:	bf0c      	ite	eq
    e1d2:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
        // Clear bit to 0 for XTAL
        CLKGEN->OCTRL &= ~CLKGEN_OCTRL_OSEL_Msk;
    e1d6:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
    e1da:	60d3      	str	r3, [r2, #12]
    e1dc:	4770      	bx	lr
    e1de:	bf00      	nop

0000e1e0 <am_hal_rtc_osc_disable>:
    //
#if AM_CMSIS_REGS
#if USE_CLKGEN
    CLKGEN->RTCCTL_b.RSTOP = 1;
#else
    RTC->RTCCTL_b.RSTOP = 1;
    e1e0:	4a03      	ldr	r2, [pc, #12]	; (e1f0 <am_hal_rtc_osc_disable+0x10>)
    e1e2:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    e1e6:	f043 0010 	orr.w	r0, r3, #16
    e1ea:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    e1ee:	4770      	bx	lr
    e1f0:	40004200 	.word	0x40004200

0000e1f4 <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    e1f4:	b510      	push	{r4, lr}
    e1f6:	b082      	sub	sp, #8
    e1f8:	4604      	mov	r4, r0
    //
    // Disable interrupts and save the previous interrupt state.
    //
    AM_CRITICAL_BEGIN
    e1fa:	f7ff fdd5 	bl	dda8 <am_hal_interrupt_master_disable>
    e1fe:	9001      	str	r0, [sp, #4]
#if AM_CMSIS_REGS
    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    e200:	b124      	cbz	r4, e20c <am_hal_sysctrl_sleep+0x18>
         (MCUCTRL->TPIUCTRL_b.ENABLE == MCUCTRL_TPIUCTRL_ENABLE_DIS) )
    e202:	4b0c      	ldr	r3, [pc, #48]	; (e234 <am_hal_sysctrl_sleep+0x40>)
    e204:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    e208:	07c3      	lsls	r3, r0, #31
    e20a:	d50a      	bpl.n	e222 <am_hal_sysctrl_sleep+0x2e>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        SCB->SCR &= ~_VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    e20c:	4a0a      	ldr	r2, [pc, #40]	; (e238 <am_hal_sysctrl_sleep+0x44>)
    e20e:	6911      	ldr	r1, [r2, #16]
    e210:	f021 0404 	bic.w	r4, r1, #4
    e214:	6114      	str	r4, [r2, #16]

        //
        // Go to sleep.
        //
        __WFI();
    e216:	bf30      	wfi
#endif // AM_CMSIS_REGS

    //
    // Restore the interrupt state.
    //
    AM_CRITICAL_END
    e218:	9801      	ldr	r0, [sp, #4]
    e21a:	f7ff fdc9 	bl	ddb0 <am_hal_interrupt_master_set>
}
    e21e:	b002      	add	sp, #8
    e220:	bd10      	pop	{r4, pc}
        SCB->SCR = _VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    e222:	4b05      	ldr	r3, [pc, #20]	; (e238 <am_hal_sysctrl_sleep+0x44>)
    e224:	2004      	movs	r0, #4
    e226:	6118      	str	r0, [r3, #16]
        __WFI();
    e228:	bf30      	wfi
    AM_CRITICAL_END
    e22a:	9801      	ldr	r0, [sp, #4]
    e22c:	f7ff fdc0 	bl	ddb0 <am_hal_interrupt_master_set>
}
    e230:	b002      	add	sp, #8
    e232:	bd10      	pop	{r4, pc}
    e234:	40020000 	.word	0x40020000
    e238:	e000ed00 	.word	0xe000ed00

0000e23c <am_hal_tpiu_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    e23c:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    //
    // TPIU formatter & flush control register.
    //
    TPI->FFCR = 0;
    e23e:	4a24      	ldr	r2, [pc, #144]	; (e2d0 <am_hal_tpiu_enable+0x94>)
    ui32ITMbitrate = psConfig->ui32SetItmBaud;
    e240:	6803      	ldr	r3, [r0, #0]
    TPI->FFCR = 0;
    e242:	2100      	movs	r1, #0
{
    e244:	b084      	sub	sp, #16
    TPI->FFCR = 0;
    e246:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
#endif // AM_CMSIS_REGS

    if ( ui32ITMbitrate )
    e24a:	b33b      	cbz	r3, e29c <am_hal_tpiu_enable+0x60>
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
#if AM_CMSIS_REGS
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    e24c:	2001      	movs	r0, #1
#endif // AM_CMSIS_REGS

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    e24e:	4921      	ldr	r1, [pc, #132]	; (e2d4 <am_hal_tpiu_enable+0x98>)
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    e250:	4c21      	ldr	r4, [pc, #132]	; (e2d8 <am_hal_tpiu_enable+0x9c>)
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    e252:	6050      	str	r0, [r2, #4]
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    e254:	f5a3 4c61 	sub.w	ip, r3, #57600	; 0xe100
        }

        //
        // Get the current HFRC frequency.
        //
        am_hal_clkgen_status_get(&sClkGenStatus);
    e258:	a801      	add	r0, sp, #4
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    e25a:	458c      	cmp	ip, r1
    e25c:	bf98      	it	ls
    e25e:	461c      	movls	r4, r3
        am_hal_clkgen_status_get(&sClkGenStatus);
    e260:	f7ff faca 	bl	d7f8 <am_hal_clkgen_status_get>
        ui32HFRC = sClkGenStatus.ui32SysclkFreq;
    e264:	9b01      	ldr	r3, [sp, #4]

        //
        // Compute the SWO scaler value.
        //
        if ( ui32HFRC != 0xFFFFFFFF )
    e266:	1c5a      	adds	r2, r3, #1
    e268:	d02f      	beq.n	e2ca <am_hal_tpiu_enable+0x8e>
        {
            ui32SWOscaler = ((ui32HFRC / 8) / ui32ITMbitrate) - 1;
    e26a:	08da      	lsrs	r2, r3, #3
    e26c:	fbb2 fef4 	udiv	lr, r2, r4
    e270:	f10e 31ff 	add.w	r1, lr, #4294967295
    e274:	b288      	uxth	r0, r1

#if AM_CMSIS_REGS
        //
        // Set the scaler value.
        //
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    e276:	4a16      	ldr	r2, [pc, #88]	; (e2d0 <am_hal_tpiu_enable+0x94>)

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6MHz) operation.
        //
        MCUCTRL->TPIUCTRL =
    e278:	4918      	ldr	r1, [pc, #96]	; (e2dc <am_hal_tpiu_enable+0xa0>)
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    e27a:	6110      	str	r0, [r2, #16]
        MCUCTRL->TPIUCTRL =
    e27c:	f240 2301 	movw	r3, #513	; 0x201
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    e280:	2402      	movs	r4, #2
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    e282:	2000      	movs	r0, #0
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    e284:	f8c2 40f0 	str.w	r4, [r2, #240]	; 0xf0
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    e288:	f8c2 0f00 	str.w	r0, [r2, #3840]	; 0xf00
        MCUCTRL->TPIUCTRL =
    e28c:	f8c1 3250 	str.w	r3, [r1, #592]	; 0x250
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e290:	f240 20f7 	movw	r0, #759	; 0x2f7
    e294:	f7ff face 	bl	d834 <am_hal_flash_delay>
}
    e298:	b004      	add	sp, #16
    e29a:	bd10      	pop	{r4, pc}
        TPI->ACPR = psConfig->ui32ClockPrescaler;
    e29c:	6904      	ldr	r4, [r0, #16]
    e29e:	6114      	str	r4, [r2, #16]
        TPI->SPPR = psConfig->ui32PinProtocol;
    e2a0:	6883      	ldr	r3, [r0, #8]
    e2a2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    e2a6:	68c1      	ldr	r1, [r0, #12]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    e2a8:	4c0c      	ldr	r4, [pc, #48]	; (e2dc <am_hal_tpiu_enable+0xa0>)
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    e2aa:	3901      	subs	r1, #1
    e2ac:	2301      	movs	r3, #1
    e2ae:	408b      	lsls	r3, r1
    e2b0:	6053      	str	r3, [r2, #4]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    e2b2:	6840      	ldr	r0, [r0, #4]
    e2b4:	f8d4 2250 	ldr.w	r2, [r4, #592]	; 0x250
    e2b8:	4302      	orrs	r2, r0
    e2ba:	f8c4 2250 	str.w	r2, [r4, #592]	; 0x250
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e2be:	f240 20f7 	movw	r0, #759	; 0x2f7
    e2c2:	f7ff fab7 	bl	d834 <am_hal_flash_delay>
}
    e2c6:	b004      	add	sp, #16
    e2c8:	bd10      	pop	{r4, pc}
    e2ca:	2005      	movs	r0, #5
    e2cc:	e7d3      	b.n	e276 <am_hal_tpiu_enable+0x3a>
    e2ce:	bf00      	nop
    e2d0:	e0040000 	.word	0xe0040000
    e2d4:	001da380 	.word	0x001da380
    e2d8:	000f4240 	.word	0x000f4240
    e2dc:	40020000 	.word	0x40020000

0000e2e0 <am_hal_uart_initialize>:
am_hal_uart_initialize(uint32_t ui32Module, void **ppHandle)
{
    //
    // Check that the request module is in range.
    //
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
    e2e0:	2801      	cmp	r0, #1
    e2e2:	d901      	bls.n	e2e8 <am_hal_uart_initialize+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    e2e4:	2005      	movs	r0, #5
    e2e6:	4770      	bx	lr
    }

    //
    // Check for valid arguements.
    //
    if (!ppHandle)
    e2e8:	b169      	cbz	r1, e306 <am_hal_uart_initialize+0x26>
{
    e2ea:	b5f0      	push	{r4, r5, r6, r7, lr}
    }

    //
    // Check if the handle is unallocated.
    //
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
    e2ec:	2264      	movs	r2, #100	; 0x64
    e2ee:	4e0e      	ldr	r6, [pc, #56]	; (e328 <am_hal_uart_initialize+0x48>)
    e2f0:	fb02 f200 	mul.w	r2, r2, r0
    e2f4:	18b4      	adds	r4, r6, r2
    e2f6:	4603      	mov	r3, r0
    e2f8:	78e0      	ldrb	r0, [r4, #3]
    e2fa:	f3c0 0700 	ubfx	r7, r0, #0, #1
    e2fe:	b2fd      	uxtb	r5, r7
    e300:	b11d      	cbz	r5, e30a <am_hal_uart_initialize+0x2a>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    e302:	2007      	movs	r0, #7

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_initialize()
    e304:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return AM_HAL_STATUS_INVALID_ARG;
    e306:	2006      	movs	r0, #6
    e308:	4770      	bx	lr
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
    e30a:	f040 0001 	orr.w	r0, r0, #1
    e30e:	70e0      	strb	r0, [r4, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
    e310:	58b0      	ldr	r0, [r6, r2]
    e312:	f8df e018 	ldr.w	lr, [pc, #24]	; e32c <am_hal_uart_initialize+0x4c>
    e316:	f36e 0017 	bfi	r0, lr, #0, #24
    e31a:	50b0      	str	r0, [r6, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
    e31c:	6263      	str	r3, [r4, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
    e31e:	7127      	strb	r7, [r4, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
    e320:	6625      	str	r5, [r4, #96]	; 0x60
    return AM_HAL_STATUS_SUCCESS;
    e322:	4628      	mov	r0, r5
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
    e324:	600c      	str	r4, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    e326:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e328:	1000196c 	.word	0x1000196c
    e32c:	00ea9e06 	.word	0x00ea9e06

0000e330 <am_hal_uart_deinitialize>:
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *)pHandle;

    //
    // Check the handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e330:	b128      	cbz	r0, e33e <am_hal_uart_deinitialize+0xe>
    e332:	6803      	ldr	r3, [r0, #0]
    e334:	4a07      	ldr	r2, [pc, #28]	; (e354 <am_hal_uart_deinitialize+0x24>)
    e336:	f023 417e 	bic.w	r1, r3, #4261412864	; 0xfe000000
    e33a:	4291      	cmp	r1, r2
    e33c:	d001      	beq.n	e342 <am_hal_uart_deinitialize+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e33e:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_deinitialize()
    e340:	4770      	bx	lr
    pState->prefix.s.bInit = false;
    e342:	78c2      	ldrb	r2, [r0, #3]
    pState->ui32Module = 0;
    e344:	2300      	movs	r3, #0
    pState->prefix.s.bInit = false;
    e346:	f36f 0200 	bfc	r2, #0, #1
    e34a:	70c2      	strb	r2, [r0, #3]
    pState->ui32Module = 0;
    e34c:	6243      	str	r3, [r0, #36]	; 0x24
    pState->sRegState.bValid = false;
    e34e:	7103      	strb	r3, [r0, #4]
    return AM_HAL_STATUS_SUCCESS;
    e350:	4618      	mov	r0, r3
    e352:	4770      	bx	lr
    e354:	01ea9e06 	.word	0x01ea9e06

0000e358 <am_hal_uart_power_control>:
//*****************************************************************************
uint32_t
am_hal_uart_power_control(void *pHandle,
                          am_hal_sysctrl_power_state_e ePowerState,
                          bool bRetainState)
{
    e358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
                                                 ui32Module));

    //
    // Check to make sure this is a valid handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e35c:	6804      	ldr	r4, [r0, #0]
    e35e:	4b36      	ldr	r3, [pc, #216]	; (e438 <am_hal_uart_power_control+0xe0>)
    e360:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
    e364:	429c      	cmp	r4, r3
{
    e366:	b084      	sub	sp, #16
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e368:	d003      	beq.n	e372 <am_hal_uart_power_control+0x1a>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e36a:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_power_control()
    e36c:	b004      	add	sp, #16
    e36e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    uint32_t ui32Module = pState->ui32Module;
    e372:	6a47      	ldr	r7, [r0, #36]	; 0x24
    e374:	4605      	mov	r5, r0
    am_hal_pwrctrl_periph_e eUARTPowerModule = ((am_hal_pwrctrl_periph_e)
    e376:	f107 0008 	add.w	r0, r7, #8
    e37a:	460e      	mov	r6, r1
    e37c:	fa5f f880 	uxtb.w	r8, r0
    switch (ePowerState)
    e380:	b181      	cbz	r1, e3a4 <am_hal_uart_power_control+0x4c>
    e382:	2902      	cmp	r1, #2
    e384:	d80c      	bhi.n	e3a0 <am_hal_uart_power_control+0x48>
            if (bRetainState)
    e386:	b992      	cbnz	r2, e3ae <am_hal_uart_power_control+0x56>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

#if AM_CMSIS_REGS
    UARTn(ui32Module)->IEC = ui32IntMask;
    e388:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
    e38c:	341c      	adds	r4, #28
    e38e:	0325      	lsls	r5, r4, #12
    e390:	f04f 31ff 	mov.w	r1, #4294967295
    e394:	6469      	str	r1, [r5, #68]	; 0x44
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
    e396:	4640      	mov	r0, r8
    e398:	f7ff fe5c 	bl	e054 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
    e39c:	2000      	movs	r0, #0
            break;
    e39e:	e7e5      	b.n	e36c <am_hal_uart_power_control+0x14>
            return AM_HAL_STATUS_INVALID_ARG;
    e3a0:	2006      	movs	r0, #6
    e3a2:	e7e3      	b.n	e36c <am_hal_uart_power_control+0x14>
            if (bRetainState && !pState->sRegState.bValid)
    e3a4:	b322      	cbz	r2, e3f0 <am_hal_uart_power_control+0x98>
    e3a6:	792a      	ldrb	r2, [r5, #4]
    e3a8:	bb42      	cbnz	r2, e3fc <am_hal_uart_power_control+0xa4>
                return AM_HAL_STATUS_INVALID_OPERATION;
    e3aa:	2007      	movs	r0, #7
    e3ac:	e7de      	b.n	e36c <am_hal_uart_power_control+0x14>
                AM_CRITICAL_BEGIN
    e3ae:	f7ff fcfb 	bl	dda8 <am_hal_interrupt_master_disable>
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e3b2:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e3b6:	311c      	adds	r1, #28
    e3b8:	030f      	lsls	r7, r1, #12
                AM_CRITICAL_BEGIN
    e3ba:	9003      	str	r0, [sp, #12]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e3bc:	6a3a      	ldr	r2, [r7, #32]
    e3be:	60aa      	str	r2, [r5, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
    e3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e3c2:	60eb      	str	r3, [r5, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
    e3c4:	6abe      	ldr	r6, [r7, #40]	; 0x28
    e3c6:	612e      	str	r6, [r5, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
    e3c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e3ca:	6168      	str	r0, [r5, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
    e3cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e3ce:	61a9      	str	r1, [r5, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
    e3d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e3d2:	61ea      	str	r2, [r5, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
    e3d4:	6bbf      	ldr	r7, [r7, #56]	; 0x38
    e3d6:	622f      	str	r7, [r5, #32]
                pState->sRegState.bValid = true;
    e3d8:	2301      	movs	r3, #1
                AM_CRITICAL_END
    e3da:	9803      	ldr	r0, [sp, #12]
                pState->sRegState.bValid = true;
    e3dc:	712b      	strb	r3, [r5, #4]
                AM_CRITICAL_END
    e3de:	f7ff fce7 	bl	ddb0 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e3e2:	682e      	ldr	r6, [r5, #0]
    e3e4:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e3e8:	42a0      	cmp	r0, r4
    e3ea:	d1d4      	bne.n	e396 <am_hal_uart_power_control+0x3e>
    uint32_t ui32Module = pState->ui32Module;
    e3ec:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    e3ee:	e7cb      	b.n	e388 <am_hal_uart_power_control+0x30>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e3f0:	4640      	mov	r0, r8
    e3f2:	9201      	str	r2, [sp, #4]
    e3f4:	f7ff fe04 	bl	e000 <am_hal_pwrctrl_periph_enable>
    return AM_HAL_STATUS_SUCCESS;
    e3f8:	9801      	ldr	r0, [sp, #4]
    e3fa:	e7b7      	b.n	e36c <am_hal_uart_power_control+0x14>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e3fc:	4640      	mov	r0, r8
    e3fe:	f7ff fdff 	bl	e000 <am_hal_pwrctrl_periph_enable>
                AM_CRITICAL_BEGIN
    e402:	f7ff fcd1 	bl	dda8 <am_hal_interrupt_master_disable>
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e406:	f507 2380 	add.w	r3, r7, #262144	; 0x40000
    e40a:	331c      	adds	r3, #28
    e40c:	031f      	lsls	r7, r3, #12
    e40e:	68ac      	ldr	r4, [r5, #8]
                AM_CRITICAL_BEGIN
    e410:	9002      	str	r0, [sp, #8]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e412:	623c      	str	r4, [r7, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
    e414:	68e9      	ldr	r1, [r5, #12]
    e416:	6279      	str	r1, [r7, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
    e418:	6928      	ldr	r0, [r5, #16]
    e41a:	62b8      	str	r0, [r7, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
    e41c:	696a      	ldr	r2, [r5, #20]
    e41e:	62fa      	str	r2, [r7, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
    e420:	69ab      	ldr	r3, [r5, #24]
    e422:	633b      	str	r3, [r7, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
    e424:	69ec      	ldr	r4, [r5, #28]
    e426:	637c      	str	r4, [r7, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
    e428:	6a29      	ldr	r1, [r5, #32]
    e42a:	63b9      	str	r1, [r7, #56]	; 0x38
                AM_CRITICAL_END
    e42c:	9802      	ldr	r0, [sp, #8]
                pState->sRegState.bValid = false;
    e42e:	712e      	strb	r6, [r5, #4]
                AM_CRITICAL_END
    e430:	f7ff fcbe 	bl	ddb0 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    e434:	4630      	mov	r0, r6
    e436:	e799      	b.n	e36c <am_hal_uart_power_control+0x14>
    e438:	01ea9e06 	.word	0x01ea9e06

0000e43c <am_hal_uart_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e43c:	6803      	ldr	r3, [r0, #0]
    e43e:	4a69      	ldr	r2, [pc, #420]	; (e5e4 <am_hal_uart_configure+0x1a8>)
    e440:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    e444:	4594      	cmp	ip, r2
    e446:	d001      	beq.n	e44c <am_hal_uart_configure+0x10>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e448:	2002      	movs	r0, #2
    e44a:	4770      	bx	lr
{
    e44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t ui32Module = pState->ui32Module;
    e450:	6a46      	ldr	r6, [r0, #36]	; 0x24
{
    e452:	b084      	sub	sp, #16
    e454:	460d      	mov	r5, r1
    e456:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
    e458:	f7ff fca6 	bl	dda8 <am_hal_interrupt_master_disable>
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e45c:	f506 2180 	add.w	r1, r6, #262144	; 0x40000
    e460:	311c      	adds	r1, #28
    e462:	030f      	lsls	r7, r1, #12
    AM_CRITICAL_BEGIN
    e464:	9001      	str	r0, [sp, #4]
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e466:	6b38      	ldr	r0, [r7, #48]	; 0x30
    e468:	f040 0208 	orr.w	r2, r0, #8
    e46c:	633a      	str	r2, [r7, #48]	; 0x30
    UARTn(ui32Module)->CR |= _VAL2FLD(UART0_CR_CLKSEL, UART0_CR_CLKSEL_24MHZ);
    e46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e470:	f043 0610 	orr.w	r6, r3, #16
    e474:	633e      	str	r6, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e476:	9801      	ldr	r0, [sp, #4]
    e478:	f7ff fc9a 	bl	ddb0 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
    e47c:	f7ff fc94 	bl	dda8 <am_hal_interrupt_master_disable>
    e480:	9002      	str	r0, [sp, #8]
    UARTn(ui32Module)->CR &=
    e482:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e484:	f421 7040 	bic.w	r0, r1, #768	; 0x300
    e488:	f020 0201 	bic.w	r2, r0, #1
    e48c:	633a      	str	r2, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e48e:	9802      	ldr	r0, [sp, #8]
    e490:	f7ff fc8e 	bl	ddb0 <am_hal_interrupt_master_set>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e496:	f3c3 1802 	ubfx	r8, r3, #4, #3
    e49a:	f108 36ff 	add.w	r6, r8, #4294967295
    e49e:	2e03      	cmp	r6, #3
    e4a0:	d846      	bhi.n	e530 <am_hal_uart_configure+0xf4>
    e4a2:	e8df f006 	tbb	[pc, r6]
    e4a6:	020e      	.short	0x020e
    e4a8:	1114      	.short	0x1114
    e4aa:	494f      	ldr	r1, [pc, #316]	; (e5e8 <am_hal_uart_configure+0x1ac>)
            ui32UartClkFreq = 12000000;
    e4ac:	484f      	ldr	r0, [pc, #316]	; (e5ec <am_hal_uart_configure+0x1b0>)
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
    e4ae:	682a      	ldr	r2, [r5, #0]
    e4b0:	0116      	lsls	r6, r2, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    e4b2:	fbb0 f3f6 	udiv	r3, r0, r6
    if (ui32IntegerDivisor == 0)
    e4b6:	b96b      	cbnz	r3, e4d4 <am_hal_uart_configure+0x98>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    e4b8:	484d      	ldr	r0, [pc, #308]	; (e5f0 <am_hal_uart_configure+0x1b4>)
        *pui32ActualBaud = 0;
    e4ba:	6623      	str	r3, [r4, #96]	; 0x60
} // am_hal_uart_configure()
    e4bc:	b004      	add	sp, #16
    e4be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e4c2:	494c      	ldr	r1, [pc, #304]	; (e5f4 <am_hal_uart_configure+0x1b8>)
            ui32UartClkFreq = 24000000;
    e4c4:	484c      	ldr	r0, [pc, #304]	; (e5f8 <am_hal_uart_configure+0x1bc>)
    e4c6:	e7f2      	b.n	e4ae <am_hal_uart_configure+0x72>
    e4c8:	494c      	ldr	r1, [pc, #304]	; (e5fc <am_hal_uart_configure+0x1c0>)
            ui32UartClkFreq = 3000000;
    e4ca:	484d      	ldr	r0, [pc, #308]	; (e600 <am_hal_uart_configure+0x1c4>)
    e4cc:	e7ef      	b.n	e4ae <am_hal_uart_configure+0x72>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e4ce:	494d      	ldr	r1, [pc, #308]	; (e604 <am_hal_uart_configure+0x1c8>)
            ui32UartClkFreq = 6000000;
    e4d0:	484d      	ldr	r0, [pc, #308]	; (e608 <am_hal_uart_configure+0x1cc>)
    e4d2:	e7ec      	b.n	e4ae <am_hal_uart_configure+0x72>
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    e4d4:	fbb1 f1f6 	udiv	r1, r1, r6
    e4d8:	eba1 1283 	sub.w	r2, r1, r3, lsl #6
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e4dc:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e4de:	eb02 1603 	add.w	r6, r2, r3, lsl #4
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e4e2:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e4e4:	fbb0 f0f6 	udiv	r0, r0, r6
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
    e4e8:	62ba      	str	r2, [r7, #40]	; 0x28
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e4ea:	6620      	str	r0, [r4, #96]	; 0x60
    UARTn(ui32Module)->CR   |= psConfig->ui32FlowControl;
    e4ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e4ee:	6929      	ldr	r1, [r5, #16]
    e4f0:	430b      	orrs	r3, r1
    e4f2:	633b      	str	r3, [r7, #48]	; 0x30
    UARTn(ui32Module)->IFLS  = psConfig->ui32FifoLevels;
    e4f4:	696a      	ldr	r2, [r5, #20]
    e4f6:	637a      	str	r2, [r7, #52]	; 0x34
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e4f8:	686e      	ldr	r6, [r5, #4]
    e4fa:	68a8      	ldr	r0, [r5, #8]
                                psConfig->ui32StopBits   |
    e4fc:	68e9      	ldr	r1, [r5, #12]
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e4fe:	4306      	orrs	r6, r0
                                psConfig->ui32StopBits   |
    e500:	f046 0310 	orr.w	r3, r6, #16
    e504:	430b      	orrs	r3, r1
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e506:	62fb      	str	r3, [r7, #44]	; 0x2c
    AM_CRITICAL_BEGIN
    e508:	f7ff fc4e 	bl	dda8 <am_hal_interrupt_master_disable>
    e50c:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR   |=
    e50e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    e510:	f442 7640 	orr.w	r6, r2, #768	; 0x300
    e514:	f046 0001 	orr.w	r0, r6, #1
    e518:	6338      	str	r0, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e51a:	9803      	ldr	r0, [sp, #12]
    e51c:	f7ff fc48 	bl	ddb0 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e520:	6827      	ldr	r7, [r4, #0]
    e522:	4930      	ldr	r1, [pc, #192]	; (e5e4 <am_hal_uart_configure+0x1a8>)
    e524:	f027 467e 	bic.w	r6, r7, #4261412864	; 0xfe000000
    e528:	428e      	cmp	r6, r1
    e52a:	d005      	beq.n	e538 <am_hal_uart_configure+0xfc>
    return AM_HAL_STATUS_SUCCESS;
    e52c:	2000      	movs	r0, #0
    e52e:	e7c5      	b.n	e4bc <am_hal_uart_configure+0x80>
            *pui32ActualBaud = 0;
    e530:	2600      	movs	r6, #0
    e532:	6626      	str	r6, [r4, #96]	; 0x60
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
    e534:	4835      	ldr	r0, [pc, #212]	; (e60c <am_hal_uart_configure+0x1d0>)
    e536:	e7c1      	b.n	e4bc <am_hal_uart_configure+0x80>
    buffer_configure(pHandle,
    e538:	69a9      	ldr	r1, [r5, #24]
    e53a:	6a2f      	ldr	r7, [r5, #32]
    e53c:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
    if (pui8TxBuffer && ui32TxBufferSize)
    e540:	b109      	cbz	r1, e546 <am_hal_uart_configure+0x10a>
    buffer_configure(pHandle,
    e542:	69eb      	ldr	r3, [r5, #28]
    if (pui8TxBuffer && ui32TxBufferSize)
    e544:	b9f3      	cbnz	r3, e584 <am_hal_uart_configure+0x148>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e546:	6a65      	ldr	r5, [r4, #36]	; 0x24
    e548:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
    e54c:	331c      	adds	r3, #28
    e54e:	031e      	lsls	r6, r3, #12
        pState->bEnableTxQueue = false;
    e550:	f04f 0e00 	mov.w	lr, #0
    e554:	f884 e028 	strb.w	lr, [r4, #40]	; 0x28
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e558:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e55a:	f022 0020 	bic.w	r0, r2, #32
    e55e:	63b0      	str	r0, [r6, #56]	; 0x38
    if (pui8RxBuffer && ui32RxBufferSize)
    e560:	b117      	cbz	r7, e568 <am_hal_uart_configure+0x12c>
    e562:	f1b8 0f00 	cmp.w	r8, #0
    e566:	d123      	bne.n	e5b0 <am_hal_uart_configure+0x174>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e568:	6827      	ldr	r7, [r4, #0]
    e56a:	491e      	ldr	r1, [pc, #120]	; (e5e4 <am_hal_uart_configure+0x1a8>)
    e56c:	f027 457e 	bic.w	r5, r7, #4261412864	; 0xfe000000
        pState->bEnableRxQueue = false;
    e570:	2000      	movs	r0, #0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e572:	428d      	cmp	r5, r1
        pState->bEnableRxQueue = false;
    e574:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e578:	d1d8      	bne.n	e52c <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e57a:	6bb4      	ldr	r4, [r6, #56]	; 0x38
    e57c:	f024 0350 	bic.w	r3, r4, #80	; 0x50
    e580:	63b3      	str	r3, [r6, #56]	; 0x38
    e582:	e79b      	b.n	e4bc <am_hal_uart_configure+0x80>
        pState->bEnableTxQueue = true;
    e584:	2201      	movs	r2, #1
    e586:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
    e58a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    e58e:	f000 fd49 	bl	f024 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e592:	6821      	ldr	r1, [r4, #0]
    e594:	f021 457e 	bic.w	r5, r1, #4261412864	; 0xfe000000
    e598:	42b5      	cmp	r5, r6
    e59a:	d1c7      	bne.n	e52c <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e59c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e59e:	f503 2680 	add.w	r6, r3, #262144	; 0x40000
    e5a2:	361c      	adds	r6, #28
    e5a4:	0336      	lsls	r6, r6, #12
    e5a6:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e5a8:	f042 0020 	orr.w	r0, r2, #32
    e5ac:	63b0      	str	r0, [r6, #56]	; 0x38
    e5ae:	e7d7      	b.n	e560 <am_hal_uart_configure+0x124>
        pState->bEnableRxQueue = true;
    e5b0:	2201      	movs	r2, #1
    e5b2:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
    e5b6:	f104 0048 	add.w	r0, r4, #72	; 0x48
    e5ba:	4643      	mov	r3, r8
    e5bc:	4639      	mov	r1, r7
    e5be:	f000 fd31 	bl	f024 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e5c2:	6826      	ldr	r6, [r4, #0]
    e5c4:	4a07      	ldr	r2, [pc, #28]	; (e5e4 <am_hal_uart_configure+0x1a8>)
    e5c6:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e5ca:	4290      	cmp	r0, r2
    e5cc:	d1ae      	bne.n	e52c <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e5ce:	6a67      	ldr	r7, [r4, #36]	; 0x24
    e5d0:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e5d4:	311c      	adds	r1, #28
    e5d6:	030d      	lsls	r5, r1, #12
    return AM_HAL_STATUS_SUCCESS;
    e5d8:	2000      	movs	r0, #0
    UARTn(ui32Module)->IER |= ui32IntMask;
    e5da:	6bac      	ldr	r4, [r5, #56]	; 0x38
    e5dc:	f044 0350 	orr.w	r3, r4, #80	; 0x50
    e5e0:	63ab      	str	r3, [r5, #56]	; 0x38
    e5e2:	e76b      	b.n	e4bc <am_hal_uart_configure+0x80>
    e5e4:	01ea9e06 	.word	0x01ea9e06
    e5e8:	2dc6c000 	.word	0x2dc6c000
    e5ec:	00b71b00 	.word	0x00b71b00
    e5f0:	08000003 	.word	0x08000003
    e5f4:	5b8d8000 	.word	0x5b8d8000
    e5f8:	016e3600 	.word	0x016e3600
    e5fc:	0b71b000 	.word	0x0b71b000
    e600:	002dc6c0 	.word	0x002dc6c0
    e604:	16e36000 	.word	0x16e36000
    e608:	005b8d80 	.word	0x005b8d80
    e60c:	08000002 	.word	0x08000002

0000e610 <am_hal_uart_transfer>:
{
    e610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e614:	680e      	ldr	r6, [r1, #0]
{
    e616:	b091      	sub	sp, #68	; 0x44
    e618:	4680      	mov	r8, r0
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e61a:	b14e      	cbz	r6, e630 <am_hal_uart_transfer+0x20>
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e61c:	2e01      	cmp	r6, #1
    return AM_HAL_STATUS_INVALID_OPERATION;
    e61e:	bf18      	it	ne
    e620:	f04f 0b07 	movne.w	fp, #7
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e624:	f000 80f6 	beq.w	e814 <am_hal_uart_transfer+0x204>
} // am_hal_uart_transfer()
    e628:	4658      	mov	r0, fp
    e62a:	b011      	add	sp, #68	; 0x44
    e62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return write_timeout(pHandle,
    e630:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e634:	684c      	ldr	r4, [r1, #4]
    e636:	9401      	str	r4, [sp, #4]
    e638:	688d      	ldr	r5, [r1, #8]
    e63a:	f8d1 a010 	ldr.w	sl, [r1, #16]
    if (ui32TimeoutMs == 0)
    e63e:	f1bb 0f00 	cmp.w	fp, #0
    e642:	f000 8107 	beq.w	e854 <am_hal_uart_transfer+0x244>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e646:	2d00      	cmp	r5, #0
    e648:	f000 8393 	beq.w	ed72 <am_hal_uart_transfer+0x762>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e64c:	2800      	cmp	r0, #0
    e64e:	f000 80df 	beq.w	e810 <am_hal_uart_transfer+0x200>
    e652:	6807      	ldr	r7, [r0, #0]
    e654:	497e      	ldr	r1, [pc, #504]	; (e850 <am_hal_uart_transfer+0x240>)
    e656:	f027 497e 	bic.w	r9, r7, #4261412864	; 0xfe000000
    e65a:	4589      	cmp	r9, r1
    e65c:	d00a      	beq.n	e674 <am_hal_uart_transfer+0x64>
            if (pui32NumBytesWritten)
    e65e:	f1ba 0f00 	cmp.w	sl, #0
    e662:	d001      	beq.n	e668 <am_hal_uart_transfer+0x58>
                *pui32NumBytesWritten = i;
    e664:	f8ca 6000 	str.w	r6, [sl]
    e668:	f04f 0b02 	mov.w	fp, #2
} // am_hal_uart_transfer()
    e66c:	4658      	mov	r0, fp
    e66e:	b011      	add	sp, #68	; 0x44
    e670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e674:	302c      	adds	r0, #44	; 0x2c
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e676:	4637      	mov	r7, r6
    e678:	4621      	mov	r1, r4
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e67a:	9002      	str	r0, [sp, #8]
    if (pState->bEnableTxQueue)
    e67c:	f898 2028 	ldrb.w	r2, [r8, #40]	; 0x28
    e680:	2a00      	cmp	r2, #0
    e682:	f040 822c 	bne.w	eade <am_hal_uart_transfer+0x4ce>
    uint32_t ui32Module = pState->ui32Module;
    e686:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e68a:	2d00      	cmp	r5, #0
    e68c:	f000 80a1 	beq.w	e7d2 <am_hal_uart_transfer+0x1c2>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e690:	f503 2480 	add.w	r4, r3, #262144	; 0x40000
    e694:	341c      	adds	r4, #28
    e696:	0322      	lsls	r2, r4, #12
    e698:	6990      	ldr	r0, [r2, #24]
    e69a:	f3c0 1440 	ubfx	r4, r0, #5, #1
    e69e:	2c00      	cmp	r4, #0
    e6a0:	f040 80a3 	bne.w	e7ea <am_hal_uart_transfer+0x1da>
    e6a4:	1e6b      	subs	r3, r5, #1
    e6a6:	f013 0e07 	ands.w	lr, r3, #7
    e6aa:	f101 3cff 	add.w	ip, r1, #4294967295
    e6ae:	d048      	beq.n	e742 <am_hal_uart_transfer+0x132>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6b0:	780c      	ldrb	r4, [r1, #0]
    e6b2:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6b4:	6993      	ldr	r3, [r2, #24]
    e6b6:	069b      	lsls	r3, r3, #26
    e6b8:	468c      	mov	ip, r1
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ba:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6be:	f100 8085 	bmi.w	e7cc <am_hal_uart_transfer+0x1bc>
    e6c2:	45a6      	cmp	lr, r4
    e6c4:	d03d      	beq.n	e742 <am_hal_uart_transfer+0x132>
    e6c6:	f1be 0f02 	cmp.w	lr, #2
    e6ca:	d032      	beq.n	e732 <am_hal_uart_transfer+0x122>
    e6cc:	f1be 0f03 	cmp.w	lr, #3
    e6d0:	d027      	beq.n	e722 <am_hal_uart_transfer+0x112>
    e6d2:	f1be 0f04 	cmp.w	lr, #4
    e6d6:	d01c      	beq.n	e712 <am_hal_uart_transfer+0x102>
    e6d8:	f1be 0f05 	cmp.w	lr, #5
    e6dc:	d011      	beq.n	e702 <am_hal_uart_transfer+0xf2>
    e6de:	f1be 0f06 	cmp.w	lr, #6
    e6e2:	d006      	beq.n	e6f2 <am_hal_uart_transfer+0xe2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6e4:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e6e8:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6ea:	6990      	ldr	r0, [r2, #24]
    e6ec:	0681      	lsls	r1, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ee:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6f0:	d46c      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6f2:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e6f6:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6f8:	6991      	ldr	r1, [r2, #24]
    e6fa:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6fc:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e700:	d464      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e702:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e706:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e708:	6993      	ldr	r3, [r2, #24]
    e70a:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e70c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e710:	d45c      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e712:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e716:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e718:	6990      	ldr	r0, [r2, #24]
    e71a:	0683      	lsls	r3, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e71c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e720:	d454      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e722:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e726:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e728:	6991      	ldr	r1, [r2, #24]
    e72a:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e72c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e730:	d44c      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e732:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e736:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e738:	6993      	ldr	r3, [r2, #24]
    e73a:	069b      	lsls	r3, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e73c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e740:	d444      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e742:	3401      	adds	r4, #1
    e744:	f89c 1001 	ldrb.w	r1, [ip, #1]
    e748:	6011      	str	r1, [r2, #0]
    while (i < ui32NumBytes)
    e74a:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e74c:	4620      	mov	r0, r4
    e74e:	f10c 0e01 	add.w	lr, ip, #1
    while (i < ui32NumBytes)
    e752:	f000 81c2 	beq.w	eada <am_hal_uart_transfer+0x4ca>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e756:	6993      	ldr	r3, [r2, #24]
    e758:	0699      	lsls	r1, r3, #26
    e75a:	d437      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e75c:	f89e 1001 	ldrb.w	r1, [lr, #1]
    e760:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e762:	6993      	ldr	r3, [r2, #24]
    e764:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e766:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e76a:	d42f      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e76c:	f89c 4003 	ldrb.w	r4, [ip, #3]
    e770:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e772:	6991      	ldr	r1, [r2, #24]
    e774:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e776:	f100 0402 	add.w	r4, r0, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e77a:	d427      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e77c:	f89c 3004 	ldrb.w	r3, [ip, #4]
    e780:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e782:	6991      	ldr	r1, [r2, #24]
    e784:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e786:	f100 0403 	add.w	r4, r0, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e78a:	d41f      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e78c:	f89c 4005 	ldrb.w	r4, [ip, #5]
    e790:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e792:	6993      	ldr	r3, [r2, #24]
    e794:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e796:	f100 0404 	add.w	r4, r0, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e79a:	d417      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e79c:	f89c 1006 	ldrb.w	r1, [ip, #6]
    e7a0:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e7a2:	6993      	ldr	r3, [r2, #24]
    e7a4:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e7a6:	f100 0405 	add.w	r4, r0, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e7aa:	d40f      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e7ac:	f89c 4007 	ldrb.w	r4, [ip, #7]
    e7b0:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e7b2:	6991      	ldr	r1, [r2, #24]
    e7b4:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e7b6:	f100 0406 	add.w	r4, r0, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e7ba:	d407      	bmi.n	e7cc <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e7bc:	f81c 3f08 	ldrb.w	r3, [ip, #8]!
    e7c0:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e7c2:	6991      	ldr	r1, [r2, #24]
    e7c4:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e7c6:	f100 0407 	add.w	r4, r0, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e7ca:	d5ba      	bpl.n	e742 <am_hal_uart_transfer+0x132>
        if (ui32RemainingBytes)
    e7cc:	1b2d      	subs	r5, r5, r4
        i += ui32BytesWritten;
    e7ce:	4426      	add	r6, r4
        if (ui32RemainingBytes)
    e7d0:	d10b      	bne.n	e7ea <am_hal_uart_transfer+0x1da>
    if (pui32NumBytesWritten)
    e7d2:	f1ba 0f00 	cmp.w	sl, #0
    e7d6:	f000 817d 	beq.w	ead4 <am_hal_uart_transfer+0x4c4>
    return AM_HAL_STATUS_SUCCESS;
    e7da:	f04f 0b00 	mov.w	fp, #0
} // am_hal_uart_transfer()
    e7de:	4658      	mov	r0, fp
        *pui32NumBytesWritten = i;
    e7e0:	f8ca 6000 	str.w	r6, [sl]
} // am_hal_uart_transfer()
    e7e4:	b011      	add	sp, #68	; 0x44
    e7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e7ea:	2001      	movs	r0, #1
    e7ec:	f7ff f822 	bl	d834 <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e7f0:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e7f4:	bf18      	it	ne
    e7f6:	3701      	addne	r7, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e7f8:	45bb      	cmp	fp, r7
    e7fa:	d9ea      	bls.n	e7d2 <am_hal_uart_transfer+0x1c2>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e7fc:	f8d8 4000 	ldr.w	r4, [r8]
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e800:	9901      	ldr	r1, [sp, #4]
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e802:	f024 407e 	bic.w	r0, r4, #4261412864	; 0xfe000000
    e806:	4548      	cmp	r0, r9
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e808:	4431      	add	r1, r6
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e80a:	f47f af28 	bne.w	e65e <am_hal_uart_transfer+0x4e>
    e80e:	e735      	b.n	e67c <am_hal_uart_transfer+0x6c>
    e810:	4606      	mov	r6, r0
    e812:	e724      	b.n	e65e <am_hal_uart_transfer+0x4e>
        return read_timeout(pHandle,
    e814:	684b      	ldr	r3, [r1, #4]
    e816:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e81a:	688c      	ldr	r4, [r1, #8]
    e81c:	690f      	ldr	r7, [r1, #16]
    e81e:	4699      	mov	r9, r3
    if (ui32TimeoutMs == 0)
    e820:	f1bb 0f00 	cmp.w	fp, #0
    e824:	f000 80c9 	beq.w	e9ba <am_hal_uart_transfer+0x3aa>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e828:	2c00      	cmp	r4, #0
    e82a:	f000 8150 	beq.w	eace <am_hal_uart_transfer+0x4be>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e82e:	b130      	cbz	r0, e83e <am_hal_uart_transfer+0x22e>
    e830:	6800      	ldr	r0, [r0, #0]
    e832:	4a07      	ldr	r2, [pc, #28]	; (e850 <am_hal_uart_transfer+0x240>)
    e834:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    e838:	4291      	cmp	r1, r2
    e83a:	f000 8186 	beq.w	eb4a <am_hal_uart_transfer+0x53a>
    e83e:	2500      	movs	r5, #0
        return AM_HAL_STATUS_INVALID_HANDLE;
    e840:	f04f 0b02 	mov.w	fp, #2
            if (pui32NumBytesRead)
    e844:	2f00      	cmp	r7, #0
    e846:	f43f aeef 	beq.w	e628 <am_hal_uart_transfer+0x18>
                *pui32NumBytesRead = i;
    e84a:	603d      	str	r5, [r7, #0]
    e84c:	e6ec      	b.n	e628 <am_hal_uart_transfer+0x18>
    e84e:	bf00      	nop
    e850:	01ea9e06 	.word	0x01ea9e06
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e854:	2800      	cmp	r0, #0
    e856:	f43f af07 	beq.w	e668 <am_hal_uart_transfer+0x58>
    e85a:	6807      	ldr	r7, [r0, #0]
    e85c:	4cac      	ldr	r4, [pc, #688]	; (eb10 <am_hal_uart_transfer+0x500>)
    e85e:	f027 437e 	bic.w	r3, r7, #4261412864	; 0xfe000000
    e862:	42a3      	cmp	r3, r4
    e864:	f47f af00 	bne.w	e668 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesWritten)
    e868:	f1ba 0f00 	cmp.w	sl, #0
    e86c:	d001      	beq.n	e872 <am_hal_uart_transfer+0x262>
        *pui32NumBytesWritten = 0;
    e86e:	f8ca b000 	str.w	fp, [sl]
    if (ui32NumBytes == 0)
    e872:	2d00      	cmp	r5, #0
    e874:	f000 812e 	beq.w	ead4 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableTxQueue)
    e878:	f898 4028 	ldrb.w	r4, [r8, #40]	; 0x28
    e87c:	2c00      	cmp	r4, #0
    e87e:	f040 8290 	bne.w	eda2 <am_hal_uart_transfer+0x792>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e882:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    e886:	f500 2180 	add.w	r1, r0, #262144	; 0x40000
    e88a:	311c      	adds	r1, #28
    e88c:	030a      	lsls	r2, r1, #12
    e88e:	6996      	ldr	r6, [r2, #24]
    e890:	f3c6 1740 	ubfx	r7, r6, #5, #1
    e894:	2f00      	cmp	r7, #0
    e896:	f040 8089 	bne.w	e9ac <am_hal_uart_transfer+0x39c>
    e89a:	f105 38ff 	add.w	r8, r5, #4294967295
    e89e:	9b01      	ldr	r3, [sp, #4]
    e8a0:	f018 0007 	ands.w	r0, r8, #7
    e8a4:	463c      	mov	r4, r7
    e8a6:	f103 31ff 	add.w	r1, r3, #4294967295
    e8aa:	d042      	beq.n	e932 <am_hal_uart_transfer+0x322>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8ac:	781e      	ldrb	r6, [r3, #0]
    e8ae:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8b0:	6997      	ldr	r7, [r2, #24]
    e8b2:	4619      	mov	r1, r3
    e8b4:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8b6:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8ba:	d477      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
    e8bc:	42a0      	cmp	r0, r4
    e8be:	d038      	beq.n	e932 <am_hal_uart_transfer+0x322>
    e8c0:	2802      	cmp	r0, #2
    e8c2:	d02e      	beq.n	e922 <am_hal_uart_transfer+0x312>
    e8c4:	2803      	cmp	r0, #3
    e8c6:	d024      	beq.n	e912 <am_hal_uart_transfer+0x302>
    e8c8:	2804      	cmp	r0, #4
    e8ca:	d01a      	beq.n	e902 <am_hal_uart_transfer+0x2f2>
    e8cc:	2805      	cmp	r0, #5
    e8ce:	d010      	beq.n	e8f2 <am_hal_uart_transfer+0x2e2>
    e8d0:	2806      	cmp	r0, #6
    e8d2:	d006      	beq.n	e8e2 <am_hal_uart_transfer+0x2d2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e8d8:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8da:	6990      	ldr	r0, [r2, #24]
    e8dc:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8de:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8e0:	d464      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8e2:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e8e6:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8e8:	6997      	ldr	r7, [r2, #24]
    e8ea:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8ec:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8f0:	d45c      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8f2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e8f6:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8f8:	6990      	ldr	r0, [r2, #24]
    e8fa:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8fc:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e900:	d454      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e902:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e906:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e908:	6997      	ldr	r7, [r2, #24]
    e90a:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e90c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e910:	d44c      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e912:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e916:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e918:	6990      	ldr	r0, [r2, #24]
    e91a:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e91c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e920:	d444      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e922:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e926:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e928:	6997      	ldr	r7, [r2, #24]
    e92a:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e92c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e930:	d43c      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e932:	3401      	adds	r4, #1
    e934:	784b      	ldrb	r3, [r1, #1]
    e936:	6013      	str	r3, [r2, #0]
    while (i < ui32NumBytes)
    e938:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e93a:	4623      	mov	r3, r4
    e93c:	f101 0001 	add.w	r0, r1, #1
    while (i < ui32NumBytes)
    e940:	d034      	beq.n	e9ac <am_hal_uart_transfer+0x39c>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e942:	6996      	ldr	r6, [r2, #24]
    e944:	06b6      	lsls	r6, r6, #26
    e946:	d431      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e948:	7847      	ldrb	r7, [r0, #1]
    e94a:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e94c:	6990      	ldr	r0, [r2, #24]
    e94e:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e950:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e954:	d42a      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e956:	78cc      	ldrb	r4, [r1, #3]
    e958:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e95a:	6996      	ldr	r6, [r2, #24]
    e95c:	06b7      	lsls	r7, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e95e:	f103 0402 	add.w	r4, r3, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e962:	d423      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e964:	790f      	ldrb	r7, [r1, #4]
    e966:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e968:	6990      	ldr	r0, [r2, #24]
    e96a:	0686      	lsls	r6, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e96c:	f103 0403 	add.w	r4, r3, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e970:	d41c      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e972:	794c      	ldrb	r4, [r1, #5]
    e974:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e976:	6996      	ldr	r6, [r2, #24]
    e978:	06b0      	lsls	r0, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e97a:	f103 0404 	add.w	r4, r3, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e97e:	d415      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e980:	798f      	ldrb	r7, [r1, #6]
    e982:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e984:	6990      	ldr	r0, [r2, #24]
    e986:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e988:	f103 0405 	add.w	r4, r3, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e98c:	d40e      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e98e:	79cc      	ldrb	r4, [r1, #7]
    e990:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e992:	6996      	ldr	r6, [r2, #24]
    e994:	06b6      	lsls	r6, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e996:	f103 0406 	add.w	r4, r3, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e99a:	d407      	bmi.n	e9ac <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e99c:	f811 7f08 	ldrb.w	r7, [r1, #8]!
    e9a0:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e9a2:	6990      	ldr	r0, [r2, #24]
    e9a4:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e9a6:	f103 0407 	add.w	r4, r3, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e9aa:	d5c2      	bpl.n	e932 <am_hal_uart_transfer+0x322>
    if (pui32NumBytesWritten)
    e9ac:	f1ba 0f00 	cmp.w	sl, #0
    e9b0:	f000 8090 	beq.w	ead4 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesWritten = ui32BytesTransferred;
    e9b4:	f8ca 4000 	str.w	r4, [sl]
    e9b8:	e636      	b.n	e628 <am_hal_uart_transfer+0x18>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9ba:	2800      	cmp	r0, #0
    e9bc:	f43f ae54 	beq.w	e668 <am_hal_uart_transfer+0x58>
    e9c0:	6805      	ldr	r5, [r0, #0]
    e9c2:	4e53      	ldr	r6, [pc, #332]	; (eb10 <am_hal_uart_transfer+0x500>)
    e9c4:	f025 4c7e 	bic.w	ip, r5, #4261412864	; 0xfe000000
    e9c8:	45b4      	cmp	ip, r6
    e9ca:	f47f ae4d 	bne.w	e668 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesRead)
    e9ce:	b10f      	cbz	r7, e9d4 <am_hal_uart_transfer+0x3c4>
        *pui32NumBytesRead = 0;
    e9d0:	f8c7 b000 	str.w	fp, [r7]
    if (ui32NumBytes == 0)
    e9d4:	2c00      	cmp	r4, #0
    e9d6:	d07d      	beq.n	ead4 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableRxQueue)
    e9d8:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    e9dc:	2800      	cmp	r0, #0
    e9de:	f040 8213 	bne.w	ee08 <am_hal_uart_transfer+0x7f8>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9e2:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    e9e6:	f503 2180 	add.w	r1, r3, #262144	; 0x40000
    e9ea:	311c      	adds	r1, #28
    e9ec:	0309      	lsls	r1, r1, #12
    e9ee:	698a      	ldr	r2, [r1, #24]
    e9f0:	f3c2 1500 	ubfx	r5, r2, #4, #1
    e9f4:	2d00      	cmp	r5, #0
    e9f6:	f040 8287 	bne.w	ef08 <am_hal_uart_transfer+0x8f8>
            ui32ReadData = UARTn(ui32Module)->DR;
    e9fa:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e9fc:	f413 6a70 	ands.w	sl, r3, #3840	; 0xf00
    ea00:	f040 81cc 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
    ea04:	1e66      	subs	r6, r4, #1
    ea06:	f016 0203 	ands.w	r2, r6, #3
    ea0a:	4655      	mov	r5, sl
    ea0c:	f109 30ff 	add.w	r0, r9, #4294967295
    ea10:	d02b      	beq.n	ea6a <am_hal_uart_transfer+0x45a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea12:	f889 3000 	strb.w	r3, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea16:	698b      	ldr	r3, [r1, #24]
    ea18:	06de      	lsls	r6, r3, #27
    ea1a:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea1c:	f04f 0501 	mov.w	r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea20:	f53f af10 	bmi.w	e844 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea24:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea26:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ea2a:	f040 81b7 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
    ea2e:	42aa      	cmp	r2, r5
    ea30:	d01b      	beq.n	ea6a <am_hal_uart_transfer+0x45a>
    ea32:	2a02      	cmp	r2, #2
    ea34:	d00c      	beq.n	ea50 <am_hal_uart_transfer+0x440>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea36:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea3a:	698e      	ldr	r6, [r1, #24]
    ea3c:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea3e:	f04f 0502 	mov.w	r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea42:	f53f aeff 	bmi.w	e844 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea46:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea48:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ea4c:	f040 81a6 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea50:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea54:	698a      	ldr	r2, [r1, #24]
    ea56:	06d3      	lsls	r3, r2, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea58:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea5c:	f53f aef2 	bmi.w	e844 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea60:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea62:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ea66:	f040 8199 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea6a:	3501      	adds	r5, #1
    while (i < ui32NumBytes)
    ea6c:	42ac      	cmp	r4, r5
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea6e:	7043      	strb	r3, [r0, #1]
    ea70:	f100 0601 	add.w	r6, r0, #1
    ea74:	462b      	mov	r3, r5
    while (i < ui32NumBytes)
    ea76:	f43f aee5 	beq.w	e844 <am_hal_uart_transfer+0x234>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea7a:	698a      	ldr	r2, [r1, #24]
    ea7c:	06d2      	lsls	r2, r2, #27
    ea7e:	f53f aee1 	bmi.w	e844 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea82:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea84:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea88:	f040 8188 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea8c:	7072      	strb	r2, [r6, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea8e:	698e      	ldr	r6, [r1, #24]
    ea90:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea92:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea96:	f53f aed5 	bmi.w	e844 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea9a:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea9c:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eaa0:	f040 817c 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eaa4:	70c2      	strb	r2, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eaa6:	698e      	ldr	r6, [r1, #24]
    eaa8:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eaaa:	f103 0502 	add.w	r5, r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eaae:	f53f aec9 	bmi.w	e844 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    eab2:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eab4:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eab8:	f040 8170 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eabc:	f800 2f04 	strb.w	r2, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eac0:	698e      	ldr	r6, [r1, #24]
    eac2:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eac4:	f103 0503 	add.w	r5, r3, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eac8:	f53f aebc 	bmi.w	e844 <am_hal_uart_transfer+0x234>
    eacc:	e7c8      	b.n	ea60 <am_hal_uart_transfer+0x450>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    eace:	4625      	mov	r5, r4
    if (pui32NumBytesRead)
    ead0:	b107      	cbz	r7, ead4 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesRead = i;
    ead2:	603d      	str	r5, [r7, #0]
    return AM_HAL_STATUS_SUCCESS;
    ead4:	f04f 0b00 	mov.w	fp, #0
    ead8:	e5a6      	b.n	e628 <am_hal_uart_transfer+0x18>
        i += ui32BytesWritten;
    eada:	442e      	add	r6, r5
    eadc:	e679      	b.n	e7d2 <am_hal_uart_transfer+0x1c2>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    eade:	f8d8 0038 	ldr.w	r0, [r8, #56]	; 0x38
    eae2:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
    eae6:	1a84      	subs	r4, r0, r2
                                 ui32NumBytes : ui32BufferSpace);
    eae8:	42ac      	cmp	r4, r5
    eaea:	bf28      	it	cs
    eaec:	462c      	movcs	r4, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eaee:	4622      	mov	r2, r4
    eaf0:	9802      	ldr	r0, [sp, #8]
    eaf2:	f000 faa3 	bl	f03c <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    eaf6:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    eafa:	9303      	str	r3, [sp, #12]
    AM_CRITICAL_BEGIN
    eafc:	f7ff f954 	bl	dda8 <am_hal_interrupt_master_disable>
    eb00:	9903      	ldr	r1, [sp, #12]
    eb02:	9008      	str	r0, [sp, #32]
    eb04:	f501 2280 	add.w	r2, r1, #262144	; 0x40000
    eb08:	321c      	adds	r2, #28
    eb0a:	0313      	lsls	r3, r2, #12
    eb0c:	9303      	str	r3, [sp, #12]
    eb0e:	e010      	b.n	eb32 <am_hal_uart_transfer+0x522>
    eb10:	01ea9e06 	.word	0x01ea9e06
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb14:	f000 fb96 	bl	f244 <am_hal_queue_item_get>
    eb18:	b198      	cbz	r0, eb42 <am_hal_uart_transfer+0x532>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb1a:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    eb1e:	f502 2380 	add.w	r3, r2, #262144	; 0x40000
    eb22:	331c      	adds	r3, #28
    eb24:	0318      	lsls	r0, r3, #12
    eb26:	6981      	ldr	r1, [r0, #24]
    eb28:	068a      	lsls	r2, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb2a:	bf5c      	itt	pl
    eb2c:	f89d 201c 	ldrbpl.w	r2, [sp, #28]
    eb30:	6002      	strpl	r2, [r0, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb32:	9b03      	ldr	r3, [sp, #12]
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb34:	9802      	ldr	r0, [sp, #8]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb36:	699b      	ldr	r3, [r3, #24]
    eb38:	069b      	lsls	r3, r3, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb3a:	f04f 0201 	mov.w	r2, #1
    eb3e:	a907      	add	r1, sp, #28
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb40:	d5e8      	bpl.n	eb14 <am_hal_uart_transfer+0x504>
    AM_CRITICAL_END
    eb42:	9808      	ldr	r0, [sp, #32]
    eb44:	f7ff f934 	bl	ddb0 <am_hal_interrupt_master_set>
    eb48:	e640      	b.n	e7cc <am_hal_uart_transfer+0x1bc>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    eb4a:	2600      	movs	r6, #0
    eb4c:	469a      	mov	sl, r3
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    eb4e:	f108 0348 	add.w	r3, r8, #72	; 0x48
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    eb52:	9101      	str	r1, [sp, #4]
    eb54:	4635      	mov	r5, r6
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    eb56:	9302      	str	r3, [sp, #8]
    if (pState->bEnableRxQueue)
    eb58:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    eb5c:	2800      	cmp	r0, #0
    eb5e:	f040 8089 	bne.w	ec74 <am_hal_uart_transfer+0x664>
    uint32_t ui32Module = pState->ui32Module;
    eb62:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    eb66:	2c00      	cmp	r4, #0
    eb68:	d0b2      	beq.n	ead0 <am_hal_uart_transfer+0x4c0>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb6a:	f502 2180 	add.w	r1, r2, #262144	; 0x40000
    eb6e:	311c      	adds	r1, #28
    eb70:	030a      	lsls	r2, r1, #12
    eb72:	6993      	ldr	r3, [r2, #24]
    eb74:	06d8      	lsls	r0, r3, #27
    eb76:	d466      	bmi.n	ec46 <am_hal_uart_transfer+0x636>
            ui32ReadData = UARTn(ui32Module)->DR;
    eb78:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eb7a:	f411 6370 	ands.w	r3, r1, #3840	; 0xf00
    eb7e:	f040 810d 	bne.w	ed9c <am_hal_uart_transfer+0x78c>
    eb82:	f104 3eff 	add.w	lr, r4, #4294967295
    eb86:	f01e 0e03 	ands.w	lr, lr, #3
    eb8a:	f109 30ff 	add.w	r0, r9, #4294967295
    eb8e:	d029      	beq.n	ebe4 <am_hal_uart_transfer+0x5d4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eb90:	f889 1000 	strb.w	r1, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb94:	6991      	ldr	r1, [r2, #24]
    eb96:	06c9      	lsls	r1, r1, #27
    eb98:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    eb9a:	f04f 0301 	mov.w	r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb9e:	d44e      	bmi.n	ec3e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eba0:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eba2:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    eba6:	f040 80e0 	bne.w	ed6a <am_hal_uart_transfer+0x75a>
    ebaa:	459e      	cmp	lr, r3
    ebac:	d01a      	beq.n	ebe4 <am_hal_uart_transfer+0x5d4>
    ebae:	f1be 0f02 	cmp.w	lr, #2
    ebb2:	d00b      	beq.n	ebcc <am_hal_uart_transfer+0x5bc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebb4:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebb8:	6991      	ldr	r1, [r2, #24]
    ebba:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebbc:	f04f 0302 	mov.w	r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebc0:	d43d      	bmi.n	ec3e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebc2:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebc4:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ebc8:	f040 80cf 	bne.w	ed6a <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebcc:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebd0:	6991      	ldr	r1, [r2, #24]
    ebd2:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebd4:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebd8:	d431      	bmi.n	ec3e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebda:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebdc:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ebe0:	f040 80c3 	bne.w	ed6a <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebe4:	3301      	adds	r3, #1
    while (i < ui32NumBytes)
    ebe6:	42a3      	cmp	r3, r4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebe8:	7041      	strb	r1, [r0, #1]
    ebea:	469e      	mov	lr, r3
    ebec:	f100 0c01 	add.w	ip, r0, #1
    while (i < ui32NumBytes)
    ebf0:	d025      	beq.n	ec3e <am_hal_uart_transfer+0x62e>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebf2:	6991      	ldr	r1, [r2, #24]
    ebf4:	06c9      	lsls	r1, r1, #27
    ebf6:	d422      	bmi.n	ec3e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebf8:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebfa:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ebfe:	f040 80b4 	bne.w	ed6a <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec02:	f88c 1001 	strb.w	r1, [ip, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec06:	6991      	ldr	r1, [r2, #24]
    ec08:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec0a:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec0e:	d416      	bmi.n	ec3e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec10:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec12:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ec16:	f040 80a8 	bne.w	ed6a <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec1a:	70c1      	strb	r1, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec1c:	6991      	ldr	r1, [r2, #24]
    ec1e:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec20:	f10e 0302 	add.w	r3, lr, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec24:	d40b      	bmi.n	ec3e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec26:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec28:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ec2c:	f040 809d 	bne.w	ed6a <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec30:	f800 1f04 	strb.w	r1, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec34:	6991      	ldr	r1, [r2, #24]
    ec36:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec38:	f10e 0303 	add.w	r3, lr, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec3c:	d5cd      	bpl.n	ebda <am_hal_uart_transfer+0x5ca>
        if (ui32RemainingBytes)
    ec3e:	1ae4      	subs	r4, r4, r3
        i += ui32BytesRead;
    ec40:	441d      	add	r5, r3
        if (ui32RemainingBytes)
    ec42:	f43f af45 	beq.w	ead0 <am_hal_uart_transfer+0x4c0>
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    ec46:	2001      	movs	r0, #1
    ec48:	f7fe fdf4 	bl	d834 <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    ec4c:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    ec50:	bf18      	it	ne
    ec52:	3601      	addne	r6, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    ec54:	45b3      	cmp	fp, r6
    ec56:	f67f af3b 	bls.w	ead0 <am_hal_uart_transfer+0x4c0>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ec5a:	f8d8 0000 	ldr.w	r0, [r8]
    ec5e:	9a01      	ldr	r2, [sp, #4]
    ec60:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    ec64:	4291      	cmp	r1, r2
        ui32Status = read_nonblocking(pHandle, &pui8Data[i],
    ec66:	eb0a 0905 	add.w	r9, sl, r5
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ec6a:	f43f af75 	beq.w	eb58 <am_hal_uart_transfer+0x548>
        return AM_HAL_STATUS_INVALID_HANDLE;
    ec6e:	f04f 0b02 	mov.w	fp, #2
    ec72:	e5e7      	b.n	e844 <am_hal_uart_transfer+0x234>
    AM_CRITICAL_BEGIN
    ec74:	f7ff f898 	bl	dda8 <am_hal_interrupt_master_disable>
    ec78:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    ec7c:	9007      	str	r0, [sp, #28]
    ec7e:	f502 2080 	add.w	r0, r2, #262144	; 0x40000
    ec82:	301c      	adds	r0, #28
    uint32_t i = 0;
    ec84:	f8cd a00c 	str.w	sl, [sp, #12]
    ec88:	0303      	lsls	r3, r0, #12
    ec8a:	f10d 0c20 	add.w	ip, sp, #32
    ec8e:	2200      	movs	r2, #0
    ec90:	46a2      	mov	sl, r4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec92:	699c      	ldr	r4, [r3, #24]
    ec94:	06e1      	lsls	r1, r4, #27
    ec96:	d45a      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec98:	6818      	ldr	r0, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec9a:	f410 6f70 	tst.w	r0, #3840	; 0xf00
    ec9e:	d17a      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eca0:	46e6      	mov	lr, ip
    eca2:	3201      	adds	r2, #1
    eca4:	f80e 0b01 	strb.w	r0, [lr], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eca8:	6999      	ldr	r1, [r3, #24]
    ecaa:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ecac:	4610      	mov	r0, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ecae:	d44e      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ecb0:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ecb2:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ecb6:	d16e      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ecb8:	f88e 4000 	strb.w	r4, [lr]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ecbc:	6999      	ldr	r1, [r3, #24]
    ecbe:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ecc0:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ecc4:	d443      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ecc6:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ecc8:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eccc:	d163      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ecce:	f88e 2001 	strb.w	r2, [lr, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ecd2:	699c      	ldr	r4, [r3, #24]
    ecd4:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ecd6:	f100 0202 	add.w	r2, r0, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ecda:	d438      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ecdc:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ecde:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ece2:	d158      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ece4:	f88c 1003 	strb.w	r1, [ip, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ece8:	699c      	ldr	r4, [r3, #24]
    ecea:	06e4      	lsls	r4, r4, #27
    ecec:	f10c 0c04 	add.w	ip, ip, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ecf0:	f100 0203 	add.w	r2, r0, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ecf4:	d42b      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ecf6:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ecf8:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ecfc:	d14b      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ecfe:	f88c 2000 	strb.w	r2, [ip]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed02:	6999      	ldr	r1, [r3, #24]
    ed04:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed06:	f100 0204 	add.w	r2, r0, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed0a:	d420      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ed0c:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ed0e:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ed12:	d140      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed14:	f88e 4004 	strb.w	r4, [lr, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed18:	6999      	ldr	r1, [r3, #24]
    ed1a:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed1c:	f100 0205 	add.w	r2, r0, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed20:	d415      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ed22:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ed24:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ed28:	d135      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed2a:	f88e 2005 	strb.w	r2, [lr, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed2e:	699c      	ldr	r4, [r3, #24]
    ed30:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed32:	f100 0206 	add.w	r2, r0, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed36:	d40a      	bmi.n	ed4e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ed38:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ed3a:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ed3e:	d12a      	bne.n	ed96 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed40:	1dc2      	adds	r2, r0, #7
    while (i < ui32NumBytes)
    ed42:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed44:	f88e 1006 	strb.w	r1, [lr, #6]
    ed48:	f10e 0c07 	add.w	ip, lr, #7
    while (i < ui32NumBytes)
    ed4c:	d1a1      	bne.n	ec92 <am_hal_uart_transfer+0x682>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ed4e:	a908      	add	r1, sp, #32
    ed50:	9802      	ldr	r0, [sp, #8]
    ed52:	4654      	mov	r4, sl
    ed54:	f8dd a00c 	ldr.w	sl, [sp, #12]
    ed58:	f000 f970 	bl	f03c <am_hal_queue_item_add>
    ed5c:	b958      	cbnz	r0, ed76 <am_hal_uart_transfer+0x766>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    ed5e:	f8df b1b4 	ldr.w	fp, [pc, #436]	; ef14 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    ed62:	9807      	ldr	r0, [sp, #28]
    ed64:	f7ff f824 	bl	ddb0 <am_hal_interrupt_master_set>
    ed68:	e56c      	b.n	e844 <am_hal_uart_transfer+0x234>
    ed6a:	441d      	add	r5, r3
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ed6c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ed70:	e568      	b.n	e844 <am_hal_uart_transfer+0x234>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    ed72:	462e      	mov	r6, r5
    ed74:	e52d      	b.n	e7d2 <am_hal_uart_transfer+0x1c2>
    AM_CRITICAL_END
    ed76:	9807      	ldr	r0, [sp, #28]
    ed78:	f7ff f81a 	bl	ddb0 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    ed7c:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ed80:	9802      	ldr	r0, [sp, #8]
                                ui32NumBytes : ui32BufferData);
    ed82:	42a3      	cmp	r3, r4
    ed84:	bf28      	it	cs
    ed86:	4623      	movcs	r3, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ed88:	461a      	mov	r2, r3
    ed8a:	4649      	mov	r1, r9
    ed8c:	9303      	str	r3, [sp, #12]
    ed8e:	f000 fa59 	bl	f244 <am_hal_queue_item_get>
    ed92:	9b03      	ldr	r3, [sp, #12]
    ed94:	e753      	b.n	ec3e <am_hal_uart_transfer+0x62e>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ed96:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ed9a:	e7e2      	b.n	ed62 <am_hal_uart_transfer+0x752>
    ed9c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eda0:	e550      	b.n	e844 <am_hal_uart_transfer+0x234>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    eda2:	f8d8 1034 	ldr.w	r1, [r8, #52]	; 0x34
    eda6:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
    edaa:	1a52      	subs	r2, r2, r1
                                 ui32NumBytes : ui32BufferSpace);
    edac:	42aa      	cmp	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    edae:	f108 092c 	add.w	r9, r8, #44	; 0x2c
                                 ui32NumBytes : ui32BufferSpace);
    edb2:	bf28      	it	cs
    edb4:	462a      	movcs	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    edb6:	9901      	ldr	r1, [sp, #4]
    edb8:	4648      	mov	r0, r9
                                 ui32NumBytes : ui32BufferSpace);
    edba:	4614      	mov	r4, r2
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    edbc:	f000 f93e 	bl	f03c <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    edc0:	f8d8 6024 	ldr.w	r6, [r8, #36]	; 0x24
    AM_CRITICAL_BEGIN
    edc4:	f7fe fff0 	bl	dda8 <am_hal_interrupt_master_disable>
    edc8:	f506 2380 	add.w	r3, r6, #262144	; 0x40000
    edcc:	331c      	adds	r3, #28
    edce:	031d      	lsls	r5, r3, #12
    edd0:	9005      	str	r0, [sp, #20]
    edd2:	e00e      	b.n	edf2 <am_hal_uart_transfer+0x7e2>
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    edd4:	f000 fa36 	bl	f244 <am_hal_queue_item_get>
    edd8:	b190      	cbz	r0, ee00 <am_hal_uart_transfer+0x7f0>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    edda:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    edde:	f500 2280 	add.w	r2, r0, #262144	; 0x40000
    ede2:	321c      	adds	r2, #28
    ede4:	0311      	lsls	r1, r2, #12
    ede6:	698e      	ldr	r6, [r1, #24]
    ede8:	06b3      	lsls	r3, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    edea:	bf5c      	itt	pl
    edec:	f89d 3020 	ldrbpl.w	r3, [sp, #32]
    edf0:	600b      	strpl	r3, [r1, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    edf2:	69af      	ldr	r7, [r5, #24]
    edf4:	06bf      	lsls	r7, r7, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    edf6:	f04f 0201 	mov.w	r2, #1
    edfa:	a908      	add	r1, sp, #32
    edfc:	4648      	mov	r0, r9
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    edfe:	d5e9      	bpl.n	edd4 <am_hal_uart_transfer+0x7c4>
    AM_CRITICAL_END
    ee00:	9805      	ldr	r0, [sp, #20]
    ee02:	f7fe ffd5 	bl	ddb0 <am_hal_interrupt_master_set>
    ee06:	e5d1      	b.n	e9ac <am_hal_uart_transfer+0x39c>
    AM_CRITICAL_BEGIN
    ee08:	f7fe ffce 	bl	dda8 <am_hal_interrupt_master_disable>
    ee0c:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
    ee10:	9006      	str	r0, [sp, #24]
    ee12:	f501 2080 	add.w	r0, r1, #262144	; 0x40000
    ee16:	301c      	adds	r0, #28
    ee18:	0301      	lsls	r1, r0, #12
    ee1a:	ab08      	add	r3, sp, #32
    uint32_t i = 0;
    ee1c:	2200      	movs	r2, #0
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee1e:	698e      	ldr	r6, [r1, #24]
    ee20:	06f0      	lsls	r0, r6, #27
    ee22:	d455      	bmi.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee24:	680d      	ldr	r5, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee26:	f415 6f70 	tst.w	r5, #3840	; 0xf00
    ee2a:	d16f      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee2c:	4618      	mov	r0, r3
    ee2e:	3201      	adds	r2, #1
    ee30:	f800 5b01 	strb.w	r5, [r0], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee34:	698e      	ldr	r6, [r1, #24]
    ee36:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee38:	4615      	mov	r5, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee3a:	d449      	bmi.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee3c:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee3e:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ee42:	d163      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee44:	7006      	strb	r6, [r0, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee46:	698e      	ldr	r6, [r1, #24]
    ee48:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee4a:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee4e:	d43f      	bmi.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee50:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee52:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ee56:	d159      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee58:	7042      	strb	r2, [r0, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee5a:	f8d1 e018 	ldr.w	lr, [r1, #24]
    ee5e:	f01e 0f10 	tst.w	lr, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee62:	f105 0202 	add.w	r2, r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee66:	d133      	bne.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee68:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee6a:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ee6e:	d14d      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee70:	70de      	strb	r6, [r3, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee72:	698e      	ldr	r6, [r1, #24]
    ee74:	06f6      	lsls	r6, r6, #27
    ee76:	f103 0304 	add.w	r3, r3, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee7a:	f105 0203 	add.w	r2, r5, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee7e:	d427      	bmi.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee80:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee82:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ee86:	d141      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee88:	701a      	strb	r2, [r3, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee8a:	698b      	ldr	r3, [r1, #24]
    ee8c:	06db      	lsls	r3, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee8e:	f105 0204 	add.w	r2, r5, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee92:	d41d      	bmi.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee94:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee96:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ee9a:	d137      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee9c:	7106      	strb	r6, [r0, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee9e:	698b      	ldr	r3, [r1, #24]
    eea0:	06de      	lsls	r6, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eea2:	f105 0205 	add.w	r2, r5, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eea6:	d413      	bmi.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    eea8:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eeaa:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eeae:	d12d      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eeb0:	7142      	strb	r2, [r0, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eeb2:	698e      	ldr	r6, [r1, #24]
    eeb4:	06f3      	lsls	r3, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eeb6:	f105 0206 	add.w	r2, r5, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eeba:	d409      	bmi.n	eed0 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    eebc:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eebe:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    eec2:	d123      	bne.n	ef0c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eec4:	1dea      	adds	r2, r5, #7
    while (i < ui32NumBytes)
    eec6:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    eec8:	7183      	strb	r3, [r0, #6]
    eeca:	f100 0307 	add.w	r3, r0, #7
    while (i < ui32NumBytes)
    eece:	d1a6      	bne.n	ee1e <am_hal_uart_transfer+0x80e>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    eed0:	f108 0a48 	add.w	sl, r8, #72	; 0x48
    eed4:	a908      	add	r1, sp, #32
    eed6:	4650      	mov	r0, sl
    eed8:	f000 f8b0 	bl	f03c <am_hal_queue_item_add>
    eedc:	b930      	cbnz	r0, eeec <am_hal_uart_transfer+0x8dc>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    eede:	f8df b034 	ldr.w	fp, [pc, #52]	; ef14 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    eee2:	9806      	ldr	r0, [sp, #24]
    eee4:	f7fe ff64 	bl	ddb0 <am_hal_interrupt_master_set>
    eee8:	f7ff bb9e 	b.w	e628 <am_hal_uart_transfer+0x18>
    eeec:	9806      	ldr	r0, [sp, #24]
    eeee:	f7fe ff5f 	bl	ddb0 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    eef2:	f8d8 5050 	ldr.w	r5, [r8, #80]	; 0x50
    eef6:	42a5      	cmp	r5, r4
    eef8:	bf28      	it	cs
    eefa:	4625      	movcs	r5, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    eefc:	4649      	mov	r1, r9
    eefe:	4650      	mov	r0, sl
    ef00:	462a      	mov	r2, r5
    ef02:	f000 f99f 	bl	f244 <am_hal_queue_item_get>
    ef06:	e49d      	b.n	e844 <am_hal_uart_transfer+0x234>
    uint32_t i = 0;
    ef08:	4605      	mov	r5, r0
    ef0a:	e49b      	b.n	e844 <am_hal_uart_transfer+0x234>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ef0c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ef10:	e7e7      	b.n	eee2 <am_hal_uart_transfer+0x8d2>
    ef12:	bf00      	nop
    ef14:	08000001 	.word	0x08000001

0000ef18 <am_hal_uart_tx_flush>:
    if (pState->bEnableTxQueue)
    ef18:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
{
    ef1c:	b570      	push	{r4, r5, r6, lr}
    ef1e:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
    ef20:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (pState->bEnableTxQueue)
    ef22:	b183      	cbz	r3, ef46 <am_hal_uart_tx_flush+0x2e>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    ef24:	6b40      	ldr	r0, [r0, #52]	; 0x34
    ef26:	b170      	cbz	r0, ef46 <am_hal_uart_tx_flush+0x2e>
            ONE_BYTE_DELAY(pState);
    ef28:	4e13      	ldr	r6, [pc, #76]	; (ef78 <am_hal_uart_tx_flush+0x60>)
    ef2a:	6e21      	ldr	r1, [r4, #96]	; 0x60
    ef2c:	fbb6 f2f1 	udiv	r2, r6, r1
    ef30:	2a02      	cmp	r2, #2
    ef32:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ef36:	bf8c      	ite	hi
    ef38:	3829      	subhi	r0, #41	; 0x29
    ef3a:	2001      	movls	r0, #1
    ef3c:	f7fe fc7a 	bl	d834 <am_hal_flash_delay>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    ef40:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ef42:	2b00      	cmp	r3, #0
    ef44:	d1f1      	bne.n	ef2a <am_hal_uart_tx_flush+0x12>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ef46:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    ef4a:	351c      	adds	r5, #28
    ef4c:	032d      	lsls	r5, r5, #12
    ef4e:	69a8      	ldr	r0, [r5, #24]
    ef50:	0702      	lsls	r2, r0, #28
    ef52:	d50e      	bpl.n	ef72 <am_hal_uart_tx_flush+0x5a>
        ONE_BYTE_DELAY(pState);
    ef54:	4e08      	ldr	r6, [pc, #32]	; (ef78 <am_hal_uart_tx_flush+0x60>)
    ef56:	6e21      	ldr	r1, [r4, #96]	; 0x60
    ef58:	fbb6 f2f1 	udiv	r2, r6, r1
    ef5c:	2a02      	cmp	r2, #2
    ef5e:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ef62:	bf8c      	ite	hi
    ef64:	3829      	subhi	r0, #41	; 0x29
    ef66:	2001      	movls	r0, #1
    ef68:	f7fe fc64 	bl	d834 <am_hal_flash_delay>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ef6c:	69ab      	ldr	r3, [r5, #24]
    ef6e:	071b      	lsls	r3, r3, #28
    ef70:	d4f1      	bmi.n	ef56 <am_hal_uart_tx_flush+0x3e>
} // am_hal_uart_tx_flush()
    ef72:	2000      	movs	r0, #0
    ef74:	bd70      	pop	{r4, r5, r6, pc}
    ef76:	bf00      	nop
    ef78:	00b71b00 	.word	0x00b71b00

0000ef7c <am_hal_wdt_init>:
    //
    // Accept the passed Config value, but clear the Counts that we are about to set.
#if AM_CMSIS_REGS
    ui32ConfigVal = psConfig->ui32Config & ~(WDT_CFG_INTVAL_Msk | WDT_CFG_RESVAL_Msk);
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_RESVAL, ui16ResetCount);
    ef7c:	88c2      	ldrh	r2, [r0, #6]
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ef7e:	8883      	ldrh	r3, [r0, #4]
    bool bResetEnabled = psConfig->ui32Config & AM_HAL_WDT_ENABLE_RESET;
    ef80:	6801      	ldr	r1, [r0, #0]
{
    ef82:	b410      	push	{r4}
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ef84:	0418      	lsls	r0, r3, #16
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_RESVAL, ui16ResetCount);
    ef86:	0214      	lsls	r4, r2, #8
    ef88:	b2a2      	uxth	r2, r4
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ef8a:	f400 037f 	and.w	r3, r0, #16711680	; 0xff0000
    ui32ConfigVal = psConfig->ui32Config & ~(WDT_CFG_INTVAL_Msk | WDT_CFG_RESVAL_Msk);
    ef8e:	f421 0c7f 	bic.w	ip, r1, #16711680	; 0xff0000
    if ( bInterruptEnabled )
    {
        //
        // Enable the watchdog interrupt if the configuration calls for them.
        //
        WDT->INTEN |= WDT_INTEN_WDTINT_Msk;
    ef92:	4c16      	ldr	r4, [pc, #88]	; (efec <am_hal_wdt_init+0x70>)
    ui32ConfigVal = psConfig->ui32Config & ~(WDT_CFG_INTVAL_Msk | WDT_CFG_RESVAL_Msk);
    ef94:	f42c 407f 	bic.w	r0, ip, #65280	; 0xff00
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_RESVAL, ui16ResetCount);
    ef98:	4313      	orrs	r3, r2
    ef9a:	4303      	orrs	r3, r0
        WDT->INTEN |= WDT_INTEN_WDTINT_Msk;
    ef9c:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
    if ( bInterruptEnabled )
    efa0:	f011 0f02 	tst.w	r1, #2
        WDT->INTEN |= WDT_INTEN_WDTINT_Msk;
    efa4:	bf14      	ite	ne
    efa6:	f040 0001 	orrne.w	r0, r0, #1
    {
        //
        // Disable the watchdog interrupt if the configuration doesn't call for
        // watchdog interrupts.
        //
        WDT->INTEN &= ~WDT_INTEN_WDTINT_Msk;
    efaa:	f020 0001 	biceq.w	r0, r0, #1
    bool bResetEnabled = psConfig->ui32Config & AM_HAL_WDT_ENABLE_RESET;
    efae:	f001 0204 	and.w	r2, r1, #4
        WDT->INTEN &= ~WDT_INTEN_WDTINT_Msk;
    efb2:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
    if ( bResetEnabled )
    {
        //
        // Also enable watchdog resets in the reset module.
        //
        RSTGEN->CFG |= RSTGEN_CFG_WDREN_Msk;
    efb6:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
    if ( bResetEnabled )
    efba:	b17a      	cbz	r2, efdc <am_hal_wdt_init+0x60>
        RSTGEN->CFG |= RSTGEN_CFG_WDREN_Msk;
    efbc:	f8dc 0000 	ldr.w	r0, [ip]
    efc0:	f040 0202 	orr.w	r2, r0, #2
    efc4:	f8cc 2000 	str.w	r2, [ip]

    //
    // Check for a user specified clock select. If none specified then
    // set 128Hz.
    //
    if ( !(psConfig->ui32Config & WDT_CFG_CLKSEL_Msk) )
    efc8:	f011 6fe0 	tst.w	r1, #117440512	; 0x7000000
    }

    //
    // Write the saved value to the watchdog configuration register.
    //
    WDT->CFG = ui32ConfigVal;
    efcc:	4907      	ldr	r1, [pc, #28]	; (efec <am_hal_wdt_init+0x70>)
        ui32ConfigVal |= _VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_128HZ);
    efce:	bf08      	it	eq
    efd0:	f043 7380 	orreq.w	r3, r3, #16777216	; 0x1000000
    WDT->CFG = ui32ConfigVal;
    efd4:	600b      	str	r3, [r1, #0]
    //
    // Write the saved value to the watchdog configuration register.
    //
    AM_REGn(WDT, 0, CFG) = ui32ConfigVal;
#endif // AM_CMSIS_REGS
} // am_hal_wdt_init()
    efd6:	f85d 4b04 	ldr.w	r4, [sp], #4
    efda:	4770      	bx	lr
        RSTGEN->CFG &= ~RSTGEN_CFG_WDREN_Msk;
    efdc:	f8dc 2000 	ldr.w	r2, [ip]
    efe0:	f022 0402 	bic.w	r4, r2, #2
    efe4:	f8cc 4000 	str.w	r4, [ip]
    efe8:	e7ee      	b.n	efc8 <am_hal_wdt_init+0x4c>
    efea:	bf00      	nop
    efec:	40024000 	.word	0x40024000

0000eff0 <am_hal_wdt_start>:
    //
    // Make sure the watchdog timer is in the "reset" state, and then set the
    // enable bit to start counting.
    //
#if AM_CMSIS_REGS
    WDT->CFG   |= WDT_CFG_WDTEN_Msk;
    eff0:	4b03      	ldr	r3, [pc, #12]	; (f000 <am_hal_wdt_start+0x10>)
    eff2:	681a      	ldr	r2, [r3, #0]
    WDT->RSTRT  = WDT_RSTRT_RSTRT_KEYVALUE;
    eff4:	21b2      	movs	r1, #178	; 0xb2
    WDT->CFG   |= WDT_CFG_WDTEN_Msk;
    eff6:	f042 0001 	orr.w	r0, r2, #1
    effa:	6018      	str	r0, [r3, #0]
    WDT->RSTRT  = WDT_RSTRT_RSTRT_KEYVALUE;
    effc:	6059      	str	r1, [r3, #4]
    effe:	4770      	bx	lr
    f000:	40024000 	.word	0x40024000

0000f004 <am_hal_wdt_halt>:
{
    //
    // Clear the watchdog enable bit.
    //
#if AM_CMSIS_REGS
    WDT->CFG &= ~WDT_CFG_WDTEN_Msk;
    f004:	4a02      	ldr	r2, [pc, #8]	; (f010 <am_hal_wdt_halt+0xc>)
    f006:	6813      	ldr	r3, [r2, #0]
    f008:	f023 0001 	bic.w	r0, r3, #1
    f00c:	6010      	str	r0, [r2, #0]
    f00e:	4770      	bx	lr
    f010:	40024000 	.word	0x40024000

0000f014 <am_hal_wdt_int_clear>:
//*****************************************************************************
void
am_hal_wdt_int_clear(void)
{
#if AM_CMSIS_REGS
    WDT->INTCLR = WDT_INTCLR_WDTINT_Msk;
    f014:	4b02      	ldr	r3, [pc, #8]	; (f020 <am_hal_wdt_int_clear+0xc>)
    f016:	2201      	movs	r2, #1
    f018:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
    f01c:	4770      	bx	lr
    f01e:	bf00      	nop
    f020:	40024000 	.word	0x40024000

0000f024 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
    f024:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
    f026:	2400      	movs	r4, #0
    f028:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
    f02a:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
    f02c:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
    f02e:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
    f030:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
    f032:	6141      	str	r1, [r0, #20]
}
    f034:	f85d 4b04 	ldr.w	r4, [sp], #4
    f038:	4770      	bx	lr
    f03a:	bf00      	nop

0000f03c <am_hal_queue_item_add>:
//! didn't have enough space.
//
//*****************************************************************************
bool
am_hal_queue_item_add(am_hal_queue_t *psQueue, const void *pvSource, uint32_t ui32NumItems)
{
    f03c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f03e:	4604      	mov	r4, r0
    uint8_t *pui8Source;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f040:	6905      	ldr	r5, [r0, #16]
{
    f042:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f044:	fb05 f502 	mul.w	r5, r5, r2
{
    f048:	460f      	mov	r7, r1
    bool bSuccess = false;

    pui8Source = (uint8_t *) pvSource;

    AM_CRITICAL_BEGIN
    f04a:	f7fe fead 	bl	dda8 <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't already full
    //
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    f04e:	68e3      	ldr	r3, [r4, #12]
    f050:	68a2      	ldr	r2, [r4, #8]
    AM_CRITICAL_BEGIN
    f052:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    f054:	1a99      	subs	r1, r3, r2
    f056:	428d      	cmp	r5, r1
    f058:	f200 8081 	bhi.w	f15e <am_hal_queue_item_add+0x122>
    {
        //
        // Loop over the bytes in the source array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f05c:	2d00      	cmp	r5, #0
    f05e:	d075      	beq.n	f14c <am_hal_queue_item_add+0x110>
    f060:	6826      	ldr	r6, [r4, #0]
    f062:	2f00      	cmp	r7, #0
    f064:	d07d      	beq.n	f162 <am_hal_queue_item_add+0x126>
            // Write the value to the buffer, but only if the source pointer is
            // valid.
            //
            if (pvSource)
            {
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f066:	4638      	mov	r0, r7
    f068:	6963      	ldr	r3, [r4, #20]
    f06a:	f810 2b01 	ldrb.w	r2, [r0], #1
    f06e:	559a      	strb	r2, [r3, r6]
            }

            //
            // Advance the write index, making sure to wrap if necessary.
            //
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f070:	6821      	ldr	r1, [r4, #0]
    f072:	f8d4 e00c 	ldr.w	lr, [r4, #12]
    f076:	1c4a      	adds	r2, r1, #1
    f078:	197e      	adds	r6, r7, r5
    f07a:	43ff      	mvns	r7, r7
    f07c:	fbb2 fcfe 	udiv	ip, r2, lr
    f080:	4437      	add	r7, r6
    f082:	fb0e 231c 	mls	r3, lr, ip, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f086:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f088:	6023      	str	r3, [r4, #0]
    f08a:	f007 0103 	and.w	r1, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f08e:	d05c      	beq.n	f14a <am_hal_queue_item_add+0x10e>
    f090:	b349      	cbz	r1, f0e6 <am_hal_queue_item_add+0xaa>
    f092:	2901      	cmp	r1, #1
    f094:	d019      	beq.n	f0ca <am_hal_queue_item_add+0x8e>
    f096:	2902      	cmp	r1, #2
    f098:	d00b      	beq.n	f0b2 <am_hal_queue_item_add+0x76>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f09a:	6962      	ldr	r2, [r4, #20]
    f09c:	f810 7b01 	ldrb.w	r7, [r0], #1
    f0a0:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0a2:	6823      	ldr	r3, [r4, #0]
    f0a4:	68e1      	ldr	r1, [r4, #12]
    f0a6:	1c5a      	adds	r2, r3, #1
    f0a8:	fbb2 f7f1 	udiv	r7, r2, r1
    f0ac:	fb01 2317 	mls	r3, r1, r7, r2
    f0b0:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f0b2:	6962      	ldr	r2, [r4, #20]
    f0b4:	f810 1b01 	ldrb.w	r1, [r0], #1
    f0b8:	54d1      	strb	r1, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0ba:	6823      	ldr	r3, [r4, #0]
    f0bc:	68e7      	ldr	r7, [r4, #12]
    f0be:	1c5a      	adds	r2, r3, #1
    f0c0:	fbb2 f1f7 	udiv	r1, r2, r7
    f0c4:	fb07 2311 	mls	r3, r7, r1, r2
    f0c8:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f0ca:	6967      	ldr	r7, [r4, #20]
    f0cc:	f810 2b01 	ldrb.w	r2, [r0], #1
    f0d0:	54fa      	strb	r2, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0d2:	6823      	ldr	r3, [r4, #0]
    f0d4:	68e1      	ldr	r1, [r4, #12]
    f0d6:	1c5f      	adds	r7, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0d8:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0da:	fbb7 f2f1 	udiv	r2, r7, r1
    f0de:	fb01 7312 	mls	r3, r1, r2, r7
    f0e2:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0e4:	d031      	beq.n	f14a <am_hal_queue_item_add+0x10e>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f0e6:	4686      	mov	lr, r0
    f0e8:	6967      	ldr	r7, [r4, #20]
    f0ea:	f81e 1b01 	ldrb.w	r1, [lr], #1
    f0ee:	54f9      	strb	r1, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0f0:	6823      	ldr	r3, [r4, #0]
    f0f2:	68e2      	ldr	r2, [r4, #12]
    f0f4:	1c5f      	adds	r7, r3, #1
    f0f6:	fbb7 f1f2 	udiv	r1, r7, r2
    f0fa:	fb02 7311 	mls	r3, r2, r1, r7
    f0fe:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f100:	6962      	ldr	r2, [r4, #20]
    f102:	7847      	ldrb	r7, [r0, #1]
    f104:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f106:	6823      	ldr	r3, [r4, #0]
    f108:	68e1      	ldr	r1, [r4, #12]
    f10a:	1c5f      	adds	r7, r3, #1
    f10c:	fbb7 f2f1 	udiv	r2, r7, r1
    f110:	fb01 7312 	mls	r3, r1, r2, r7
    f114:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f116:	6961      	ldr	r1, [r4, #20]
    f118:	f89e 7001 	ldrb.w	r7, [lr, #1]
    f11c:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f11e:	6822      	ldr	r2, [r4, #0]
    f120:	68e7      	ldr	r7, [r4, #12]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f122:	6961      	ldr	r1, [r4, #20]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f124:	3201      	adds	r2, #1
    f126:	fbb2 fcf7 	udiv	ip, r2, r7
    f12a:	fb07 231c 	mls	r3, r7, ip, r2
    f12e:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f130:	78c7      	ldrb	r7, [r0, #3]
    f132:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f134:	6822      	ldr	r2, [r4, #0]
    f136:	68e1      	ldr	r1, [r4, #12]
    f138:	1c57      	adds	r7, r2, #1
    f13a:	3004      	adds	r0, #4
    f13c:	fbb7 f2f1 	udiv	r2, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f140:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f142:	fb01 7312 	mls	r3, r1, r2, r7
    f146:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f148:	d1cd      	bne.n	f0e6 <am_hal_queue_item_add+0xaa>
    f14a:	68a2      	ldr	r2, [r4, #8]
        }

        //
        // Update the length value appropriately.
        //
        psQueue->ui32Length += ui32Bytes;
    f14c:	442a      	add	r2, r5
    f14e:	60a2      	str	r2, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f150:	2401      	movs	r4, #1
        // failure.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f152:	9801      	ldr	r0, [sp, #4]
    f154:	f7fe fe2c 	bl	ddb0 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f158:	4620      	mov	r0, r4
    f15a:	b003      	add	sp, #12
    f15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f15e:	2400      	movs	r4, #0
    f160:	e7f7      	b.n	f152 <am_hal_queue_item_add+0x116>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f162:	1c70      	adds	r0, r6, #1
    f164:	fbb0 fef3 	udiv	lr, r0, r3
    f168:	fb03 011e 	mls	r1, r3, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f16c:	2001      	movs	r0, #1
    f16e:	1e6e      	subs	r6, r5, #1
    f170:	4285      	cmp	r5, r0
    f172:	f006 0707 	and.w	r7, r6, #7
    f176:	d063      	beq.n	f240 <am_hal_queue_item_add+0x204>
    f178:	b3bf      	cbz	r7, f1ea <am_hal_queue_item_add+0x1ae>
    f17a:	2f01      	cmp	r7, #1
    f17c:	d02d      	beq.n	f1da <am_hal_queue_item_add+0x19e>
    f17e:	2f02      	cmp	r7, #2
    f180:	d025      	beq.n	f1ce <am_hal_queue_item_add+0x192>
    f182:	2f03      	cmp	r7, #3
    f184:	d01d      	beq.n	f1c2 <am_hal_queue_item_add+0x186>
    f186:	2f04      	cmp	r7, #4
    f188:	d015      	beq.n	f1b6 <am_hal_queue_item_add+0x17a>
    f18a:	2f05      	cmp	r7, #5
    f18c:	d00d      	beq.n	f1aa <am_hal_queue_item_add+0x16e>
    f18e:	2f06      	cmp	r7, #6
    f190:	d005      	beq.n	f19e <am_hal_queue_item_add+0x162>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f192:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f194:	2002      	movs	r0, #2
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f196:	fbb1 fcf3 	udiv	ip, r1, r3
    f19a:	fb03 111c 	mls	r1, r3, ip, r1
    f19e:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1a0:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1a2:	fbb1 f6f3 	udiv	r6, r1, r3
    f1a6:	fb03 1116 	mls	r1, r3, r6, r1
    f1aa:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1ac:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1ae:	fbb1 f7f3 	udiv	r7, r1, r3
    f1b2:	fb03 1117 	mls	r1, r3, r7, r1
    f1b6:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1b8:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1ba:	fbb1 fef3 	udiv	lr, r1, r3
    f1be:	fb03 111e 	mls	r1, r3, lr, r1
    f1c2:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1c4:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1c6:	fbb1 fcf3 	udiv	ip, r1, r3
    f1ca:	fb03 111c 	mls	r1, r3, ip, r1
    f1ce:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1d0:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1d2:	fbb1 f6f3 	udiv	r6, r1, r3
    f1d6:	fb03 1116 	mls	r1, r3, r6, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1da:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1dc:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1de:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1e0:	fbb1 f7f3 	udiv	r7, r1, r3
    f1e4:	fb03 1117 	mls	r1, r3, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1e8:	d02a      	beq.n	f240 <am_hal_queue_item_add+0x204>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1ea:	3101      	adds	r1, #1
    f1ec:	fbb1 fef3 	udiv	lr, r1, r3
    f1f0:	fb03 161e 	mls	r6, r3, lr, r1
    f1f4:	1c77      	adds	r7, r6, #1
    f1f6:	fbb7 fcf3 	udiv	ip, r7, r3
    f1fa:	fb03 711c 	mls	r1, r3, ip, r7
    f1fe:	1c4e      	adds	r6, r1, #1
    f200:	fbb6 f7f3 	udiv	r7, r6, r3
    f204:	fb03 6117 	mls	r1, r3, r7, r6
    f208:	1c4e      	adds	r6, r1, #1
    f20a:	fbb6 f7f3 	udiv	r7, r6, r3
    f20e:	fb03 6117 	mls	r1, r3, r7, r6
    f212:	1c4e      	adds	r6, r1, #1
    f214:	fbb6 f7f3 	udiv	r7, r6, r3
    f218:	fb03 6117 	mls	r1, r3, r7, r6
    f21c:	1c4e      	adds	r6, r1, #1
    f21e:	fbb6 f7f3 	udiv	r7, r6, r3
    f222:	fb03 6117 	mls	r1, r3, r7, r6
    f226:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f228:	3008      	adds	r0, #8
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f22a:	fbb6 f7f3 	udiv	r7, r6, r3
    f22e:	fb03 6117 	mls	r1, r3, r7, r6
    f232:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f234:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f236:	fbb6 f7f3 	udiv	r7, r6, r3
    f23a:	fb03 6117 	mls	r1, r3, r7, r6
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f23e:	d1d4      	bne.n	f1ea <am_hal_queue_item_add+0x1ae>
    f240:	6021      	str	r1, [r4, #0]
    f242:	e783      	b.n	f14c <am_hal_queue_item_add+0x110>

0000f244 <am_hal_queue_item_get>:
//! queue, or false if the queue didn't have that many items to pull.
//
//*****************************************************************************
bool
am_hal_queue_item_get(am_hal_queue_t *psQueue, void *pvDest, uint32_t ui32NumItems)
{
    f244:	b5f0      	push	{r4, r5, r6, r7, lr}
    f246:	4604      	mov	r4, r0
    uint8_t *pui8Dest;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f248:	6905      	ldr	r5, [r0, #16]
{
    f24a:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f24c:	fb05 f502 	mul.w	r5, r5, r2
{
    f250:	460e      	mov	r6, r1
    bool bSuccess = false;

    pui8Dest = (uint8_t *) pvDest;

    AM_CRITICAL_BEGIN
    f252:	f7fe fda9 	bl	dda8 <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't empty
    //
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    f256:	68a7      	ldr	r7, [r4, #8]
    AM_CRITICAL_BEGIN
    f258:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    f25a:	42bd      	cmp	r5, r7
    f25c:	f200 8083 	bhi.w	f366 <am_hal_queue_item_get+0x122>
    {
        //
        // Loop over the bytes in the destination array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f260:	2d00      	cmp	r5, #0
    f262:	d077      	beq.n	f354 <am_hal_queue_item_get+0x110>
    f264:	6863      	ldr	r3, [r4, #4]
    f266:	2e00      	cmp	r6, #0
    f268:	d07f      	beq.n	f36a <am_hal_queue_item_get+0x126>
            // Grab the next value from the buffer, but only if the
            // destination pointer is valid.
            //
            if (pvDest)
            {
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f26a:	6962      	ldr	r2, [r4, #20]
    f26c:	4630      	mov	r0, r6
    f26e:	5cd1      	ldrb	r1, [r2, r3]
    f270:	f800 1b01 	strb.w	r1, [r0], #1
            }

            //
            // Advance the read index, wrapping if needed.
            //
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f274:	6863      	ldr	r3, [r4, #4]
    f276:	68e7      	ldr	r7, [r4, #12]
    f278:	1c5a      	adds	r2, r3, #1
    f27a:	1971      	adds	r1, r6, r5
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f27c:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f27e:	fbb2 f6f7 	udiv	r6, r2, r7
    f282:	fb07 2316 	mls	r3, r7, r6, r2
    f286:	f105 37ff 	add.w	r7, r5, #4294967295
    f28a:	6063      	str	r3, [r4, #4]
    f28c:	f007 0203 	and.w	r2, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f290:	d05f      	beq.n	f352 <am_hal_queue_item_get+0x10e>
    f292:	b362      	cbz	r2, f2ee <am_hal_queue_item_get+0xaa>
    f294:	2a01      	cmp	r2, #1
    f296:	d01b      	beq.n	f2d0 <am_hal_queue_item_get+0x8c>
    f298:	2a02      	cmp	r2, #2
    f29a:	d00c      	beq.n	f2b6 <am_hal_queue_item_get+0x72>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f29c:	6966      	ldr	r6, [r4, #20]
    f29e:	f816 c003 	ldrb.w	ip, [r6, r3]
    f2a2:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2a6:	6863      	ldr	r3, [r4, #4]
    f2a8:	68e7      	ldr	r7, [r4, #12]
    f2aa:	1c5a      	adds	r2, r3, #1
    f2ac:	fbb2 f6f7 	udiv	r6, r2, r7
    f2b0:	fb07 2316 	mls	r3, r7, r6, r2
    f2b4:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f2b6:	6967      	ldr	r7, [r4, #20]
    f2b8:	f817 e003 	ldrb.w	lr, [r7, r3]
    f2bc:	f800 eb01 	strb.w	lr, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2c0:	6863      	ldr	r3, [r4, #4]
    f2c2:	68e6      	ldr	r6, [r4, #12]
    f2c4:	1c5a      	adds	r2, r3, #1
    f2c6:	fbb2 f7f6 	udiv	r7, r2, r6
    f2ca:	fb06 2317 	mls	r3, r6, r7, r2
    f2ce:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f2d0:	6966      	ldr	r6, [r4, #20]
    f2d2:	f816 c003 	ldrb.w	ip, [r6, r3]
    f2d6:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2da:	6863      	ldr	r3, [r4, #4]
    f2dc:	68e7      	ldr	r7, [r4, #12]
    f2de:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2e0:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2e2:	fbb2 f6f7 	udiv	r6, r2, r7
    f2e6:	fb07 2316 	mls	r3, r7, r6, r2
    f2ea:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2ec:	d031      	beq.n	f352 <am_hal_queue_item_get+0x10e>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f2ee:	6962      	ldr	r2, [r4, #20]
    f2f0:	4686      	mov	lr, r0
    f2f2:	5cd6      	ldrb	r6, [r2, r3]
    f2f4:	f80e 6b01 	strb.w	r6, [lr], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2f8:	6863      	ldr	r3, [r4, #4]
    f2fa:	68e7      	ldr	r7, [r4, #12]
    f2fc:	1c5a      	adds	r2, r3, #1
    f2fe:	fbb2 f6f7 	udiv	r6, r2, r7
    f302:	fb07 2316 	mls	r3, r7, r6, r2
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f306:	6967      	ldr	r7, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f308:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f30a:	5cfa      	ldrb	r2, [r7, r3]
    f30c:	7042      	strb	r2, [r0, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f30e:	6863      	ldr	r3, [r4, #4]
    f310:	68e6      	ldr	r6, [r4, #12]
    f312:	1c5f      	adds	r7, r3, #1
    f314:	fbb7 f2f6 	udiv	r2, r7, r6
    f318:	fb06 7312 	mls	r3, r6, r2, r7
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f31c:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f31e:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f320:	5cf7      	ldrb	r7, [r6, r3]
    f322:	f88e 7001 	strb.w	r7, [lr, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f326:	6862      	ldr	r2, [r4, #4]
    f328:	68e7      	ldr	r7, [r4, #12]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f32a:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f32c:	3201      	adds	r2, #1
    f32e:	fbb2 fcf7 	udiv	ip, r2, r7
    f332:	fb07 231c 	mls	r3, r7, ip, r2
    f336:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f338:	5cf7      	ldrb	r7, [r6, r3]
    f33a:	70c7      	strb	r7, [r0, #3]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f33c:	6866      	ldr	r6, [r4, #4]
    f33e:	68e7      	ldr	r7, [r4, #12]
    f340:	1c72      	adds	r2, r6, #1
    f342:	3004      	adds	r0, #4
    f344:	fbb2 f6f7 	udiv	r6, r2, r7
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f348:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f34a:	fb07 2316 	mls	r3, r7, r6, r2
    f34e:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f350:	d1cd      	bne.n	f2ee <am_hal_queue_item_get+0xaa>
    f352:	68a7      	ldr	r7, [r4, #8]
        }

        //
        // Adjust the length value to reflect the change.
        //
        psQueue->ui32Length -= ui32Bytes;
    f354:	1b7f      	subs	r7, r7, r5
    f356:	60a7      	str	r7, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f358:	2401      	movs	r4, #1
        // If the buffer didn't have enough data, just return false.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f35a:	9801      	ldr	r0, [sp, #4]
    f35c:	f7fe fd28 	bl	ddb0 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f360:	4620      	mov	r0, r4
    f362:	b003      	add	sp, #12
    f364:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f366:	2400      	movs	r4, #0
    f368:	e7f7      	b.n	f35a <am_hal_queue_item_get+0x116>
    f36a:	68e1      	ldr	r1, [r4, #12]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f36c:	1c58      	adds	r0, r3, #1
    f36e:	fbb0 fef1 	udiv	lr, r0, r1
    f372:	fb01 031e 	mls	r3, r1, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f376:	2001      	movs	r0, #1
    f378:	1e6a      	subs	r2, r5, #1
    f37a:	4285      	cmp	r5, r0
    f37c:	f002 0607 	and.w	r6, r2, #7
    f380:	d063      	beq.n	f44a <am_hal_queue_item_get+0x206>
    f382:	b3be      	cbz	r6, f3f4 <am_hal_queue_item_get+0x1b0>
    f384:	2e01      	cmp	r6, #1
    f386:	d02d      	beq.n	f3e4 <am_hal_queue_item_get+0x1a0>
    f388:	2e02      	cmp	r6, #2
    f38a:	d025      	beq.n	f3d8 <am_hal_queue_item_get+0x194>
    f38c:	2e03      	cmp	r6, #3
    f38e:	d01d      	beq.n	f3cc <am_hal_queue_item_get+0x188>
    f390:	2e04      	cmp	r6, #4
    f392:	d015      	beq.n	f3c0 <am_hal_queue_item_get+0x17c>
    f394:	2e05      	cmp	r6, #5
    f396:	d00d      	beq.n	f3b4 <am_hal_queue_item_get+0x170>
    f398:	2e06      	cmp	r6, #6
    f39a:	d005      	beq.n	f3a8 <am_hal_queue_item_get+0x164>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f39c:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f39e:	2002      	movs	r0, #2
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3a0:	fbb3 f2f1 	udiv	r2, r3, r1
    f3a4:	fb01 3312 	mls	r3, r1, r2, r3
    f3a8:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3aa:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3ac:	fbb3 fcf1 	udiv	ip, r3, r1
    f3b0:	fb01 331c 	mls	r3, r1, ip, r3
    f3b4:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3b6:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3b8:	fbb3 fef1 	udiv	lr, r3, r1
    f3bc:	fb01 331e 	mls	r3, r1, lr, r3
    f3c0:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3c2:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3c4:	fbb3 f6f1 	udiv	r6, r3, r1
    f3c8:	fb01 3316 	mls	r3, r1, r6, r3
    f3cc:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3ce:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3d0:	fbb3 f2f1 	udiv	r2, r3, r1
    f3d4:	fb01 3312 	mls	r3, r1, r2, r3
    f3d8:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3da:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3dc:	fbb3 fcf1 	udiv	ip, r3, r1
    f3e0:	fb01 331c 	mls	r3, r1, ip, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3e4:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3e6:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3e8:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3ea:	fbb3 fef1 	udiv	lr, r3, r1
    f3ee:	fb01 331e 	mls	r3, r1, lr, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3f2:	d02a      	beq.n	f44a <am_hal_queue_item_get+0x206>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3f4:	3301      	adds	r3, #1
    f3f6:	fbb3 f6f1 	udiv	r6, r3, r1
    f3fa:	fb01 3216 	mls	r2, r1, r6, r3
    f3fe:	1c56      	adds	r6, r2, #1
    f400:	fbb6 fcf1 	udiv	ip, r6, r1
    f404:	fb01 631c 	mls	r3, r1, ip, r6
    f408:	1c5a      	adds	r2, r3, #1
    f40a:	fbb2 f6f1 	udiv	r6, r2, r1
    f40e:	fb01 2316 	mls	r3, r1, r6, r2
    f412:	1c5a      	adds	r2, r3, #1
    f414:	fbb2 f6f1 	udiv	r6, r2, r1
    f418:	fb01 2316 	mls	r3, r1, r6, r2
    f41c:	1c5a      	adds	r2, r3, #1
    f41e:	fbb2 f6f1 	udiv	r6, r2, r1
    f422:	fb01 2316 	mls	r3, r1, r6, r2
    f426:	1c5a      	adds	r2, r3, #1
    f428:	fbb2 f6f1 	udiv	r6, r2, r1
    f42c:	fb01 2316 	mls	r3, r1, r6, r2
    f430:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f432:	3008      	adds	r0, #8
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f434:	fbb2 f6f1 	udiv	r6, r2, r1
    f438:	fb01 2316 	mls	r3, r1, r6, r2
    f43c:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f43e:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f440:	fbb2 f6f1 	udiv	r6, r2, r1
    f444:	fb01 2316 	mls	r3, r1, r6, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f448:	d1d4      	bne.n	f3f4 <am_hal_queue_item_get+0x1b0>
    f44a:	6063      	str	r3, [r4, #4]
    f44c:	e782      	b.n	f354 <am_hal_queue_item_get+0x110>
    f44e:	bf00      	nop
    f450:	65746e49 	.word	0x65746e49
    f454:	70757272 	.word	0x70757272
    f458:	0a212174 	.word	0x0a212174
    f45c:	00000000 	.word	0x00000000
    f460:	65736552 	.word	0x65736552
    f464:	74532074 	.word	0x74532074
    f468:	73757461 	.word	0x73757461
    f46c:	67655220 	.word	0x67655220
    f470:	65747369 	.word	0x65747369
    f474:	203d2072 	.word	0x203d2072
    f478:	30257830 	.word	0x30257830
    f47c:	000a7832 	.word	0x000a7832
    f480:	65776f50 	.word	0x65776f50
    f484:	79432072 	.word	0x79432072
    f488:	64656c63 	.word	0x64656c63
    f48c:	0000000a 	.word	0x0000000a
    f490:	63746157 	.word	0x63746157
    f494:	676f6468 	.word	0x676f6468
    f498:	73655220 	.word	0x73655220
    f49c:	000a7465 	.word	0x000a7465
    f4a0:	75626544 	.word	0x75626544
    f4a4:	72656767 	.word	0x72656767
    f4a8:	696e4920 	.word	0x696e4920
    f4ac:	74616974 	.word	0x74616974
    f4b0:	52206465 	.word	0x52206465
    f4b4:	74657365 	.word	0x74657365
    f4b8:	0000000a 	.word	0x0000000a
    f4bc:	74666f53 	.word	0x74666f53
    f4c0:	65726177 	.word	0x65726177
    f4c4:	494f5020 	.word	0x494f5020
    f4c8:	6f702820 	.word	0x6f702820
    f4cc:	20726577 	.word	0x20726577
    f4d0:	72206e6f 	.word	0x72206e6f
    f4d4:	74657365 	.word	0x74657365
    f4d8:	746e6920 	.word	0x746e6920
    f4dc:	616e7265 	.word	0x616e7265
    f4e0:	7473206c 	.word	0x7473206c
    f4e4:	29657461 	.word	0x29657461
    f4e8:	0000000a 	.word	0x0000000a
    f4ec:	74666f53 	.word	0x74666f53
    f4f0:	65726177 	.word	0x65726177
    f4f4:	524f5020 	.word	0x524f5020
    f4f8:	696e4920 	.word	0x696e4920
    f4fc:	74616974 	.word	0x74616974
    f500:	52206465 	.word	0x52206465
    f504:	74657365 	.word	0x74657365
    f508:	0000000a 	.word	0x0000000a
    f50c:	776f7242 	.word	0x776f7242
    f510:	74756f6e 	.word	0x74756f6e
    f514:	74654420 	.word	0x74654420
    f518:	6f746365 	.word	0x6f746365
    f51c:	6e492072 	.word	0x6e492072
    f520:	61697469 	.word	0x61697469
    f524:	20646574 	.word	0x20646574
    f528:	65736552 	.word	0x65736552
    f52c:	00000a74 	.word	0x00000a74
    f530:	65747845 	.word	0x65747845
    f534:	6c616e72 	.word	0x6c616e72
    f538:	73655220 	.word	0x73655220
    f53c:	50207465 	.word	0x50207465
    f540:	49206e69 	.word	0x49206e69
    f544:	6974696e 	.word	0x6974696e
    f548:	64657461 	.word	0x64657461
    f54c:	69685420 	.word	0x69685420
    f550:	65522073 	.word	0x65522073
    f554:	0a746573 	.word	0x0a746573
    f558:	00000000 	.word	0x00000000
    f55c:	654e2020 	.word	0x654e2020
    f560:	69207478 	.word	0x69207478
    f564:	7265746e 	.word	0x7265746e
    f568:	74707572 	.word	0x74707572
    f56c:	20736920 	.word	0x20736920
    f570:	2c544457 	.word	0x2c544457
    f574:	206f7320 	.word	0x206f7320
    f578:	6e692035 	.word	0x6e692035
    f57c:	72726574 	.word	0x72726574
    f580:	73747075 	.word	0x73747075
    f584:	6f687320 	.word	0x6f687320
    f588:	20646c75 	.word	0x20646c75
    f58c:	7563636f 	.word	0x7563636f
    f590:	000a2e72 	.word	0x000a2e72
    f594:	654e2020 	.word	0x654e2020
    f598:	69207478 	.word	0x69207478
    f59c:	7265746e 	.word	0x7265746e
    f5a0:	74707572 	.word	0x74707572
    f5a4:	20736920 	.word	0x20736920
    f5a8:	20746f6e 	.word	0x20746f6e
    f5ac:	2c544457 	.word	0x2c544457
    f5b0:	206f7320 	.word	0x206f7320
    f5b4:	796c6e6f 	.word	0x796c6e6f
    f5b8:	69203320 	.word	0x69203320
    f5bc:	7265746e 	.word	0x7265746e
    f5c0:	74707572 	.word	0x74707572
    f5c4:	68732073 	.word	0x68732073
    f5c8:	646c756f 	.word	0x646c756f
    f5cc:	63636f20 	.word	0x63636f20
    f5d0:	0a2e7275 	.word	0x0a2e7275
    f5d4:	00000000 	.word	0x00000000
    f5d8:	65736552 	.word	0x65736552
    f5dc:	74532074 	.word	0x74532074
    f5e0:	20657461 	.word	0x20657461
    f5e4:	63617254 	.word	0x63617254
    f5e8:	676e696b 	.word	0x676e696b
    f5ec:	61784520 	.word	0x61784520
    f5f0:	656c706d 	.word	0x656c706d
    f5f4:	00000a2e 	.word	0x00000a2e
    f5f8:	0a0a0a0a 	.word	0x0a0a0a0a
    f5fc:	0a0a0a0a 	.word	0x0a0a0a0a
    f600:	0a0a0a0a 	.word	0x0a0a0a0a
    f604:	0a0a0a0a 	.word	0x0a0a0a0a
    f608:	00000a0a 	.word	0x00000a0a

0000f60c <g_sBspUartConfig>:
    f60c:	0001c200 00000060 00000000 00000000     ....`...........
    f61c:	00000000 00000012 00000000 00000000     ................
	...

0000f634 <g_AM_BSP_GPIO_COM_UART_RX>:
    f634:	00000000                                ....

0000f638 <g_AM_BSP_GPIO_COM_UART_TX>:
    f638:	00000000                                ....

0000f63c <g_AM_BSP_GPIO_ITM_SWO>:
    f63c:	00000002                                ....

0000f640 <am_hal_cachectrl_defaults>:
    f640:	00000308                                ....

0000f644 <g_AM_HAL_GPIO_DISABLE>:
    f644:	00000003                                ....

0000f648 <g_AM_HAL_GPIO_OUTPUT>:
    f648:	00000403                                ....

0000f64c <g_AM_HAL_GPIO_TRISTATE>:
    f64c:	00000c03                                ....

0000f650 <g_ui8Bit76Capabilities>:
    f650:	02800101 80010180 80800101 80808080     ................
    f660:	80808080 80808008 01800180 80808080     ................
    f670:	80808080 01800402 01010401 80808080     ................
    f680:	00000101                                ....

0000f684 <g_ui8Inpen>:
    f684:	e2242323 100723a1 e1004303 3561a151     ##$..#...C..Q.a5
    f694:	4181c525 d160b001 31a13130 1100f101     %..A..`.01.1....
    f6a4:	01d121b1 300511e5 31301037 40006100     .!.....07.01.a.@
    f6b4:	00003130                                01..

0000f6b8 <g_ui8NCEtable>:
    f6b8:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
    f6c8:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
    f6d8:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
    f6e8:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
    f6f8:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
    f708:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
    f718:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
    f728:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
    f738:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
    f748:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
    f758:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
    f768:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
    f778:	32221202 43231303                       .."2..#C

0000f780 <g_ui8nCEpins>:
    f780:	02070707 00080802 01020202 01010101     ................
    f790:	01010101 01010101 01010101 01010101     ................
    f7a0:	01010101 08010101 01010008 01010101     ................
    f7b0:	00000101                                ....

0000f7b4 <g_am_hal_mcuctrl_flash_size>:
    f7b4:	00004000 00008000 00010000 00020000     .@..............
    f7c4:	00040000 00080000 00100000 00200000     .............. .
	...

0000f7f4 <g_am_hal_mcuctrl_sram_size>:
    f7f4:	00004000 00008000 00010000 00020000     .@..............
    f804:	00040000 00080000 00100000 00060000     ................
	...

0000f834 <am_hal_pwrctrl_peripheral_control>:
	...
    f840:	00000001 00000004 00000004 00000002     ................
    f850:	00000008 00000008 00000004 00000008     ................
    f860:	00000008 00000008 00000008 00000008     ................
    f870:	00000010 00000010 00000010 00000020     ............ ...
    f880:	00000010 00000010 00000040 00000010     ........@.......
    f890:	00000010 00000080 00000004 00000004     ................
    f8a0:	00000100 00000004 00000004 00000200     ................
    f8b0:	00000020 00000020 00000400 00000004      ... ...........
    f8c0:	00000004 00000800 00000040 00000040     ........@...@...
    f8d0:	00001000 00000080 00000080 00002000     ............. ..
    f8e0:	00000100 00000100                       ........
