---
title: Digital Phase-Locked Loops
date: 2025-05-13 17:30:16
tags:
categories:
- analog
mathjax: true
---


## DT & CT Spectral Density

![image-20250512230604969](dpll/image-20250512230604969.png)

---

[[Sampling of WSS process of Systems, Modulation and Noise](https://raytroop.github.io/2024/05/25/comm/#sampling-of-wss-process)]

![image-20250512233058520](dpll/image-20250512233058520.png)

That is
$$
P_{x_s x_s} (f)= \frac{1}{T_s}P_{xx}(f)
$$
In going from *discrete* time to *continuous* time,  we must add a scale factor $1/T$, the sample period



---

![image-20250513211531981](dpll/image-20250513211531981.png)





> [Sam Palermo, ECEN620 2024 Lecture 9: Digital PLLs](https://people.engr.tamu.edu/spalermo/ecen620/lecture09_ee620_digital_PLLs.pdf)
>
> [ISSCC 2008 Tutorial on Digital Phase-Locked Loops Michael H. Perrott](https://www.nishanchettri.com/isscc-slides/2008%20ISSCC/Tutorials/T05_Pres.pdf)
>
> [CICC 2009 Tutorial on Digital Phase-Locked Loops Michael H. Perrott](https://www.cppsim.com/PLL_Lectures/digital_pll_cicc_tutorial_perrott.pdf)