Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sat Apr 15 17:18:59 2017
| Host             : calypso-win running 64-bit major release  (build 9200)
| Command          : report_power -file starter_kit_demo_design_wrapper_power_routed.rpt -pb starter_kit_demo_design_wrapper_power_summary_routed.pb -rpx starter_kit_demo_design_wrapper_power_routed.rpx
| Design           : starter_kit_demo_design_wrapper
| Device           : xczu3eg-sfva625-1-i-es1
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.699 |
| Dynamic (W)              | 2.352 |
| Device Static (W)        | 0.347 |
| Effective TJA (C/W)      | 2.4   |
| Max Ambient (C)          | 93.6  |
| Junction Temperature (C) | 31.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        3 |       --- |             --- |
| CLB Logic                |     0.002 |     3424 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1241 |     70560 |            1.76 |
|   LUT as Shift Register  |    <0.001 |       46 |     28800 |            0.16 |
|   Register               |    <0.001 |     1602 |    141120 |            1.14 |
|   LUT as Distributed RAM |    <0.001 |       40 |     28800 |            0.14 |
|   CARRY8                 |    <0.001 |        8 |      8820 |            0.09 |
|   Others                 |     0.000 |      139 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        4 |     70560 |           <0.01 |
| Signals                  |     0.002 |     2704 |       --- |             --- |
| I/O                      |     0.005 |       19 |       180 |           10.56 |
| PS8                      |     2.337 |        1 |       --- |             --- |
| Static Power             |     0.347 |          |           |                 |
|   PS Static              |     0.141 |          |           |                 |
|   PL Static              |     0.206 |          |           |                 |
| Total                    |     2.699 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.068 |       0.011 |      0.056 |
| Vccint_io       |       0.850 |     0.026 |       0.000 |      0.026 |
| Vccint_xiphy    |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccaux          |       1.800 |     0.047 |       0.000 |      0.047 |
| Vccaux_io       |       1.800 |     0.027 |       0.001 |      0.025 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.002 |       0.002 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSINTFP     |       0.850 |     1.340 |       1.303 |      0.038 |
| VCC_PSINTLP     |       0.850 |     0.299 |       0.291 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.152 |       0.138 |      0.014 |
| VCC_PSINTFP_DDR |       0.850 |     0.261 |       0.256 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.078 |       0.073 |      0.004 |
| VPS_MGTRAVTT    |       1.800 |     0.037 |       0.033 |      0.004 |
| VCCO_PSDDR_504  |       1.200 |     0.346 |       0.310 |      0.036 |
| VCC_PSAUX       |       1.800 |     0.005 |       0.002 |      0.003 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.016 |       0.011 |      0.005 |
| VCCO_PSIO0_500  |       1.800 |     0.016 |       0.014 |      0.002 |
| VCCO_PSIO1_501  |       3.300 |     0.019 |       0.017 |      0.002 |
| VCCO_PSIO2_502  |       1.800 |     0.014 |       0.012 |      0.002 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+-----------------------------------------------------------------------+-----------------+
| Clock    | Domain                                                                | Constraint (ns) |
+----------+-----------------------------------------------------------------------+-----------------+
| clk_pl_0 | starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| starter_kit_demo_design_wrapper                                                        |     2.352 |
|   dip_switches_8bits_tri_i_IBUF[0]_inst                                                |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[1]_inst                                                |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[2]_inst                                                |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[3]_inst                                                |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[4]_inst                                                |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[5]_inst                                                |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[6]_inst                                                |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[7]_inst                                                |    <0.001 |
|   push_buttons_3bits_tri_i_IBUF[0]_inst                                                |    <0.001 |
|   push_buttons_3bits_tri_i_IBUF[1]_inst                                                |    <0.001 |
|   push_buttons_3bits_tri_i_IBUF[2]_inst                                                |    <0.001 |
|   starter_kit_demo_design_i                                                            |     2.346 |
|     axi_gpio_0                                                                         |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|         gpio_core_1                                                                    |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                  |    <0.001 |
|     axi_gpio_1                                                                         |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|         gpio_core_1                                                                    |    <0.001 |
|     axi_gpio_2                                                                         |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|         gpio_core_1                                                                    |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                  |    <0.001 |
|     ps8_0_axi_periph                                                                   |     0.008 |
|       s00_couplers                                                                     |     0.007 |
|         auto_ds                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.004 |
|               USE_READ.read_addr_inst                                                  |     0.002 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|         auto_pc                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.003 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                     |    <0.001 |
|             addr_arbiter_inst                                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     rst_ps8_0_100M                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     zynq_ultra_ps_e_0                                                                  |     2.337 |
|       inst                                                                             |     2.337 |
+----------------------------------------------------------------------------------------+-----------+


