
EEE3096S_2022_Prac_3_ADCs_Interrupts_and_PWM_Student_Version.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ea8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004f68  08004f68  00014f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ff8  08004ff8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08004ff8  08004ff8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ff8  08004ff8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ff8  08004ff8  00014ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ffc  08004ffc  00014ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  20000074  08005074  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  08005074  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f0bb  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002022  00000000  00000000  0002f157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  00031180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  00031ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001237e  00000000  00000000  00032b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f901  00000000  00000000  00044ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071dfe  00000000  00000000  000547c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c65c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033a0  00000000  00000000  000c6618  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004f50 	.word	0x08004f50

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08004f50 	.word	0x08004f50

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023a:	f000 fd01 	bl	8000c40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023e:	f000 f861 	bl	8000304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000242:	f000 f9e1 	bl	8000608 <MX_GPIO_Init>
  MX_DMA_Init();
 8000246:	f000 f9b9 	bl	80005bc <MX_DMA_Init>
  MX_USART2_UART_Init();
 800024a:	f000 f987 	bl	800055c <MX_USART2_UART_Init>
  MX_ADC_Init();
 800024e:	f000 f8a9 	bl	80003a4 <MX_ADC_Init>
  MX_TIM3_Init();
 8000252:	f000 f903 	bl	800045c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //Create variables needed in while loop

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); //Start the PWM on TIM3 Channel 4 (Green LED)
 8000256:	4b23      	ldr	r3, [pc, #140]	; (80002e4 <main+0xb0>)
 8000258:	210c      	movs	r1, #12
 800025a:	0018      	movs	r0, r3
 800025c:	f002 fc54 	bl	8002b08 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8); // Toggle blue LED
 8000260:	2380      	movs	r3, #128	; 0x80
 8000262:	005b      	lsls	r3, r3, #1
 8000264:	4a20      	ldr	r2, [pc, #128]	; (80002e8 <main+0xb4>)
 8000266:	0019      	movs	r1, r3
 8000268:	0010      	movs	r0, r2
 800026a:	f001 fef8 	bl	800205e <HAL_GPIO_TogglePin>


	  //TASK 2
	  //Test the pollADC function and display it via UART

	  sprintf(buffer, "ADC:%ld\n\r",pollADC());
 800026e:	f000 fa7d 	bl	800076c <pollADC>
 8000272:	0002      	movs	r2, r0
 8000274:	491d      	ldr	r1, [pc, #116]	; (80002ec <main+0xb8>)
 8000276:	4b1e      	ldr	r3, [pc, #120]	; (80002f0 <main+0xbc>)
 8000278:	0018      	movs	r0, r3
 800027a:	f004 f9ff 	bl	800467c <siprintf>
	  HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 800027e:	23fa      	movs	r3, #250	; 0xfa
 8000280:	009b      	lsls	r3, r3, #2
 8000282:	491b      	ldr	r1, [pc, #108]	; (80002f0 <main+0xbc>)
 8000284:	481b      	ldr	r0, [pc, #108]	; (80002f4 <main+0xc0>)
 8000286:	2218      	movs	r2, #24
 8000288:	f003 fa7c 	bl	8003784 <HAL_UART_Transmit>
	  /*Test your ADCtoCRR function. Display CRR value via UART
	   *As the potentiometer is adjusted from 0, the Duty cycle can be seen to
	   *increase up to the maximum value of 47999
	   */

	  uint32_t ccr_val = ADCtoCRR(pollADC());
 800028c:	f000 fa6e 	bl	800076c <pollADC>
 8000290:	0003      	movs	r3, r0
 8000292:	0018      	movs	r0, r3
 8000294:	f000 fa88 	bl	80007a8 <ADCtoCRR>
 8000298:	0003      	movs	r3, r0
 800029a:	607b      	str	r3, [r7, #4]
	  sprintf(buffer, "Duty:%ld\n\r", ccr_val);
 800029c:	687a      	ldr	r2, [r7, #4]
 800029e:	4916      	ldr	r1, [pc, #88]	; (80002f8 <main+0xc4>)
 80002a0:	4b13      	ldr	r3, [pc, #76]	; (80002f0 <main+0xbc>)
 80002a2:	0018      	movs	r0, r3
 80002a4:	f004 f9ea 	bl	800467c <siprintf>
	  HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 80002a8:	23fa      	movs	r3, #250	; 0xfa
 80002aa:	009b      	lsls	r3, r3, #2
 80002ac:	4910      	ldr	r1, [pc, #64]	; (80002f0 <main+0xbc>)
 80002ae:	4811      	ldr	r0, [pc, #68]	; (80002f4 <main+0xc0>)
 80002b0:	2218      	movs	r2, #24
 80002b2:	f003 fa67 	bl	8003784 <HAL_UART_Transmit>
	  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_4, ccr_val);
 80002b6:	4b0b      	ldr	r3, [pc, #44]	; (80002e4 <main+0xb0>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	641a      	str	r2, [r3, #64]	; 0x40


	  //TASK 4
	  //Complete rest of implementation

	  sprintf(buffer, "-------\n\r");
 80002be:	4a0f      	ldr	r2, [pc, #60]	; (80002fc <main+0xc8>)
 80002c0:	4b0b      	ldr	r3, [pc, #44]	; (80002f0 <main+0xbc>)
 80002c2:	0011      	movs	r1, r2
 80002c4:	0018      	movs	r0, r3
 80002c6:	f004 f9d9 	bl	800467c <siprintf>
	  HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 80002ca:	23fa      	movs	r3, #250	; 0xfa
 80002cc:	009b      	lsls	r3, r3, #2
 80002ce:	4908      	ldr	r1, [pc, #32]	; (80002f0 <main+0xbc>)
 80002d0:	4808      	ldr	r0, [pc, #32]	; (80002f4 <main+0xc0>)
 80002d2:	2218      	movs	r2, #24
 80002d4:	f003 fa56 	bl	8003784 <HAL_UART_Transmit>
	  HAL_Delay (DELAY);
 80002d8:	4b09      	ldr	r3, [pc, #36]	; (8000300 <main+0xcc>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fd13 	bl	8000d08 <HAL_Delay>
  {
 80002e2:	e7bd      	b.n	8000260 <main+0x2c>
 80002e4:	20000114 	.word	0x20000114
 80002e8:	48000800 	.word	0x48000800
 80002ec:	08004f68 	.word	0x08004f68
 80002f0:	20000224 	.word	0x20000224
 80002f4:	2000015c 	.word	0x2000015c
 80002f8:	08004f74 	.word	0x08004f74
 80002fc:	08004f80 	.word	0x08004f80
 8000300:	20000000 	.word	0x20000000

08000304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000304:	b590      	push	{r4, r7, lr}
 8000306:	b091      	sub	sp, #68	; 0x44
 8000308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030a:	2410      	movs	r4, #16
 800030c:	193b      	adds	r3, r7, r4
 800030e:	0018      	movs	r0, r3
 8000310:	2330      	movs	r3, #48	; 0x30
 8000312:	001a      	movs	r2, r3
 8000314:	2100      	movs	r1, #0
 8000316:	f004 f9a9 	bl	800466c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031a:	003b      	movs	r3, r7
 800031c:	0018      	movs	r0, r3
 800031e:	2310      	movs	r3, #16
 8000320:	001a      	movs	r2, r3
 8000322:	2100      	movs	r1, #0
 8000324:	f004 f9a2 	bl	800466c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000328:	0021      	movs	r1, r4
 800032a:	187b      	adds	r3, r7, r1
 800032c:	2212      	movs	r2, #18
 800032e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000330:	187b      	adds	r3, r7, r1
 8000332:	2201      	movs	r2, #1
 8000334:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2201      	movs	r2, #1
 800033a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2210      	movs	r2, #16
 8000340:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000342:	187b      	adds	r3, r7, r1
 8000344:	2210      	movs	r2, #16
 8000346:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000348:	187b      	adds	r3, r7, r1
 800034a:	2202      	movs	r2, #2
 800034c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2200      	movs	r2, #0
 8000352:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000354:	187b      	adds	r3, r7, r1
 8000356:	22a0      	movs	r2, #160	; 0xa0
 8000358:	0392      	lsls	r2, r2, #14
 800035a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800035c:	187b      	adds	r3, r7, r1
 800035e:	2200      	movs	r2, #0
 8000360:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000362:	187b      	adds	r3, r7, r1
 8000364:	0018      	movs	r0, r3
 8000366:	f001 febb 	bl	80020e0 <HAL_RCC_OscConfig>
 800036a:	1e03      	subs	r3, r0, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800036e:	f000 fa39 	bl	80007e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000372:	003b      	movs	r3, r7
 8000374:	2207      	movs	r2, #7
 8000376:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000378:	003b      	movs	r3, r7
 800037a:	2202      	movs	r2, #2
 800037c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037e:	003b      	movs	r3, r7
 8000380:	2200      	movs	r2, #0
 8000382:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000384:	003b      	movs	r3, r7
 8000386:	2200      	movs	r2, #0
 8000388:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800038a:	003b      	movs	r3, r7
 800038c:	2101      	movs	r1, #1
 800038e:	0018      	movs	r0, r3
 8000390:	f002 f9c0 	bl	8002714 <HAL_RCC_ClockConfig>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000398:	f000 fa24 	bl	80007e4 <Error_Handler>
  }
}
 800039c:	46c0      	nop			; (mov r8, r8)
 800039e:	46bd      	mov	sp, r7
 80003a0:	b011      	add	sp, #68	; 0x44
 80003a2:	bd90      	pop	{r4, r7, pc}

080003a4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b084      	sub	sp, #16
 80003a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003aa:	1d3b      	adds	r3, r7, #4
 80003ac:	0018      	movs	r0, r3
 80003ae:	230c      	movs	r3, #12
 80003b0:	001a      	movs	r2, r3
 80003b2:	2100      	movs	r1, #0
 80003b4:	f004 f95a 	bl	800466c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80003b8:	4b26      	ldr	r3, [pc, #152]	; (8000454 <MX_ADC_Init+0xb0>)
 80003ba:	4a27      	ldr	r2, [pc, #156]	; (8000458 <MX_ADC_Init+0xb4>)
 80003bc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003be:	4b25      	ldr	r3, [pc, #148]	; (8000454 <MX_ADC_Init+0xb0>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80003c4:	4b23      	ldr	r3, [pc, #140]	; (8000454 <MX_ADC_Init+0xb0>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003ca:	4b22      	ldr	r3, [pc, #136]	; (8000454 <MX_ADC_Init+0xb0>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80003d0:	4b20      	ldr	r3, [pc, #128]	; (8000454 <MX_ADC_Init+0xb0>)
 80003d2:	2201      	movs	r2, #1
 80003d4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003d6:	4b1f      	ldr	r3, [pc, #124]	; (8000454 <MX_ADC_Init+0xb0>)
 80003d8:	2204      	movs	r2, #4
 80003da:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80003dc:	4b1d      	ldr	r3, [pc, #116]	; (8000454 <MX_ADC_Init+0xb0>)
 80003de:	2200      	movs	r2, #0
 80003e0:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80003e2:	4b1c      	ldr	r3, [pc, #112]	; (8000454 <MX_ADC_Init+0xb0>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80003e8:	4b1a      	ldr	r3, [pc, #104]	; (8000454 <MX_ADC_Init+0xb0>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80003ee:	4b19      	ldr	r3, [pc, #100]	; (8000454 <MX_ADC_Init+0xb0>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003f4:	4b17      	ldr	r3, [pc, #92]	; (8000454 <MX_ADC_Init+0xb0>)
 80003f6:	22c2      	movs	r2, #194	; 0xc2
 80003f8:	32ff      	adds	r2, #255	; 0xff
 80003fa:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003fc:	4b15      	ldr	r3, [pc, #84]	; (8000454 <MX_ADC_Init+0xb0>)
 80003fe:	2200      	movs	r2, #0
 8000400:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000402:	4b14      	ldr	r3, [pc, #80]	; (8000454 <MX_ADC_Init+0xb0>)
 8000404:	2224      	movs	r2, #36	; 0x24
 8000406:	2100      	movs	r1, #0
 8000408:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800040a:	4b12      	ldr	r3, [pc, #72]	; (8000454 <MX_ADC_Init+0xb0>)
 800040c:	2201      	movs	r2, #1
 800040e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000410:	4b10      	ldr	r3, [pc, #64]	; (8000454 <MX_ADC_Init+0xb0>)
 8000412:	0018      	movs	r0, r3
 8000414:	f000 fc9c 	bl	8000d50 <HAL_ADC_Init>
 8000418:	1e03      	subs	r3, r0, #0
 800041a:	d001      	beq.n	8000420 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800041c:	f000 f9e2 	bl	80007e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000420:	1d3b      	adds	r3, r7, #4
 8000422:	2207      	movs	r2, #7
 8000424:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	2280      	movs	r2, #128	; 0x80
 800042a:	0152      	lsls	r2, r2, #5
 800042c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2280      	movs	r2, #128	; 0x80
 8000432:	0552      	lsls	r2, r2, #21
 8000434:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000436:	1d3a      	adds	r2, r7, #4
 8000438:	4b06      	ldr	r3, [pc, #24]	; (8000454 <MX_ADC_Init+0xb0>)
 800043a:	0011      	movs	r1, r2
 800043c:	0018      	movs	r0, r3
 800043e:	f000 ffcf 	bl	80013e0 <HAL_ADC_ConfigChannel>
 8000442:	1e03      	subs	r3, r0, #0
 8000444:	d001      	beq.n	800044a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000446:	f000 f9cd 	bl	80007e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	46bd      	mov	sp, r7
 800044e:	b004      	add	sp, #16
 8000450:	bd80      	pop	{r7, pc}
 8000452:	46c0      	nop			; (mov r8, r8)
 8000454:	20000090 	.word	0x20000090
 8000458:	40012400 	.word	0x40012400

0800045c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b08e      	sub	sp, #56	; 0x38
 8000460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000462:	2328      	movs	r3, #40	; 0x28
 8000464:	18fb      	adds	r3, r7, r3
 8000466:	0018      	movs	r0, r3
 8000468:	2310      	movs	r3, #16
 800046a:	001a      	movs	r2, r3
 800046c:	2100      	movs	r1, #0
 800046e:	f004 f8fd 	bl	800466c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000472:	2320      	movs	r3, #32
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	0018      	movs	r0, r3
 8000478:	2308      	movs	r3, #8
 800047a:	001a      	movs	r2, r3
 800047c:	2100      	movs	r1, #0
 800047e:	f004 f8f5 	bl	800466c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	0018      	movs	r0, r3
 8000486:	231c      	movs	r3, #28
 8000488:	001a      	movs	r2, r3
 800048a:	2100      	movs	r1, #0
 800048c:	f004 f8ee 	bl	800466c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000490:	4b2f      	ldr	r3, [pc, #188]	; (8000550 <MX_TIM3_Init+0xf4>)
 8000492:	4a30      	ldr	r2, [pc, #192]	; (8000554 <MX_TIM3_Init+0xf8>)
 8000494:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000496:	4b2e      	ldr	r3, [pc, #184]	; (8000550 <MX_TIM3_Init+0xf4>)
 8000498:	2200      	movs	r2, #0
 800049a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800049c:	4b2c      	ldr	r3, [pc, #176]	; (8000550 <MX_TIM3_Init+0xf4>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 47999;
 80004a2:	4b2b      	ldr	r3, [pc, #172]	; (8000550 <MX_TIM3_Init+0xf4>)
 80004a4:	4a2c      	ldr	r2, [pc, #176]	; (8000558 <MX_TIM3_Init+0xfc>)
 80004a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004a8:	4b29      	ldr	r3, [pc, #164]	; (8000550 <MX_TIM3_Init+0xf4>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004ae:	4b28      	ldr	r3, [pc, #160]	; (8000550 <MX_TIM3_Init+0xf4>)
 80004b0:	2280      	movs	r2, #128	; 0x80
 80004b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004b4:	4b26      	ldr	r3, [pc, #152]	; (8000550 <MX_TIM3_Init+0xf4>)
 80004b6:	0018      	movs	r0, r3
 80004b8:	f002 fa7e 	bl	80029b8 <HAL_TIM_Base_Init>
 80004bc:	1e03      	subs	r3, r0, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80004c0:	f000 f990 	bl	80007e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004c4:	2128      	movs	r1, #40	; 0x28
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2280      	movs	r2, #128	; 0x80
 80004ca:	0152      	lsls	r2, r2, #5
 80004cc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80004ce:	187a      	adds	r2, r7, r1
 80004d0:	4b1f      	ldr	r3, [pc, #124]	; (8000550 <MX_TIM3_Init+0xf4>)
 80004d2:	0011      	movs	r1, r2
 80004d4:	0018      	movs	r0, r3
 80004d6:	f002 fc95 	bl	8002e04 <HAL_TIM_ConfigClockSource>
 80004da:	1e03      	subs	r3, r0, #0
 80004dc:	d001      	beq.n	80004e2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80004de:	f000 f981 	bl	80007e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80004e2:	4b1b      	ldr	r3, [pc, #108]	; (8000550 <MX_TIM3_Init+0xf4>)
 80004e4:	0018      	movs	r0, r3
 80004e6:	f002 fab7 	bl	8002a58 <HAL_TIM_PWM_Init>
 80004ea:	1e03      	subs	r3, r0, #0
 80004ec:	d001      	beq.n	80004f2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80004ee:	f000 f979 	bl	80007e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004f2:	2120      	movs	r1, #32
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2200      	movs	r2, #0
 80004fe:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000500:	187a      	adds	r2, r7, r1
 8000502:	4b13      	ldr	r3, [pc, #76]	; (8000550 <MX_TIM3_Init+0xf4>)
 8000504:	0011      	movs	r1, r2
 8000506:	0018      	movs	r0, r3
 8000508:	f003 f88a 	bl	8003620 <HAL_TIMEx_MasterConfigSynchronization>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000510:	f000 f968 	bl	80007e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	2260      	movs	r2, #96	; 0x60
 8000518:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800051a:	1d3b      	adds	r3, r7, #4
 800051c:	2200      	movs	r2, #0
 800051e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	2200      	movs	r2, #0
 8000524:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	2200      	movs	r2, #0
 800052a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800052c:	1d39      	adds	r1, r7, #4
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <MX_TIM3_Init+0xf4>)
 8000530:	220c      	movs	r2, #12
 8000532:	0018      	movs	r0, r3
 8000534:	f002 fba0 	bl	8002c78 <HAL_TIM_PWM_ConfigChannel>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 800053c:	f000 f952 	bl	80007e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000540:	4b03      	ldr	r3, [pc, #12]	; (8000550 <MX_TIM3_Init+0xf4>)
 8000542:	0018      	movs	r0, r3
 8000544:	f000 fa10 	bl	8000968 <HAL_TIM_MspPostInit>

}
 8000548:	46c0      	nop			; (mov r8, r8)
 800054a:	46bd      	mov	sp, r7
 800054c:	b00e      	add	sp, #56	; 0x38
 800054e:	bd80      	pop	{r7, pc}
 8000550:	20000114 	.word	0x20000114
 8000554:	40000400 	.word	0x40000400
 8000558:	0000bb7f 	.word	0x0000bb7f

0800055c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000560:	4b14      	ldr	r3, [pc, #80]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 8000562:	4a15      	ldr	r2, [pc, #84]	; (80005b8 <MX_USART2_UART_Init+0x5c>)
 8000564:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000566:	4b13      	ldr	r3, [pc, #76]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 8000568:	2296      	movs	r2, #150	; 0x96
 800056a:	0192      	lsls	r2, r2, #6
 800056c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800056e:	4b11      	ldr	r3, [pc, #68]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 8000570:	2200      	movs	r2, #0
 8000572:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000574:	4b0f      	ldr	r3, [pc, #60]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 8000576:	2200      	movs	r2, #0
 8000578:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800057a:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 800057c:	2200      	movs	r2, #0
 800057e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000580:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 8000582:	220c      	movs	r2, #12
 8000584:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000586:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 8000588:	2200      	movs	r2, #0
 800058a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800058c:	4b09      	ldr	r3, [pc, #36]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 800058e:	2200      	movs	r2, #0
 8000590:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000592:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 8000594:	2200      	movs	r2, #0
 8000596:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000598:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 800059a:	2200      	movs	r2, #0
 800059c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800059e:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <MX_USART2_UART_Init+0x58>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f003 f89b 	bl	80036dc <HAL_UART_Init>
 80005a6:	1e03      	subs	r3, r0, #0
 80005a8:	d001      	beq.n	80005ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005aa:	f000 f91b 	bl	80007e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	2000015c 	.word	0x2000015c
 80005b8:	40004400 	.word	0x40004400

080005bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005c2:	4b10      	ldr	r3, [pc, #64]	; (8000604 <MX_DMA_Init+0x48>)
 80005c4:	695a      	ldr	r2, [r3, #20]
 80005c6:	4b0f      	ldr	r3, [pc, #60]	; (8000604 <MX_DMA_Init+0x48>)
 80005c8:	2101      	movs	r1, #1
 80005ca:	430a      	orrs	r2, r1
 80005cc:	615a      	str	r2, [r3, #20]
 80005ce:	4b0d      	ldr	r3, [pc, #52]	; (8000604 <MX_DMA_Init+0x48>)
 80005d0:	695b      	ldr	r3, [r3, #20]
 80005d2:	2201      	movs	r2, #1
 80005d4:	4013      	ands	r3, r2
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005da:	2200      	movs	r2, #0
 80005dc:	2100      	movs	r1, #0
 80005de:	2009      	movs	r0, #9
 80005e0:	f001 f9fa 	bl	80019d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005e4:	2009      	movs	r0, #9
 80005e6:	f001 fa0c 	bl	8001a02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2100      	movs	r1, #0
 80005ee:	200b      	movs	r0, #11
 80005f0:	f001 f9f2 	bl	80019d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80005f4:	200b      	movs	r0, #11
 80005f6:	f001 fa04 	bl	8001a02 <HAL_NVIC_EnableIRQ>

}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	46bd      	mov	sp, r7
 80005fe:	b002      	add	sp, #8
 8000600:	bd80      	pop	{r7, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	40021000 	.word	0x40021000

08000608 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b08b      	sub	sp, #44	; 0x2c
 800060c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060e:	2414      	movs	r4, #20
 8000610:	193b      	adds	r3, r7, r4
 8000612:	0018      	movs	r0, r3
 8000614:	2314      	movs	r3, #20
 8000616:	001a      	movs	r2, r3
 8000618:	2100      	movs	r1, #0
 800061a:	f004 f827 	bl	800466c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800061e:	4b43      	ldr	r3, [pc, #268]	; (800072c <MX_GPIO_Init+0x124>)
 8000620:	695a      	ldr	r2, [r3, #20]
 8000622:	4b42      	ldr	r3, [pc, #264]	; (800072c <MX_GPIO_Init+0x124>)
 8000624:	2180      	movs	r1, #128	; 0x80
 8000626:	03c9      	lsls	r1, r1, #15
 8000628:	430a      	orrs	r2, r1
 800062a:	615a      	str	r2, [r3, #20]
 800062c:	4b3f      	ldr	r3, [pc, #252]	; (800072c <MX_GPIO_Init+0x124>)
 800062e:	695a      	ldr	r2, [r3, #20]
 8000630:	2380      	movs	r3, #128	; 0x80
 8000632:	03db      	lsls	r3, r3, #15
 8000634:	4013      	ands	r3, r2
 8000636:	613b      	str	r3, [r7, #16]
 8000638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	4b3c      	ldr	r3, [pc, #240]	; (800072c <MX_GPIO_Init+0x124>)
 800063c:	695a      	ldr	r2, [r3, #20]
 800063e:	4b3b      	ldr	r3, [pc, #236]	; (800072c <MX_GPIO_Init+0x124>)
 8000640:	2180      	movs	r1, #128	; 0x80
 8000642:	0289      	lsls	r1, r1, #10
 8000644:	430a      	orrs	r2, r1
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	4b38      	ldr	r3, [pc, #224]	; (800072c <MX_GPIO_Init+0x124>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	029b      	lsls	r3, r3, #10
 8000650:	4013      	ands	r3, r2
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000656:	4b35      	ldr	r3, [pc, #212]	; (800072c <MX_GPIO_Init+0x124>)
 8000658:	695a      	ldr	r2, [r3, #20]
 800065a:	4b34      	ldr	r3, [pc, #208]	; (800072c <MX_GPIO_Init+0x124>)
 800065c:	2180      	movs	r1, #128	; 0x80
 800065e:	0309      	lsls	r1, r1, #12
 8000660:	430a      	orrs	r2, r1
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4b31      	ldr	r3, [pc, #196]	; (800072c <MX_GPIO_Init+0x124>)
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	031b      	lsls	r3, r3, #12
 800066c:	4013      	ands	r3, r2
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000672:	4b2e      	ldr	r3, [pc, #184]	; (800072c <MX_GPIO_Init+0x124>)
 8000674:	695a      	ldr	r2, [r3, #20]
 8000676:	4b2d      	ldr	r3, [pc, #180]	; (800072c <MX_GPIO_Init+0x124>)
 8000678:	2180      	movs	r1, #128	; 0x80
 800067a:	02c9      	lsls	r1, r1, #11
 800067c:	430a      	orrs	r2, r1
 800067e:	615a      	str	r2, [r3, #20]
 8000680:	4b2a      	ldr	r3, [pc, #168]	; (800072c <MX_GPIO_Init+0x124>)
 8000682:	695a      	ldr	r2, [r3, #20]
 8000684:	2380      	movs	r3, #128	; 0x80
 8000686:	02db      	lsls	r3, r3, #11
 8000688:	4013      	ands	r3, r2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800068e:	2380      	movs	r3, #128	; 0x80
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	4827      	ldr	r0, [pc, #156]	; (8000730 <MX_GPIO_Init+0x128>)
 8000694:	2200      	movs	r2, #0
 8000696:	0019      	movs	r1, r3
 8000698:	f001 fcc4 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069c:	193b      	adds	r3, r7, r4
 800069e:	2201      	movs	r2, #1
 80006a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a2:	193b      	adds	r3, r7, r4
 80006a4:	2284      	movs	r2, #132	; 0x84
 80006a6:	0392      	lsls	r2, r2, #14
 80006a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006b0:	193a      	adds	r2, r7, r4
 80006b2:	2390      	movs	r3, #144	; 0x90
 80006b4:	05db      	lsls	r3, r3, #23
 80006b6:	0011      	movs	r1, r2
 80006b8:	0018      	movs	r0, r3
 80006ba:	f001 fb43 	bl	8001d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80006be:	0021      	movs	r1, r4
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2280      	movs	r2, #128	; 0x80
 80006c4:	0052      	lsls	r2, r2, #1
 80006c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c8:	000c      	movs	r4, r1
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	2201      	movs	r2, #1
 80006ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	193b      	adds	r3, r7, r4
 80006d8:	2200      	movs	r2, #0
 80006da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80006dc:	193b      	adds	r3, r7, r4
 80006de:	4a14      	ldr	r2, [pc, #80]	; (8000730 <MX_GPIO_Init+0x128>)
 80006e0:	0019      	movs	r1, r3
 80006e2:	0010      	movs	r0, r2
 80006e4:	f001 fb2e 	bl	8001d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80006e8:	0021      	movs	r1, r4
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	22c0      	movs	r2, #192	; 0xc0
 80006ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	2212      	movs	r2, #18
 80006f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2203      	movs	r2, #3
 8000700:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2201      	movs	r2, #1
 8000706:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000708:	187b      	adds	r3, r7, r1
 800070a:	4a0a      	ldr	r2, [pc, #40]	; (8000734 <MX_GPIO_Init+0x12c>)
 800070c:	0019      	movs	r1, r3
 800070e:	0010      	movs	r0, r2
 8000710:	f001 fb18 	bl	8001d44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000714:	2200      	movs	r2, #0
 8000716:	2100      	movs	r1, #0
 8000718:	2005      	movs	r0, #5
 800071a:	f001 f95d 	bl	80019d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800071e:	2005      	movs	r0, #5
 8000720:	f001 f96f 	bl	8001a02 <HAL_NVIC_EnableIRQ>

}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	b00b      	add	sp, #44	; 0x2c
 800072a:	bd90      	pop	{r4, r7, pc}
 800072c:	40021000 	.word	0x40021000
 8000730:	48000800 	.word	0x48000800
 8000734:	48000400 	.word	0x48000400

08000738 <EXTI0_1_IRQHandler>:

/* USER CODE BEGIN 4 */
void EXTI0_1_IRQHandler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0

	//TASK 1
	//Switch delay frequency

	if (DELAY == 1000) {
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <EXTI0_1_IRQHandler+0x30>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	23fa      	movs	r3, #250	; 0xfa
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	429a      	cmp	r2, r3
 8000746:	d104      	bne.n	8000752 <EXTI0_1_IRQHandler+0x1a>
		DELAY = 2000;
 8000748:	4b07      	ldr	r3, [pc, #28]	; (8000768 <EXTI0_1_IRQHandler+0x30>)
 800074a:	22fa      	movs	r2, #250	; 0xfa
 800074c:	00d2      	lsls	r2, r2, #3
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	e003      	b.n	800075a <EXTI0_1_IRQHandler+0x22>
	}
	else {
		DELAY = 1000;
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <EXTI0_1_IRQHandler+0x30>)
 8000754:	22fa      	movs	r2, #250	; 0xfa
 8000756:	0092      	lsls	r2, r2, #2
 8000758:	601a      	str	r2, [r3, #0]
	}

	HAL_GPIO_EXTI_IRQHandler(B1_Pin); // Clear interrupt flags
 800075a:	2001      	movs	r0, #1
 800075c:	f001 fc9a 	bl	8002094 <HAL_GPIO_EXTI_IRQHandler>
}
 8000760:	46c0      	nop			; (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	20000000 	.word	0x20000000

0800076c <pollADC>:

uint32_t pollADC(void){
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0

	//TASK 1
	HAL_ADC_Start(&hadc); //Start the ADC
 8000772:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <pollADC+0x38>)
 8000774:	0018      	movs	r0, r3
 8000776:	f000 fc2b 	bl	8000fd0 <HAL_ADC_Start>

	HAL_ADC_PollForConversion(&hadc, 1); //Poll for conversion
 800077a:	4b0a      	ldr	r3, [pc, #40]	; (80007a4 <pollADC+0x38>)
 800077c:	2101      	movs	r1, #1
 800077e:	0018      	movs	r0, r3
 8000780:	f000 fcba 	bl	80010f8 <HAL_ADC_PollForConversion>

	uint32_t adc_val = HAL_ADC_GetValue(&hadc); //Get the ADC value
 8000784:	4b07      	ldr	r3, [pc, #28]	; (80007a4 <pollADC+0x38>)
 8000786:	0018      	movs	r0, r3
 8000788:	f000 fd4e 	bl	8001228 <HAL_ADC_GetValue>
 800078c:	0003      	movs	r3, r0
 800078e:	607b      	str	r3, [r7, #4]

	HAL_ADC_Stop(&hadc); //Stop ADC
 8000790:	4b04      	ldr	r3, [pc, #16]	; (80007a4 <pollADC+0x38>)
 8000792:	0018      	movs	r0, r3
 8000794:	f000 fc70 	bl	8001078 <HAL_ADC_Stop>

	return adc_val; //Return the ADC Value
 8000798:	687b      	ldr	r3, [r7, #4]

	// Code referenced from: https://controllerstech.com/stm32-adc-single-channel/
}
 800079a:	0018      	movs	r0, r3
 800079c:	46bd      	mov	sp, r7
 800079e:	b002      	add	sp, #8
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	20000090 	.word	0x20000090

080007a8 <ADCtoCRR>:

uint32_t ADCtoCRR(uint32_t adc_val){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]

	//TASK 2
	int CRR = 4095;
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <ADCtoCRR+0x34>)
 80007b2:	60fb      	str	r3, [r7, #12]

		if (adc_val<=4095)
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	2380      	movs	r3, #128	; 0x80
 80007b8:	015b      	lsls	r3, r3, #5
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d208      	bcs.n	80007d0 <ADCtoCRR+0x28>
		{
			CRR = (adc_val*47999)/4095;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4a07      	ldr	r2, [pc, #28]	; (80007e0 <ADCtoCRR+0x38>)
 80007c2:	4353      	muls	r3, r2
 80007c4:	4905      	ldr	r1, [pc, #20]	; (80007dc <ADCtoCRR+0x34>)
 80007c6:	0018      	movs	r0, r3
 80007c8:	f7ff fca8 	bl	800011c <__udivsi3>
 80007cc:	0003      	movs	r3, r0
 80007ce:	60fb      	str	r3, [r7, #12]
		}

		return CRR;
 80007d0:	68fb      	ldr	r3, [r7, #12]
}
 80007d2:	0018      	movs	r0, r3
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b004      	add	sp, #16
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	00000fff 	.word	0x00000fff
 80007e0:	0000bb7f 	.word	0x0000bb7f

080007e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e8:	b672      	cpsid	i
}
 80007ea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ec:	e7fe      	b.n	80007ec <Error_Handler+0x8>
	...

080007f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f6:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <HAL_MspInit+0x44>)
 80007f8:	699a      	ldr	r2, [r3, #24]
 80007fa:	4b0e      	ldr	r3, [pc, #56]	; (8000834 <HAL_MspInit+0x44>)
 80007fc:	2101      	movs	r1, #1
 80007fe:	430a      	orrs	r2, r1
 8000800:	619a      	str	r2, [r3, #24]
 8000802:	4b0c      	ldr	r3, [pc, #48]	; (8000834 <HAL_MspInit+0x44>)
 8000804:	699b      	ldr	r3, [r3, #24]
 8000806:	2201      	movs	r2, #1
 8000808:	4013      	ands	r3, r2
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800080e:	4b09      	ldr	r3, [pc, #36]	; (8000834 <HAL_MspInit+0x44>)
 8000810:	69da      	ldr	r2, [r3, #28]
 8000812:	4b08      	ldr	r3, [pc, #32]	; (8000834 <HAL_MspInit+0x44>)
 8000814:	2180      	movs	r1, #128	; 0x80
 8000816:	0549      	lsls	r1, r1, #21
 8000818:	430a      	orrs	r2, r1
 800081a:	61da      	str	r2, [r3, #28]
 800081c:	4b05      	ldr	r3, [pc, #20]	; (8000834 <HAL_MspInit+0x44>)
 800081e:	69da      	ldr	r2, [r3, #28]
 8000820:	2380      	movs	r3, #128	; 0x80
 8000822:	055b      	lsls	r3, r3, #21
 8000824:	4013      	ands	r3, r2
 8000826:	603b      	str	r3, [r7, #0]
 8000828:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b002      	add	sp, #8
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	40021000 	.word	0x40021000

08000838 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b08b      	sub	sp, #44	; 0x2c
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000840:	2414      	movs	r4, #20
 8000842:	193b      	adds	r3, r7, r4
 8000844:	0018      	movs	r0, r3
 8000846:	2314      	movs	r3, #20
 8000848:	001a      	movs	r2, r3
 800084a:	2100      	movs	r1, #0
 800084c:	f003 ff0e 	bl	800466c <memset>
  if(hadc->Instance==ADC1)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a31      	ldr	r2, [pc, #196]	; (800091c <HAL_ADC_MspInit+0xe4>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d15b      	bne.n	8000912 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800085a:	4b31      	ldr	r3, [pc, #196]	; (8000920 <HAL_ADC_MspInit+0xe8>)
 800085c:	699a      	ldr	r2, [r3, #24]
 800085e:	4b30      	ldr	r3, [pc, #192]	; (8000920 <HAL_ADC_MspInit+0xe8>)
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	0089      	lsls	r1, r1, #2
 8000864:	430a      	orrs	r2, r1
 8000866:	619a      	str	r2, [r3, #24]
 8000868:	4b2d      	ldr	r3, [pc, #180]	; (8000920 <HAL_ADC_MspInit+0xe8>)
 800086a:	699a      	ldr	r2, [r3, #24]
 800086c:	2380      	movs	r3, #128	; 0x80
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	4013      	ands	r3, r2
 8000872:	613b      	str	r3, [r7, #16]
 8000874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000876:	4b2a      	ldr	r3, [pc, #168]	; (8000920 <HAL_ADC_MspInit+0xe8>)
 8000878:	695a      	ldr	r2, [r3, #20]
 800087a:	4b29      	ldr	r3, [pc, #164]	; (8000920 <HAL_ADC_MspInit+0xe8>)
 800087c:	2180      	movs	r1, #128	; 0x80
 800087e:	0289      	lsls	r1, r1, #10
 8000880:	430a      	orrs	r2, r1
 8000882:	615a      	str	r2, [r3, #20]
 8000884:	4b26      	ldr	r3, [pc, #152]	; (8000920 <HAL_ADC_MspInit+0xe8>)
 8000886:	695a      	ldr	r2, [r3, #20]
 8000888:	2380      	movs	r3, #128	; 0x80
 800088a:	029b      	lsls	r3, r3, #10
 800088c:	4013      	ands	r3, r2
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000892:	193b      	adds	r3, r7, r4
 8000894:	2280      	movs	r2, #128	; 0x80
 8000896:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000898:	193b      	adds	r3, r7, r4
 800089a:	2203      	movs	r2, #3
 800089c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	193b      	adds	r3, r7, r4
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a4:	193a      	adds	r2, r7, r4
 80008a6:	2390      	movs	r3, #144	; 0x90
 80008a8:	05db      	lsls	r3, r3, #23
 80008aa:	0011      	movs	r1, r2
 80008ac:	0018      	movs	r0, r3
 80008ae:	f001 fa49 	bl	8001d44 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80008b2:	4b1c      	ldr	r3, [pc, #112]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008b4:	4a1c      	ldr	r2, [pc, #112]	; (8000928 <HAL_ADC_MspInit+0xf0>)
 80008b6:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008b8:	4b1a      	ldr	r3, [pc, #104]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80008be:	4b19      	ldr	r3, [pc, #100]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80008c4:	4b17      	ldr	r3, [pc, #92]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008c6:	2280      	movs	r2, #128	; 0x80
 80008c8:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008ca:	4b16      	ldr	r3, [pc, #88]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008cc:	2280      	movs	r2, #128	; 0x80
 80008ce:	0052      	lsls	r2, r2, #1
 80008d0:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008d2:	4b14      	ldr	r3, [pc, #80]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008d4:	2280      	movs	r2, #128	; 0x80
 80008d6:	00d2      	lsls	r2, r2, #3
 80008d8:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 80008da:	4b12      	ldr	r3, [pc, #72]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80008e0:	4b10      	ldr	r3, [pc, #64]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80008e6:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008e8:	0018      	movs	r0, r3
 80008ea:	f001 f8a7 	bl	8001a3c <HAL_DMA_Init>
 80008ee:	1e03      	subs	r3, r0, #0
 80008f0:	d001      	beq.n	80008f6 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 80008f2:	f7ff ff77 	bl	80007e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4a0a      	ldr	r2, [pc, #40]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008fa:	631a      	str	r2, [r3, #48]	; 0x30
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <HAL_ADC_MspInit+0xec>)
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8000902:	2200      	movs	r2, #0
 8000904:	2100      	movs	r1, #0
 8000906:	200c      	movs	r0, #12
 8000908:	f001 f866 	bl	80019d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 800090c:	200c      	movs	r0, #12
 800090e:	f001 f878 	bl	8001a02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	b00b      	add	sp, #44	; 0x2c
 8000918:	bd90      	pop	{r4, r7, pc}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	40012400 	.word	0x40012400
 8000920:	40021000 	.word	0x40021000
 8000924:	200000d0 	.word	0x200000d0
 8000928:	40020008 	.word	0x40020008

0800092c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a09      	ldr	r2, [pc, #36]	; (8000960 <HAL_TIM_Base_MspInit+0x34>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d10b      	bne.n	8000956 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800093e:	4b09      	ldr	r3, [pc, #36]	; (8000964 <HAL_TIM_Base_MspInit+0x38>)
 8000940:	69da      	ldr	r2, [r3, #28]
 8000942:	4b08      	ldr	r3, [pc, #32]	; (8000964 <HAL_TIM_Base_MspInit+0x38>)
 8000944:	2102      	movs	r1, #2
 8000946:	430a      	orrs	r2, r1
 8000948:	61da      	str	r2, [r3, #28]
 800094a:	4b06      	ldr	r3, [pc, #24]	; (8000964 <HAL_TIM_Base_MspInit+0x38>)
 800094c:	69db      	ldr	r3, [r3, #28]
 800094e:	2202      	movs	r2, #2
 8000950:	4013      	ands	r3, r2
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b004      	add	sp, #16
 800095c:	bd80      	pop	{r7, pc}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	40000400 	.word	0x40000400
 8000964:	40021000 	.word	0x40021000

08000968 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000968:	b590      	push	{r4, r7, lr}
 800096a:	b089      	sub	sp, #36	; 0x24
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	240c      	movs	r4, #12
 8000972:	193b      	adds	r3, r7, r4
 8000974:	0018      	movs	r0, r3
 8000976:	2314      	movs	r3, #20
 8000978:	001a      	movs	r2, r3
 800097a:	2100      	movs	r1, #0
 800097c:	f003 fe76 	bl	800466c <memset>
  if(htim->Instance==TIM3)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a15      	ldr	r2, [pc, #84]	; (80009dc <HAL_TIM_MspPostInit+0x74>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d124      	bne.n	80009d4 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800098a:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <HAL_TIM_MspPostInit+0x78>)
 800098c:	695a      	ldr	r2, [r3, #20]
 800098e:	4b14      	ldr	r3, [pc, #80]	; (80009e0 <HAL_TIM_MspPostInit+0x78>)
 8000990:	2180      	movs	r1, #128	; 0x80
 8000992:	0309      	lsls	r1, r1, #12
 8000994:	430a      	orrs	r2, r1
 8000996:	615a      	str	r2, [r3, #20]
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <HAL_TIM_MspPostInit+0x78>)
 800099a:	695a      	ldr	r2, [r3, #20]
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	031b      	lsls	r3, r3, #12
 80009a0:	4013      	ands	r3, r2
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009a6:	193b      	adds	r3, r7, r4
 80009a8:	2280      	movs	r2, #128	; 0x80
 80009aa:	0092      	lsls	r2, r2, #2
 80009ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	0021      	movs	r1, r4
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	2202      	movs	r2, #2
 80009b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2200      	movs	r2, #0
 80009c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	4a06      	ldr	r2, [pc, #24]	; (80009e4 <HAL_TIM_MspPostInit+0x7c>)
 80009cc:	0019      	movs	r1, r3
 80009ce:	0010      	movs	r0, r2
 80009d0:	f001 f9b8 	bl	8001d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80009d4:	46c0      	nop			; (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b009      	add	sp, #36	; 0x24
 80009da:	bd90      	pop	{r4, r7, pc}
 80009dc:	40000400 	.word	0x40000400
 80009e0:	40021000 	.word	0x40021000
 80009e4:	48000800 	.word	0x48000800

080009e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b08b      	sub	sp, #44	; 0x2c
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	2414      	movs	r4, #20
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	0018      	movs	r0, r3
 80009f6:	2314      	movs	r3, #20
 80009f8:	001a      	movs	r2, r3
 80009fa:	2100      	movs	r1, #0
 80009fc:	f003 fe36 	bl	800466c <memset>
  if(huart->Instance==USART2)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a33      	ldr	r2, [pc, #204]	; (8000ad4 <HAL_UART_MspInit+0xec>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d160      	bne.n	8000acc <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a0a:	4b33      	ldr	r3, [pc, #204]	; (8000ad8 <HAL_UART_MspInit+0xf0>)
 8000a0c:	69da      	ldr	r2, [r3, #28]
 8000a0e:	4b32      	ldr	r3, [pc, #200]	; (8000ad8 <HAL_UART_MspInit+0xf0>)
 8000a10:	2180      	movs	r1, #128	; 0x80
 8000a12:	0289      	lsls	r1, r1, #10
 8000a14:	430a      	orrs	r2, r1
 8000a16:	61da      	str	r2, [r3, #28]
 8000a18:	4b2f      	ldr	r3, [pc, #188]	; (8000ad8 <HAL_UART_MspInit+0xf0>)
 8000a1a:	69da      	ldr	r2, [r3, #28]
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	029b      	lsls	r3, r3, #10
 8000a20:	4013      	ands	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
 8000a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	4b2c      	ldr	r3, [pc, #176]	; (8000ad8 <HAL_UART_MspInit+0xf0>)
 8000a28:	695a      	ldr	r2, [r3, #20]
 8000a2a:	4b2b      	ldr	r3, [pc, #172]	; (8000ad8 <HAL_UART_MspInit+0xf0>)
 8000a2c:	2180      	movs	r1, #128	; 0x80
 8000a2e:	0289      	lsls	r1, r1, #10
 8000a30:	430a      	orrs	r2, r1
 8000a32:	615a      	str	r2, [r3, #20]
 8000a34:	4b28      	ldr	r3, [pc, #160]	; (8000ad8 <HAL_UART_MspInit+0xf0>)
 8000a36:	695a      	ldr	r2, [r3, #20]
 8000a38:	2380      	movs	r3, #128	; 0x80
 8000a3a:	029b      	lsls	r3, r3, #10
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a42:	0021      	movs	r1, r4
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2202      	movs	r2, #2
 8000a4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	2203      	movs	r2, #3
 8000a5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	2201      	movs	r2, #1
 8000a60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a62:	187a      	adds	r2, r7, r1
 8000a64:	2390      	movs	r3, #144	; 0x90
 8000a66:	05db      	lsls	r3, r3, #23
 8000a68:	0011      	movs	r1, r2
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f001 f96a 	bl	8001d44 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8000a70:	4b1a      	ldr	r3, [pc, #104]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a72:	4a1b      	ldr	r2, [pc, #108]	; (8000ae0 <HAL_UART_MspInit+0xf8>)
 8000a74:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a76:	4b19      	ldr	r3, [pc, #100]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a78:	2210      	movs	r2, #16
 8000a7a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a7c:	4b17      	ldr	r3, [pc, #92]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a82:	4b16      	ldr	r3, [pc, #88]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a84:	2280      	movs	r2, #128	; 0x80
 8000a86:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a88:	4b14      	ldr	r3, [pc, #80]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a8e:	4b13      	ldr	r3, [pc, #76]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000a94:	4b11      	ldr	r3, [pc, #68]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000aa0:	4b0e      	ldr	r3, [pc, #56]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 ffca 	bl	8001a3c <HAL_DMA_Init>
 8000aa8:	1e03      	subs	r3, r0, #0
 8000aaa:	d001      	beq.n	8000ab0 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000aac:	f7ff fe9a 	bl	80007e4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4a0a      	ldr	r2, [pc, #40]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000ab4:	66da      	str	r2, [r3, #108]	; 0x6c
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_UART_MspInit+0xf4>)
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2100      	movs	r1, #0
 8000ac0:	201c      	movs	r0, #28
 8000ac2:	f000 ff89 	bl	80019d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ac6:	201c      	movs	r0, #28
 8000ac8:	f000 ff9b 	bl	8001a02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b00b      	add	sp, #44	; 0x2c
 8000ad2:	bd90      	pop	{r4, r7, pc}
 8000ad4:	40004400 	.word	0x40004400
 8000ad8:	40021000 	.word	0x40021000
 8000adc:	200001e0 	.word	0x200001e0
 8000ae0:	40020044 	.word	0x40020044

08000ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <NMI_Handler+0x4>

08000aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aee:	e7fe      	b.n	8000aee <HardFault_Handler+0x4>

08000af0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000af4:	46c0      	nop			; (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b08:	f000 f8e2 	bl	8000cd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b0c:	46c0      	nop			; (mov r8, r8)
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
	...

08000b14 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000b18:	4b03      	ldr	r3, [pc, #12]	; (8000b28 <DMA1_Channel1_IRQHandler+0x14>)
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f001 f853 	bl	8001bc6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	200000d0 	.word	0x200000d0

08000b2c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000b32:	0018      	movs	r0, r3
 8000b34:	f001 f847 	bl	8001bc6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	200001e0 	.word	0x200001e0

08000b44 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8000b48:	4b03      	ldr	r3, [pc, #12]	; (8000b58 <ADC1_COMP_IRQHandler+0x14>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 fb78 	bl	8001240 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	20000090 	.word	0x20000090

08000b5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b60:	4b03      	ldr	r3, [pc, #12]	; (8000b70 <USART2_IRQHandler+0x14>)
 8000b62:	0018      	movs	r0, r3
 8000b64:	f002 feb8 	bl	80038d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b68:	46c0      	nop			; (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	2000015c 	.word	0x2000015c

08000b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b7c:	4a14      	ldr	r2, [pc, #80]	; (8000bd0 <_sbrk+0x5c>)
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <_sbrk+0x60>)
 8000b80:	1ad3      	subs	r3, r2, r3
 8000b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b88:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <_sbrk+0x64>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <_sbrk+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	18d3      	adds	r3, r2, r3
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d207      	bcs.n	8000bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba4:	f003 fd38 	bl	8004618 <__errno>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	220c      	movs	r2, #12
 8000bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	425b      	negs	r3, r3
 8000bb2:	e009      	b.n	8000bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb4:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	18d2      	adds	r2, r2, r3
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <_sbrk+0x64>)
 8000bc4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
}
 8000bc8:	0018      	movs	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b006      	add	sp, #24
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20002000 	.word	0x20002000
 8000bd4:	00000400 	.word	0x00000400
 8000bd8:	2000023c 	.word	0x2000023c
 8000bdc:	20000258 	.word	0x20000258

08000be0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bec:	480d      	ldr	r0, [pc, #52]	; (8000c24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf0:	480d      	ldr	r0, [pc, #52]	; (8000c28 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bf2:	490e      	ldr	r1, [pc, #56]	; (8000c2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bf4:	4a0e      	ldr	r2, [pc, #56]	; (8000c30 <LoopForever+0xe>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf8:	e002      	b.n	8000c00 <LoopCopyDataInit>

08000bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bfe:	3304      	adds	r3, #4

08000c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c04:	d3f9      	bcc.n	8000bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c06:	4a0b      	ldr	r2, [pc, #44]	; (8000c34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c08:	4c0b      	ldr	r4, [pc, #44]	; (8000c38 <LoopForever+0x16>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c0c:	e001      	b.n	8000c12 <LoopFillZerobss>

08000c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c10:	3204      	adds	r2, #4

08000c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c14:	d3fb      	bcc.n	8000c0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c16:	f7ff ffe3 	bl	8000be0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000c1a:	f003 fd03 	bl	8004624 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c1e:	f7ff fb09 	bl	8000234 <main>

08000c22 <LoopForever>:

LoopForever:
    b LoopForever
 8000c22:	e7fe      	b.n	8000c22 <LoopForever>
  ldr   r0, =_estack
 8000c24:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000c28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c2c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c30:	08005000 	.word	0x08005000
  ldr r2, =_sbss
 8000c34:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c38:	20000254 	.word	0x20000254

08000c3c <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c3c:	e7fe      	b.n	8000c3c <CEC_CAN_IRQHandler>
	...

08000c40 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c44:	4b07      	ldr	r3, [pc, #28]	; (8000c64 <HAL_Init+0x24>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_Init+0x24>)
 8000c4a:	2110      	movs	r1, #16
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c50:	2000      	movs	r0, #0
 8000c52:	f000 f809 	bl	8000c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c56:	f7ff fdcb 	bl	80007f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c5a:	2300      	movs	r3, #0
}
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	40022000 	.word	0x40022000

08000c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c70:	4b14      	ldr	r3, [pc, #80]	; (8000cc4 <HAL_InitTick+0x5c>)
 8000c72:	681c      	ldr	r4, [r3, #0]
 8000c74:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <HAL_InitTick+0x60>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	0019      	movs	r1, r3
 8000c7a:	23fa      	movs	r3, #250	; 0xfa
 8000c7c:	0098      	lsls	r0, r3, #2
 8000c7e:	f7ff fa4d 	bl	800011c <__udivsi3>
 8000c82:	0003      	movs	r3, r0
 8000c84:	0019      	movs	r1, r3
 8000c86:	0020      	movs	r0, r4
 8000c88:	f7ff fa48 	bl	800011c <__udivsi3>
 8000c8c:	0003      	movs	r3, r0
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f000 fec7 	bl	8001a22 <HAL_SYSTICK_Config>
 8000c94:	1e03      	subs	r3, r0, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e00f      	b.n	8000cbc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b03      	cmp	r3, #3
 8000ca0:	d80b      	bhi.n	8000cba <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca2:	6879      	ldr	r1, [r7, #4]
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	425b      	negs	r3, r3
 8000ca8:	2200      	movs	r2, #0
 8000caa:	0018      	movs	r0, r3
 8000cac:	f000 fe94 	bl	80019d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <HAL_InitTick+0x64>)
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e000      	b.n	8000cbc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
}
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b003      	add	sp, #12
 8000cc2:	bd90      	pop	{r4, r7, pc}
 8000cc4:	20000004 	.word	0x20000004
 8000cc8:	2000000c 	.word	0x2000000c
 8000ccc:	20000008 	.word	0x20000008

08000cd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <HAL_IncTick+0x1c>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	001a      	movs	r2, r3
 8000cda:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <HAL_IncTick+0x20>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	18d2      	adds	r2, r2, r3
 8000ce0:	4b03      	ldr	r3, [pc, #12]	; (8000cf0 <HAL_IncTick+0x20>)
 8000ce2:	601a      	str	r2, [r3, #0]
}
 8000ce4:	46c0      	nop			; (mov r8, r8)
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	2000000c 	.word	0x2000000c
 8000cf0:	20000240 	.word	0x20000240

08000cf4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf8:	4b02      	ldr	r3, [pc, #8]	; (8000d04 <HAL_GetTick+0x10>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
}
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	20000240 	.word	0x20000240

08000d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d10:	f7ff fff0 	bl	8000cf4 <HAL_GetTick>
 8000d14:	0003      	movs	r3, r0
 8000d16:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	d005      	beq.n	8000d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d22:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <HAL_Delay+0x44>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	001a      	movs	r2, r3
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	189b      	adds	r3, r3, r2
 8000d2c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	f7ff ffe0 	bl	8000cf4 <HAL_GetTick>
 8000d34:	0002      	movs	r2, r0
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d8f7      	bhi.n	8000d30 <HAL_Delay+0x28>
  {
  }
}
 8000d40:	46c0      	nop			; (mov r8, r8)
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b004      	add	sp, #16
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	2000000c 	.word	0x2000000c

08000d50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d58:	230f      	movs	r3, #15
 8000d5a:	18fb      	adds	r3, r7, r3
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d101      	bne.n	8000d6e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e125      	b.n	8000fba <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d10a      	bne.n	8000d8c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2234      	movs	r2, #52	; 0x34
 8000d80:	2100      	movs	r1, #0
 8000d82:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	0018      	movs	r0, r3
 8000d88:	f7ff fd56 	bl	8000838 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d90:	2210      	movs	r2, #16
 8000d92:	4013      	ands	r3, r2
 8000d94:	d000      	beq.n	8000d98 <HAL_ADC_Init+0x48>
 8000d96:	e103      	b.n	8000fa0 <HAL_ADC_Init+0x250>
 8000d98:	230f      	movs	r3, #15
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d000      	beq.n	8000da4 <HAL_ADC_Init+0x54>
 8000da2:	e0fd      	b.n	8000fa0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	2204      	movs	r2, #4
 8000dac:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000dae:	d000      	beq.n	8000db2 <HAL_ADC_Init+0x62>
 8000db0:	e0f6      	b.n	8000fa0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000db6:	4a83      	ldr	r2, [pc, #524]	; (8000fc4 <HAL_ADC_Init+0x274>)
 8000db8:	4013      	ands	r3, r2
 8000dba:	2202      	movs	r2, #2
 8000dbc:	431a      	orrs	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	2203      	movs	r2, #3
 8000dca:	4013      	ands	r3, r2
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d112      	bne.n	8000df6 <HAL_ADC_Init+0xa6>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4013      	ands	r3, r2
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d009      	beq.n	8000df2 <HAL_ADC_Init+0xa2>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	68da      	ldr	r2, [r3, #12]
 8000de4:	2380      	movs	r3, #128	; 0x80
 8000de6:	021b      	lsls	r3, r3, #8
 8000de8:	401a      	ands	r2, r3
 8000dea:	2380      	movs	r3, #128	; 0x80
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d101      	bne.n	8000df6 <HAL_ADC_Init+0xa6>
 8000df2:	2301      	movs	r3, #1
 8000df4:	e000      	b.n	8000df8 <HAL_ADC_Init+0xa8>
 8000df6:	2300      	movs	r3, #0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d116      	bne.n	8000e2a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	2218      	movs	r2, #24
 8000e04:	4393      	bics	r3, r2
 8000e06:	0019      	movs	r1, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	689a      	ldr	r2, [r3, #8]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	430a      	orrs	r2, r1
 8000e12:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	691b      	ldr	r3, [r3, #16]
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	0899      	lsrs	r1, r3, #2
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	430a      	orrs	r2, r1
 8000e28:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	68da      	ldr	r2, [r3, #12]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4964      	ldr	r1, [pc, #400]	; (8000fc8 <HAL_ADC_Init+0x278>)
 8000e36:	400a      	ands	r2, r1
 8000e38:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	7e1b      	ldrb	r3, [r3, #24]
 8000e3e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	7e5b      	ldrb	r3, [r3, #25]
 8000e44:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e46:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	7e9b      	ldrb	r3, [r3, #26]
 8000e4c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e4e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d002      	beq.n	8000e5e <HAL_ADC_Init+0x10e>
 8000e58:	2380      	movs	r3, #128	; 0x80
 8000e5a:	015b      	lsls	r3, r3, #5
 8000e5c:	e000      	b.n	8000e60 <HAL_ADC_Init+0x110>
 8000e5e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e60:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e66:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	691b      	ldr	r3, [r3, #16]
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	d101      	bne.n	8000e74 <HAL_ADC_Init+0x124>
 8000e70:	2304      	movs	r3, #4
 8000e72:	e000      	b.n	8000e76 <HAL_ADC_Init+0x126>
 8000e74:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000e76:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2124      	movs	r1, #36	; 0x24
 8000e7c:	5c5b      	ldrb	r3, [r3, r1]
 8000e7e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e80:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	7edb      	ldrb	r3, [r3, #27]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d115      	bne.n	8000ebc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	7e9b      	ldrb	r3, [r3, #26]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d105      	bne.n	8000ea4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	2280      	movs	r2, #128	; 0x80
 8000e9c:	0252      	lsls	r2, r2, #9
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	60bb      	str	r3, [r7, #8]
 8000ea2:	e00b      	b.n	8000ebc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ea8:	2220      	movs	r2, #32
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	69da      	ldr	r2, [r3, #28]
 8000ec0:	23c2      	movs	r3, #194	; 0xc2
 8000ec2:	33ff      	adds	r3, #255	; 0xff
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d007      	beq.n	8000ed8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	68d9      	ldr	r1, [r3, #12]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000eec:	2380      	movs	r3, #128	; 0x80
 8000eee:	055b      	lsls	r3, r3, #21
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d01b      	beq.n	8000f2c <HAL_ADC_Init+0x1dc>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d017      	beq.n	8000f2c <HAL_ADC_Init+0x1dc>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d013      	beq.n	8000f2c <HAL_ADC_Init+0x1dc>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f08:	2b03      	cmp	r3, #3
 8000f0a:	d00f      	beq.n	8000f2c <HAL_ADC_Init+0x1dc>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	d00b      	beq.n	8000f2c <HAL_ADC_Init+0x1dc>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f18:	2b05      	cmp	r3, #5
 8000f1a:	d007      	beq.n	8000f2c <HAL_ADC_Init+0x1dc>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f20:	2b06      	cmp	r3, #6
 8000f22:	d003      	beq.n	8000f2c <HAL_ADC_Init+0x1dc>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f28:	2b07      	cmp	r3, #7
 8000f2a:	d112      	bne.n	8000f52 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	695a      	ldr	r2, [r3, #20]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2107      	movs	r1, #7
 8000f38:	438a      	bics	r2, r1
 8000f3a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	6959      	ldr	r1, [r3, #20]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f46:	2207      	movs	r2, #7
 8000f48:	401a      	ands	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	4a1c      	ldr	r2, [pc, #112]	; (8000fcc <HAL_ADC_Init+0x27c>)
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	68ba      	ldr	r2, [r7, #8]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d10b      	bne.n	8000f7a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	4393      	bics	r3, r2
 8000f70:	2201      	movs	r2, #1
 8000f72:	431a      	orrs	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f78:	e01c      	b.n	8000fb4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f7e:	2212      	movs	r2, #18
 8000f80:	4393      	bics	r3, r2
 8000f82:	2210      	movs	r2, #16
 8000f84:	431a      	orrs	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f8e:	2201      	movs	r2, #1
 8000f90:	431a      	orrs	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000f96:	230f      	movs	r3, #15
 8000f98:	18fb      	adds	r3, r7, r3
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f9e:	e009      	b.n	8000fb4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa4:	2210      	movs	r2, #16
 8000fa6:	431a      	orrs	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000fac:	230f      	movs	r3, #15
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fb4:	230f      	movs	r3, #15
 8000fb6:	18fb      	adds	r3, r7, r3
 8000fb8:	781b      	ldrb	r3, [r3, #0]
}
 8000fba:	0018      	movs	r0, r3
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	b004      	add	sp, #16
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	fffffefd 	.word	0xfffffefd
 8000fc8:	fffe0219 	.word	0xfffe0219
 8000fcc:	833fffe7 	.word	0x833fffe7

08000fd0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fd8:	230f      	movs	r3, #15
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	2204      	movs	r2, #4
 8000fe8:	4013      	ands	r3, r2
 8000fea:	d138      	bne.n	800105e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2234      	movs	r2, #52	; 0x34
 8000ff0:	5c9b      	ldrb	r3, [r3, r2]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d101      	bne.n	8000ffa <HAL_ADC_Start+0x2a>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e038      	b.n	800106c <HAL_ADC_Start+0x9c>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2234      	movs	r2, #52	; 0x34
 8000ffe:	2101      	movs	r1, #1
 8001000:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	7e5b      	ldrb	r3, [r3, #25]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d007      	beq.n	800101a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800100a:	230f      	movs	r3, #15
 800100c:	18fc      	adds	r4, r7, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	0018      	movs	r0, r3
 8001012:	f000 faf3 	bl	80015fc <ADC_Enable>
 8001016:	0003      	movs	r3, r0
 8001018:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800101a:	230f      	movs	r3, #15
 800101c:	18fb      	adds	r3, r7, r3
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d120      	bne.n	8001066 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001028:	4a12      	ldr	r2, [pc, #72]	; (8001074 <HAL_ADC_Start+0xa4>)
 800102a:	4013      	ands	r3, r2
 800102c:	2280      	movs	r2, #128	; 0x80
 800102e:	0052      	lsls	r2, r2, #1
 8001030:	431a      	orrs	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2200      	movs	r2, #0
 800103a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2234      	movs	r2, #52	; 0x34
 8001040:	2100      	movs	r1, #0
 8001042:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	221c      	movs	r2, #28
 800104a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	689a      	ldr	r2, [r3, #8]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2104      	movs	r1, #4
 8001058:	430a      	orrs	r2, r1
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	e003      	b.n	8001066 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800105e:	230f      	movs	r3, #15
 8001060:	18fb      	adds	r3, r7, r3
 8001062:	2202      	movs	r2, #2
 8001064:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001066:	230f      	movs	r3, #15
 8001068:	18fb      	adds	r3, r7, r3
 800106a:	781b      	ldrb	r3, [r3, #0]
}
 800106c:	0018      	movs	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	b005      	add	sp, #20
 8001072:	bd90      	pop	{r4, r7, pc}
 8001074:	fffff0fe 	.word	0xfffff0fe

08001078 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 8001078:	b5b0      	push	{r4, r5, r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001080:	230f      	movs	r3, #15
 8001082:	18fb      	adds	r3, r7, r3
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2234      	movs	r2, #52	; 0x34
 800108c:	5c9b      	ldrb	r3, [r3, r2]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d101      	bne.n	8001096 <HAL_ADC_Stop+0x1e>
 8001092:	2302      	movs	r3, #2
 8001094:	e029      	b.n	80010ea <HAL_ADC_Stop+0x72>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2234      	movs	r2, #52	; 0x34
 800109a:	2101      	movs	r1, #1
 800109c:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800109e:	250f      	movs	r5, #15
 80010a0:	197c      	adds	r4, r7, r5
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	0018      	movs	r0, r3
 80010a6:	f000 fb9e 	bl	80017e6 <ADC_ConversionStop>
 80010aa:	0003      	movs	r3, r0
 80010ac:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80010ae:	197b      	adds	r3, r7, r5
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d112      	bne.n	80010dc <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80010b6:	197c      	adds	r4, r7, r5
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	0018      	movs	r0, r3
 80010bc:	f000 fb22 	bl	8001704 <ADC_Disable>
 80010c0:	0003      	movs	r3, r0
 80010c2:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80010c4:	197b      	adds	r3, r7, r5
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d107      	bne.n	80010dc <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d0:	4a08      	ldr	r2, [pc, #32]	; (80010f4 <HAL_ADC_Stop+0x7c>)
 80010d2:	4013      	ands	r3, r2
 80010d4:	2201      	movs	r2, #1
 80010d6:	431a      	orrs	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2234      	movs	r2, #52	; 0x34
 80010e0:	2100      	movs	r1, #0
 80010e2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80010e4:	230f      	movs	r3, #15
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	781b      	ldrb	r3, [r3, #0]
}
 80010ea:	0018      	movs	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b004      	add	sp, #16
 80010f0:	bdb0      	pop	{r4, r5, r7, pc}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	fffffefe 	.word	0xfffffefe

080010f8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	2b08      	cmp	r3, #8
 8001108:	d102      	bne.n	8001110 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800110a:	2308      	movs	r3, #8
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	e014      	b.n	800113a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	2201      	movs	r2, #1
 8001118:	4013      	ands	r3, r2
 800111a:	2b01      	cmp	r3, #1
 800111c:	d10b      	bne.n	8001136 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001122:	2220      	movs	r2, #32
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2234      	movs	r2, #52	; 0x34
 800112e:	2100      	movs	r1, #0
 8001130:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e071      	b.n	800121a <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001136:	230c      	movs	r3, #12
 8001138:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800113a:	f7ff fddb 	bl	8000cf4 <HAL_GetTick>
 800113e:	0003      	movs	r3, r0
 8001140:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001142:	e01f      	b.n	8001184 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	d01c      	beq.n	8001184 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d007      	beq.n	8001160 <HAL_ADC_PollForConversion+0x68>
 8001150:	f7ff fdd0 	bl	8000cf4 <HAL_GetTick>
 8001154:	0002      	movs	r2, r0
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	429a      	cmp	r2, r3
 800115e:	d211      	bcs.n	8001184 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	4013      	ands	r3, r2
 800116a:	d10b      	bne.n	8001184 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001170:	2204      	movs	r2, #4
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2234      	movs	r2, #52	; 0x34
 800117c:	2100      	movs	r1, #0
 800117e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001180:	2303      	movs	r3, #3
 8001182:	e04a      	b.n	800121a <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	4013      	ands	r3, r2
 800118e:	d0d9      	beq.n	8001144 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001194:	2280      	movs	r2, #128	; 0x80
 8001196:	0092      	lsls	r2, r2, #2
 8001198:	431a      	orrs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	23c0      	movs	r3, #192	; 0xc0
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	4013      	ands	r3, r2
 80011aa:	d12d      	bne.n	8001208 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d129      	bne.n	8001208 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2208      	movs	r2, #8
 80011bc:	4013      	ands	r3, r2
 80011be:	2b08      	cmp	r3, #8
 80011c0:	d122      	bne.n	8001208 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	2204      	movs	r2, #4
 80011ca:	4013      	ands	r3, r2
 80011cc:	d110      	bne.n	80011f0 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	685a      	ldr	r2, [r3, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	210c      	movs	r1, #12
 80011da:	438a      	bics	r2, r1
 80011dc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011e2:	4a10      	ldr	r2, [pc, #64]	; (8001224 <HAL_ADC_PollForConversion+0x12c>)
 80011e4:	4013      	ands	r3, r2
 80011e6:	2201      	movs	r2, #1
 80011e8:	431a      	orrs	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	639a      	str	r2, [r3, #56]	; 0x38
 80011ee:	e00b      	b.n	8001208 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011f4:	2220      	movs	r2, #32
 80011f6:	431a      	orrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001200:	2201      	movs	r2, #1
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	7e1b      	ldrb	r3, [r3, #24]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d103      	bne.n	8001218 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	220c      	movs	r2, #12
 8001216:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	0018      	movs	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	b004      	add	sp, #16
 8001220:	bd80      	pop	{r7, pc}
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	fffffefe 	.word	0xfffffefe

08001228 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001236:	0018      	movs	r0, r3
 8001238:	46bd      	mov	sp, r7
 800123a:	b002      	add	sp, #8
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2204      	movs	r2, #4
 8001250:	4013      	ands	r3, r2
 8001252:	2b04      	cmp	r3, #4
 8001254:	d106      	bne.n	8001264 <HAL_ADC_IRQHandler+0x24>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2204      	movs	r2, #4
 800125e:	4013      	ands	r3, r2
 8001260:	2b04      	cmp	r3, #4
 8001262:	d00d      	beq.n	8001280 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2208      	movs	r2, #8
 800126c:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800126e:	2b08      	cmp	r3, #8
 8001270:	d14f      	bne.n	8001312 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2208      	movs	r2, #8
 800127a:	4013      	ands	r3, r2
 800127c:	2b08      	cmp	r3, #8
 800127e:	d148      	bne.n	8001312 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001284:	2210      	movs	r2, #16
 8001286:	4013      	ands	r3, r2
 8001288:	d106      	bne.n	8001298 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800128e:	2280      	movs	r2, #128	; 0x80
 8001290:	0092      	lsls	r2, r2, #2
 8001292:	431a      	orrs	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68da      	ldr	r2, [r3, #12]
 800129e:	23c0      	movs	r3, #192	; 0xc0
 80012a0:	011b      	lsls	r3, r3, #4
 80012a2:	4013      	ands	r3, r2
 80012a4:	d12d      	bne.n	8001302 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d129      	bne.n	8001302 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2208      	movs	r2, #8
 80012b6:	4013      	ands	r3, r2
 80012b8:	2b08      	cmp	r3, #8
 80012ba:	d122      	bne.n	8001302 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	2204      	movs	r2, #4
 80012c4:	4013      	ands	r3, r2
 80012c6:	d110      	bne.n	80012ea <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	685a      	ldr	r2, [r3, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	210c      	movs	r1, #12
 80012d4:	438a      	bics	r2, r1
 80012d6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012dc:	4a33      	ldr	r2, [pc, #204]	; (80013ac <HAL_ADC_IRQHandler+0x16c>)
 80012de:	4013      	ands	r3, r2
 80012e0:	2201      	movs	r2, #1
 80012e2:	431a      	orrs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	639a      	str	r2, [r3, #56]	; 0x38
 80012e8:	e00b      	b.n	8001302 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012ee:	2220      	movs	r2, #32
 80012f0:	431a      	orrs	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012fa:	2201      	movs	r2, #1
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	0018      	movs	r0, r3
 8001306:	f000 f853 	bl	80013b0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	220c      	movs	r2, #12
 8001310:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2280      	movs	r2, #128	; 0x80
 800131a:	4013      	ands	r3, r2
 800131c:	2b80      	cmp	r3, #128	; 0x80
 800131e:	d115      	bne.n	800134c <HAL_ADC_IRQHandler+0x10c>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2280      	movs	r2, #128	; 0x80
 8001328:	4013      	ands	r3, r2
 800132a:	2b80      	cmp	r3, #128	; 0x80
 800132c:	d10e      	bne.n	800134c <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001332:	2280      	movs	r2, #128	; 0x80
 8001334:	0252      	lsls	r2, r2, #9
 8001336:	431a      	orrs	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	0018      	movs	r0, r3
 8001340:	f000 f83e 	bl	80013c0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2280      	movs	r2, #128	; 0x80
 800134a:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2210      	movs	r2, #16
 8001354:	4013      	ands	r3, r2
 8001356:	2b10      	cmp	r3, #16
 8001358:	d123      	bne.n	80013a2 <HAL_ADC_IRQHandler+0x162>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2210      	movs	r2, #16
 8001362:	4013      	ands	r3, r2
 8001364:	2b10      	cmp	r3, #16
 8001366:	d11c      	bne.n	80013a2 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800136c:	2b01      	cmp	r3, #1
 800136e:	d006      	beq.n	800137e <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	2201      	movs	r2, #1
 8001378:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800137a:	2b01      	cmp	r3, #1
 800137c:	d10d      	bne.n	800139a <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001382:	2202      	movs	r2, #2
 8001384:	431a      	orrs	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2210      	movs	r2, #16
 8001390:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	0018      	movs	r0, r3
 8001396:	f000 f81b 	bl	80013d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2210      	movs	r2, #16
 80013a0:	601a      	str	r2, [r3, #0]
  }

}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	46bd      	mov	sp, r7
 80013a6:	b002      	add	sp, #8
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	fffffefe 	.word	0xfffffefe

080013b0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80013b8:	46c0      	nop			; (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b002      	add	sp, #8
 80013be:	bd80      	pop	{r7, pc}

080013c0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80013c8:	46c0      	nop			; (mov r8, r8)
 80013ca:	46bd      	mov	sp, r7
 80013cc:	b002      	add	sp, #8
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b002      	add	sp, #8
 80013de:	bd80      	pop	{r7, pc}

080013e0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013ea:	230f      	movs	r3, #15
 80013ec:	18fb      	adds	r3, r7, r3
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013fa:	2380      	movs	r3, #128	; 0x80
 80013fc:	055b      	lsls	r3, r3, #21
 80013fe:	429a      	cmp	r2, r3
 8001400:	d011      	beq.n	8001426 <HAL_ADC_ConfigChannel+0x46>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001406:	2b01      	cmp	r3, #1
 8001408:	d00d      	beq.n	8001426 <HAL_ADC_ConfigChannel+0x46>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800140e:	2b02      	cmp	r3, #2
 8001410:	d009      	beq.n	8001426 <HAL_ADC_ConfigChannel+0x46>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001416:	2b03      	cmp	r3, #3
 8001418:	d005      	beq.n	8001426 <HAL_ADC_ConfigChannel+0x46>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800141e:	2b04      	cmp	r3, #4
 8001420:	d001      	beq.n	8001426 <HAL_ADC_ConfigChannel+0x46>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2234      	movs	r2, #52	; 0x34
 800142a:	5c9b      	ldrb	r3, [r3, r2]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d101      	bne.n	8001434 <HAL_ADC_ConfigChannel+0x54>
 8001430:	2302      	movs	r3, #2
 8001432:	e0d0      	b.n	80015d6 <HAL_ADC_ConfigChannel+0x1f6>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2234      	movs	r2, #52	; 0x34
 8001438:	2101      	movs	r1, #1
 800143a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2204      	movs	r2, #4
 8001444:	4013      	ands	r3, r2
 8001446:	d000      	beq.n	800144a <HAL_ADC_ConfigChannel+0x6a>
 8001448:	e0b4      	b.n	80015b4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	4a64      	ldr	r2, [pc, #400]	; (80015e0 <HAL_ADC_ConfigChannel+0x200>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d100      	bne.n	8001456 <HAL_ADC_ConfigChannel+0x76>
 8001454:	e082      	b.n	800155c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2201      	movs	r2, #1
 8001462:	409a      	lsls	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	430a      	orrs	r2, r1
 800146a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001470:	2380      	movs	r3, #128	; 0x80
 8001472:	055b      	lsls	r3, r3, #21
 8001474:	429a      	cmp	r2, r3
 8001476:	d037      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800147c:	2b01      	cmp	r3, #1
 800147e:	d033      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001484:	2b02      	cmp	r3, #2
 8001486:	d02f      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148c:	2b03      	cmp	r3, #3
 800148e:	d02b      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001494:	2b04      	cmp	r3, #4
 8001496:	d027      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	2b05      	cmp	r3, #5
 800149e:	d023      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a4:	2b06      	cmp	r3, #6
 80014a6:	d01f      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ac:	2b07      	cmp	r3, #7
 80014ae:	d01b      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	2107      	movs	r1, #7
 80014bc:	400b      	ands	r3, r1
 80014be:	429a      	cmp	r2, r3
 80014c0:	d012      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	695a      	ldr	r2, [r3, #20]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2107      	movs	r1, #7
 80014ce:	438a      	bics	r2, r1
 80014d0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6959      	ldr	r1, [r3, #20]
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	2207      	movs	r2, #7
 80014de:	401a      	ands	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	430a      	orrs	r2, r1
 80014e6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b10      	cmp	r3, #16
 80014ee:	d007      	beq.n	8001500 <HAL_ADC_ConfigChannel+0x120>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b11      	cmp	r3, #17
 80014f6:	d003      	beq.n	8001500 <HAL_ADC_ConfigChannel+0x120>
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b12      	cmp	r3, #18
 80014fe:	d163      	bne.n	80015c8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001500:	4b38      	ldr	r3, [pc, #224]	; (80015e4 <HAL_ADC_ConfigChannel+0x204>)
 8001502:	6819      	ldr	r1, [r3, #0]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b10      	cmp	r3, #16
 800150a:	d009      	beq.n	8001520 <HAL_ADC_ConfigChannel+0x140>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b11      	cmp	r3, #17
 8001512:	d102      	bne.n	800151a <HAL_ADC_ConfigChannel+0x13a>
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	03db      	lsls	r3, r3, #15
 8001518:	e004      	b.n	8001524 <HAL_ADC_ConfigChannel+0x144>
 800151a:	2380      	movs	r3, #128	; 0x80
 800151c:	045b      	lsls	r3, r3, #17
 800151e:	e001      	b.n	8001524 <HAL_ADC_ConfigChannel+0x144>
 8001520:	2380      	movs	r3, #128	; 0x80
 8001522:	041b      	lsls	r3, r3, #16
 8001524:	4a2f      	ldr	r2, [pc, #188]	; (80015e4 <HAL_ADC_ConfigChannel+0x204>)
 8001526:	430b      	orrs	r3, r1
 8001528:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2b10      	cmp	r3, #16
 8001530:	d14a      	bne.n	80015c8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001532:	4b2d      	ldr	r3, [pc, #180]	; (80015e8 <HAL_ADC_ConfigChannel+0x208>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	492d      	ldr	r1, [pc, #180]	; (80015ec <HAL_ADC_ConfigChannel+0x20c>)
 8001538:	0018      	movs	r0, r3
 800153a:	f7fe fdef 	bl	800011c <__udivsi3>
 800153e:	0003      	movs	r3, r0
 8001540:	001a      	movs	r2, r3
 8001542:	0013      	movs	r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	189b      	adds	r3, r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800154c:	e002      	b.n	8001554 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	3b01      	subs	r3, #1
 8001552:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1f9      	bne.n	800154e <HAL_ADC_ConfigChannel+0x16e>
 800155a:	e035      	b.n	80015c8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2101      	movs	r1, #1
 8001568:	4099      	lsls	r1, r3
 800156a:	000b      	movs	r3, r1
 800156c:	43d9      	mvns	r1, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	400a      	ands	r2, r1
 8001574:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b10      	cmp	r3, #16
 800157c:	d007      	beq.n	800158e <HAL_ADC_ConfigChannel+0x1ae>
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2b11      	cmp	r3, #17
 8001584:	d003      	beq.n	800158e <HAL_ADC_ConfigChannel+0x1ae>
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b12      	cmp	r3, #18
 800158c:	d11c      	bne.n	80015c8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800158e:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <HAL_ADC_ConfigChannel+0x204>)
 8001590:	6819      	ldr	r1, [r3, #0]
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b10      	cmp	r3, #16
 8001598:	d007      	beq.n	80015aa <HAL_ADC_ConfigChannel+0x1ca>
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2b11      	cmp	r3, #17
 80015a0:	d101      	bne.n	80015a6 <HAL_ADC_ConfigChannel+0x1c6>
 80015a2:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <HAL_ADC_ConfigChannel+0x210>)
 80015a4:	e002      	b.n	80015ac <HAL_ADC_ConfigChannel+0x1cc>
 80015a6:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <HAL_ADC_ConfigChannel+0x214>)
 80015a8:	e000      	b.n	80015ac <HAL_ADC_ConfigChannel+0x1cc>
 80015aa:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <HAL_ADC_ConfigChannel+0x218>)
 80015ac:	4a0d      	ldr	r2, [pc, #52]	; (80015e4 <HAL_ADC_ConfigChannel+0x204>)
 80015ae:	400b      	ands	r3, r1
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	e009      	b.n	80015c8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b8:	2220      	movs	r2, #32
 80015ba:	431a      	orrs	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80015c0:	230f      	movs	r3, #15
 80015c2:	18fb      	adds	r3, r7, r3
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2234      	movs	r2, #52	; 0x34
 80015cc:	2100      	movs	r1, #0
 80015ce:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80015d0:	230f      	movs	r3, #15
 80015d2:	18fb      	adds	r3, r7, r3
 80015d4:	781b      	ldrb	r3, [r3, #0]
}
 80015d6:	0018      	movs	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	b004      	add	sp, #16
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	00001001 	.word	0x00001001
 80015e4:	40012708 	.word	0x40012708
 80015e8:	20000004 	.word	0x20000004
 80015ec:	000f4240 	.word	0x000f4240
 80015f0:	ffbfffff 	.word	0xffbfffff
 80015f4:	feffffff 	.word	0xfeffffff
 80015f8:	ff7fffff 	.word	0xff7fffff

080015fc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2203      	movs	r2, #3
 8001614:	4013      	ands	r3, r2
 8001616:	2b01      	cmp	r3, #1
 8001618:	d112      	bne.n	8001640 <ADC_Enable+0x44>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2201      	movs	r2, #1
 8001622:	4013      	ands	r3, r2
 8001624:	2b01      	cmp	r3, #1
 8001626:	d009      	beq.n	800163c <ADC_Enable+0x40>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68da      	ldr	r2, [r3, #12]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	401a      	ands	r2, r3
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	429a      	cmp	r2, r3
 800163a:	d101      	bne.n	8001640 <ADC_Enable+0x44>
 800163c:	2301      	movs	r3, #1
 800163e:	e000      	b.n	8001642 <ADC_Enable+0x46>
 8001640:	2300      	movs	r3, #0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d152      	bne.n	80016ec <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	4a2a      	ldr	r2, [pc, #168]	; (80016f8 <ADC_Enable+0xfc>)
 800164e:	4013      	ands	r3, r2
 8001650:	d00d      	beq.n	800166e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001656:	2210      	movs	r2, #16
 8001658:	431a      	orrs	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001662:	2201      	movs	r2, #1
 8001664:	431a      	orrs	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e03f      	b.n	80016ee <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	689a      	ldr	r2, [r3, #8]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2101      	movs	r1, #1
 800167a:	430a      	orrs	r2, r1
 800167c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800167e:	4b1f      	ldr	r3, [pc, #124]	; (80016fc <ADC_Enable+0x100>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	491f      	ldr	r1, [pc, #124]	; (8001700 <ADC_Enable+0x104>)
 8001684:	0018      	movs	r0, r3
 8001686:	f7fe fd49 	bl	800011c <__udivsi3>
 800168a:	0003      	movs	r3, r0
 800168c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800168e:	e002      	b.n	8001696 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	3b01      	subs	r3, #1
 8001694:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f9      	bne.n	8001690 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 800169c:	f7ff fb2a 	bl	8000cf4 <HAL_GetTick>
 80016a0:	0003      	movs	r3, r0
 80016a2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016a4:	e01b      	b.n	80016de <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80016a6:	f7ff fb25 	bl	8000cf4 <HAL_GetTick>
 80016aa:	0002      	movs	r2, r0
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d914      	bls.n	80016de <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2201      	movs	r2, #1
 80016bc:	4013      	ands	r3, r2
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d00d      	beq.n	80016de <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016c6:	2210      	movs	r2, #16
 80016c8:	431a      	orrs	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016d2:	2201      	movs	r2, #1
 80016d4:	431a      	orrs	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e007      	b.n	80016ee <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2201      	movs	r2, #1
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d1dc      	bne.n	80016a6 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	0018      	movs	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	b004      	add	sp, #16
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	46c0      	nop			; (mov r8, r8)
 80016f8:	80000017 	.word	0x80000017
 80016fc:	20000004 	.word	0x20000004
 8001700:	000f4240 	.word	0x000f4240

08001704 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	2203      	movs	r2, #3
 8001718:	4013      	ands	r3, r2
 800171a:	2b01      	cmp	r3, #1
 800171c:	d112      	bne.n	8001744 <ADC_Disable+0x40>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2201      	movs	r2, #1
 8001726:	4013      	ands	r3, r2
 8001728:	2b01      	cmp	r3, #1
 800172a:	d009      	beq.n	8001740 <ADC_Disable+0x3c>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68da      	ldr	r2, [r3, #12]
 8001732:	2380      	movs	r3, #128	; 0x80
 8001734:	021b      	lsls	r3, r3, #8
 8001736:	401a      	ands	r2, r3
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	021b      	lsls	r3, r3, #8
 800173c:	429a      	cmp	r2, r3
 800173e:	d101      	bne.n	8001744 <ADC_Disable+0x40>
 8001740:	2301      	movs	r3, #1
 8001742:	e000      	b.n	8001746 <ADC_Disable+0x42>
 8001744:	2300      	movs	r3, #0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d048      	beq.n	80017dc <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	2205      	movs	r2, #5
 8001752:	4013      	ands	r3, r2
 8001754:	2b01      	cmp	r3, #1
 8001756:	d110      	bne.n	800177a <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	689a      	ldr	r2, [r3, #8]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2102      	movs	r1, #2
 8001764:	430a      	orrs	r2, r1
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2203      	movs	r2, #3
 800176e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001770:	f7ff fac0 	bl	8000cf4 <HAL_GetTick>
 8001774:	0003      	movs	r3, r0
 8001776:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001778:	e029      	b.n	80017ce <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800177e:	2210      	movs	r2, #16
 8001780:	431a      	orrs	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800178a:	2201      	movs	r2, #1
 800178c:	431a      	orrs	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e023      	b.n	80017de <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001796:	f7ff faad 	bl	8000cf4 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d914      	bls.n	80017ce <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2201      	movs	r2, #1
 80017ac:	4013      	ands	r3, r2
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d10d      	bne.n	80017ce <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017b6:	2210      	movs	r2, #16
 80017b8:	431a      	orrs	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017c2:	2201      	movs	r2, #1
 80017c4:	431a      	orrs	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e007      	b.n	80017de <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	2201      	movs	r2, #1
 80017d6:	4013      	ands	r3, r2
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d0dc      	beq.n	8001796 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	0018      	movs	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	b004      	add	sp, #16
 80017e4:	bd80      	pop	{r7, pc}

080017e6 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b084      	sub	sp, #16
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017ee:	2300      	movs	r3, #0
 80017f0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2204      	movs	r2, #4
 80017fa:	4013      	ands	r3, r2
 80017fc:	d03a      	beq.n	8001874 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	2204      	movs	r2, #4
 8001806:	4013      	ands	r3, r2
 8001808:	2b04      	cmp	r3, #4
 800180a:	d10d      	bne.n	8001828 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	2202      	movs	r2, #2
 8001814:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001816:	d107      	bne.n	8001828 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2110      	movs	r1, #16
 8001824:	430a      	orrs	r2, r1
 8001826:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001828:	f7ff fa64 	bl	8000cf4 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001830:	e01a      	b.n	8001868 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001832:	f7ff fa5f 	bl	8000cf4 <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d913      	bls.n	8001868 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2204      	movs	r2, #4
 8001848:	4013      	ands	r3, r2
 800184a:	d00d      	beq.n	8001868 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001850:	2210      	movs	r2, #16
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800185c:	2201      	movs	r2, #1
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e006      	b.n	8001876 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	2204      	movs	r2, #4
 8001870:	4013      	ands	r3, r2
 8001872:	d1de      	bne.n	8001832 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	0018      	movs	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	b004      	add	sp, #16
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	0002      	movs	r2, r0
 8001888:	1dfb      	adds	r3, r7, #7
 800188a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800188c:	1dfb      	adds	r3, r7, #7
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b7f      	cmp	r3, #127	; 0x7f
 8001892:	d809      	bhi.n	80018a8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001894:	1dfb      	adds	r3, r7, #7
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	001a      	movs	r2, r3
 800189a:	231f      	movs	r3, #31
 800189c:	401a      	ands	r2, r3
 800189e:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <__NVIC_EnableIRQ+0x30>)
 80018a0:	2101      	movs	r1, #1
 80018a2:	4091      	lsls	r1, r2
 80018a4:	000a      	movs	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]
  }
}
 80018a8:	46c0      	nop			; (mov r8, r8)
 80018aa:	46bd      	mov	sp, r7
 80018ac:	b002      	add	sp, #8
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	e000e100 	.word	0xe000e100

080018b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b4:	b590      	push	{r4, r7, lr}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	0002      	movs	r2, r0
 80018bc:	6039      	str	r1, [r7, #0]
 80018be:	1dfb      	adds	r3, r7, #7
 80018c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80018c2:	1dfb      	adds	r3, r7, #7
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	2b7f      	cmp	r3, #127	; 0x7f
 80018c8:	d828      	bhi.n	800191c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018ca:	4a2f      	ldr	r2, [pc, #188]	; (8001988 <__NVIC_SetPriority+0xd4>)
 80018cc:	1dfb      	adds	r3, r7, #7
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	b25b      	sxtb	r3, r3
 80018d2:	089b      	lsrs	r3, r3, #2
 80018d4:	33c0      	adds	r3, #192	; 0xc0
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	589b      	ldr	r3, [r3, r2]
 80018da:	1dfa      	adds	r2, r7, #7
 80018dc:	7812      	ldrb	r2, [r2, #0]
 80018de:	0011      	movs	r1, r2
 80018e0:	2203      	movs	r2, #3
 80018e2:	400a      	ands	r2, r1
 80018e4:	00d2      	lsls	r2, r2, #3
 80018e6:	21ff      	movs	r1, #255	; 0xff
 80018e8:	4091      	lsls	r1, r2
 80018ea:	000a      	movs	r2, r1
 80018ec:	43d2      	mvns	r2, r2
 80018ee:	401a      	ands	r2, r3
 80018f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	019b      	lsls	r3, r3, #6
 80018f6:	22ff      	movs	r2, #255	; 0xff
 80018f8:	401a      	ands	r2, r3
 80018fa:	1dfb      	adds	r3, r7, #7
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	0018      	movs	r0, r3
 8001900:	2303      	movs	r3, #3
 8001902:	4003      	ands	r3, r0
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001908:	481f      	ldr	r0, [pc, #124]	; (8001988 <__NVIC_SetPriority+0xd4>)
 800190a:	1dfb      	adds	r3, r7, #7
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	b25b      	sxtb	r3, r3
 8001910:	089b      	lsrs	r3, r3, #2
 8001912:	430a      	orrs	r2, r1
 8001914:	33c0      	adds	r3, #192	; 0xc0
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800191a:	e031      	b.n	8001980 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800191c:	4a1b      	ldr	r2, [pc, #108]	; (800198c <__NVIC_SetPriority+0xd8>)
 800191e:	1dfb      	adds	r3, r7, #7
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	0019      	movs	r1, r3
 8001924:	230f      	movs	r3, #15
 8001926:	400b      	ands	r3, r1
 8001928:	3b08      	subs	r3, #8
 800192a:	089b      	lsrs	r3, r3, #2
 800192c:	3306      	adds	r3, #6
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	18d3      	adds	r3, r2, r3
 8001932:	3304      	adds	r3, #4
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	1dfa      	adds	r2, r7, #7
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	0011      	movs	r1, r2
 800193c:	2203      	movs	r2, #3
 800193e:	400a      	ands	r2, r1
 8001940:	00d2      	lsls	r2, r2, #3
 8001942:	21ff      	movs	r1, #255	; 0xff
 8001944:	4091      	lsls	r1, r2
 8001946:	000a      	movs	r2, r1
 8001948:	43d2      	mvns	r2, r2
 800194a:	401a      	ands	r2, r3
 800194c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	019b      	lsls	r3, r3, #6
 8001952:	22ff      	movs	r2, #255	; 0xff
 8001954:	401a      	ands	r2, r3
 8001956:	1dfb      	adds	r3, r7, #7
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	0018      	movs	r0, r3
 800195c:	2303      	movs	r3, #3
 800195e:	4003      	ands	r3, r0
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001964:	4809      	ldr	r0, [pc, #36]	; (800198c <__NVIC_SetPriority+0xd8>)
 8001966:	1dfb      	adds	r3, r7, #7
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	001c      	movs	r4, r3
 800196c:	230f      	movs	r3, #15
 800196e:	4023      	ands	r3, r4
 8001970:	3b08      	subs	r3, #8
 8001972:	089b      	lsrs	r3, r3, #2
 8001974:	430a      	orrs	r2, r1
 8001976:	3306      	adds	r3, #6
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	18c3      	adds	r3, r0, r3
 800197c:	3304      	adds	r3, #4
 800197e:	601a      	str	r2, [r3, #0]
}
 8001980:	46c0      	nop			; (mov r8, r8)
 8001982:	46bd      	mov	sp, r7
 8001984:	b003      	add	sp, #12
 8001986:	bd90      	pop	{r4, r7, pc}
 8001988:	e000e100 	.word	0xe000e100
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	1e5a      	subs	r2, r3, #1
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	045b      	lsls	r3, r3, #17
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d301      	bcc.n	80019a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019a4:	2301      	movs	r3, #1
 80019a6:	e010      	b.n	80019ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a8:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <SysTick_Config+0x44>)
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	3a01      	subs	r2, #1
 80019ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019b0:	2301      	movs	r3, #1
 80019b2:	425b      	negs	r3, r3
 80019b4:	2103      	movs	r1, #3
 80019b6:	0018      	movs	r0, r3
 80019b8:	f7ff ff7c 	bl	80018b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019bc:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <SysTick_Config+0x44>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019c2:	4b04      	ldr	r3, [pc, #16]	; (80019d4 <SysTick_Config+0x44>)
 80019c4:	2207      	movs	r2, #7
 80019c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	0018      	movs	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	b002      	add	sp, #8
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	e000e010 	.word	0xe000e010

080019d8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60b9      	str	r1, [r7, #8]
 80019e0:	607a      	str	r2, [r7, #4]
 80019e2:	210f      	movs	r1, #15
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	1c02      	adds	r2, r0, #0
 80019e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80019ea:	68ba      	ldr	r2, [r7, #8]
 80019ec:	187b      	adds	r3, r7, r1
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b25b      	sxtb	r3, r3
 80019f2:	0011      	movs	r1, r2
 80019f4:	0018      	movs	r0, r3
 80019f6:	f7ff ff5d 	bl	80018b4 <__NVIC_SetPriority>
}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b004      	add	sp, #16
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	0002      	movs	r2, r0
 8001a0a:	1dfb      	adds	r3, r7, #7
 8001a0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a0e:	1dfb      	adds	r3, r7, #7
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	b25b      	sxtb	r3, r3
 8001a14:	0018      	movs	r0, r3
 8001a16:	f7ff ff33 	bl	8001880 <__NVIC_EnableIRQ>
}
 8001a1a:	46c0      	nop			; (mov r8, r8)
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	b002      	add	sp, #8
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	f7ff ffaf 	bl	8001990 <SysTick_Config>
 8001a32:	0003      	movs	r3, r0
}
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b002      	add	sp, #8
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a44:	2300      	movs	r3, #0
 8001a46:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e036      	b.n	8001ac0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2221      	movs	r2, #33	; 0x21
 8001a56:	2102      	movs	r1, #2
 8001a58:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4a18      	ldr	r2, [pc, #96]	; (8001ac8 <HAL_DMA_Init+0x8c>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001a72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68fa      	ldr	r2, [r7, #12]
 8001a9e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f000 f932 	bl	8001d0c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2221      	movs	r2, #33	; 0x21
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2220      	movs	r2, #32
 8001aba:	2100      	movs	r1, #0
 8001abc:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001abe:	2300      	movs	r3, #0
}  
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b004      	add	sp, #16
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	ffffc00f 	.word	0xffffc00f

08001acc <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2221      	movs	r2, #33	; 0x21
 8001ad8:	5c9b      	ldrb	r3, [r3, r2]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d008      	beq.n	8001af2 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2204      	movs	r2, #4
 8001ae4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2220      	movs	r2, #32
 8001aea:	2100      	movs	r1, #0
 8001aec:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e020      	b.n	8001b34 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	210e      	movs	r1, #14
 8001afe:	438a      	bics	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	438a      	bics	r2, r1
 8001b10:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	4091      	lsls	r1, r2
 8001b1e:	000a      	movs	r2, r1
 8001b20:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2221      	movs	r2, #33	; 0x21
 8001b26:	2101      	movs	r1, #1
 8001b28:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2220      	movs	r2, #32
 8001b2e:	2100      	movs	r1, #0
 8001b30:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	0018      	movs	r0, r3
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b002      	add	sp, #8
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b44:	210f      	movs	r1, #15
 8001b46:	187b      	adds	r3, r7, r1
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2221      	movs	r2, #33	; 0x21
 8001b50:	5c9b      	ldrb	r3, [r3, r2]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d006      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2204      	movs	r2, #4
 8001b5c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b5e:	187b      	adds	r3, r7, r1
 8001b60:	2201      	movs	r2, #1
 8001b62:	701a      	strb	r2, [r3, #0]
 8001b64:	e028      	b.n	8001bb8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	210e      	movs	r1, #14
 8001b72:	438a      	bics	r2, r1
 8001b74:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2101      	movs	r1, #1
 8001b82:	438a      	bics	r2, r1
 8001b84:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b8e:	2101      	movs	r1, #1
 8001b90:	4091      	lsls	r1, r2
 8001b92:	000a      	movs	r2, r1
 8001b94:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2221      	movs	r2, #33	; 0x21
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2220      	movs	r2, #32
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d004      	beq.n	8001bb8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	0010      	movs	r0, r2
 8001bb6:	4798      	blx	r3
    } 
  }
  return status;
 8001bb8:	230f      	movs	r3, #15
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	781b      	ldrb	r3, [r3, #0]
}
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b004      	add	sp, #16
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b084      	sub	sp, #16
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	2204      	movs	r2, #4
 8001be4:	409a      	lsls	r2, r3
 8001be6:	0013      	movs	r3, r2
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	4013      	ands	r3, r2
 8001bec:	d024      	beq.n	8001c38 <HAL_DMA_IRQHandler+0x72>
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d020      	beq.n	8001c38 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2220      	movs	r2, #32
 8001bfe:	4013      	ands	r3, r2
 8001c00:	d107      	bne.n	8001c12 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2104      	movs	r1, #4
 8001c0e:	438a      	bics	r2, r1
 8001c10:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c1a:	2104      	movs	r1, #4
 8001c1c:	4091      	lsls	r1, r2
 8001c1e:	000a      	movs	r2, r1
 8001c20:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d100      	bne.n	8001c2c <HAL_DMA_IRQHandler+0x66>
 8001c2a:	e06a      	b.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	0010      	movs	r0, r2
 8001c34:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c36:	e064      	b.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	409a      	lsls	r2, r3
 8001c40:	0013      	movs	r3, r2
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	4013      	ands	r3, r2
 8001c46:	d02b      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0xda>
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d027      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2220      	movs	r2, #32
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d10b      	bne.n	8001c74 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	210a      	movs	r1, #10
 8001c68:	438a      	bics	r2, r1
 8001c6a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2221      	movs	r2, #33	; 0x21
 8001c70:	2101      	movs	r1, #1
 8001c72:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c7c:	2102      	movs	r1, #2
 8001c7e:	4091      	lsls	r1, r2
 8001c80:	000a      	movs	r2, r1
 8001c82:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2220      	movs	r2, #32
 8001c88:	2100      	movs	r1, #0
 8001c8a:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d036      	beq.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	0010      	movs	r0, r2
 8001c9c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001c9e:	e030      	b.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca4:	2208      	movs	r2, #8
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	0013      	movs	r3, r2
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	4013      	ands	r3, r2
 8001cae:	d028      	beq.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	2208      	movs	r2, #8
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d024      	beq.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	210e      	movs	r1, #14
 8001cc4:	438a      	bics	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	4091      	lsls	r1, r2
 8001cd4:	000a      	movs	r2, r1
 8001cd6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2221      	movs	r2, #33	; 0x21
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2220      	movs	r2, #32
 8001cea:	2100      	movs	r1, #0
 8001cec:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d005      	beq.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	0010      	movs	r0, r2
 8001cfe:	4798      	blx	r3
    }
   }
}  
 8001d00:	e7ff      	b.n	8001d02 <HAL_DMA_IRQHandler+0x13c>
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	46bd      	mov	sp, r7
 8001d06:	b004      	add	sp, #16
 8001d08:	bd80      	pop	{r7, pc}
	...

08001d0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a08      	ldr	r2, [pc, #32]	; (8001d3c <DMA_CalcBaseAndBitshift+0x30>)
 8001d1a:	4694      	mov	ip, r2
 8001d1c:	4463      	add	r3, ip
 8001d1e:	2114      	movs	r1, #20
 8001d20:	0018      	movs	r0, r3
 8001d22:	f7fe f9fb 	bl	800011c <__udivsi3>
 8001d26:	0003      	movs	r3, r0
 8001d28:	009a      	lsls	r2, r3, #2
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a03      	ldr	r2, [pc, #12]	; (8001d40 <DMA_CalcBaseAndBitshift+0x34>)
 8001d32:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001d34:	46c0      	nop			; (mov r8, r8)
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b002      	add	sp, #8
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	bffdfff8 	.word	0xbffdfff8
 8001d40:	40020000 	.word	0x40020000

08001d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d52:	e14f      	b.n	8001ff4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2101      	movs	r1, #1
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	4091      	lsls	r1, r2
 8001d5e:	000a      	movs	r2, r1
 8001d60:	4013      	ands	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d100      	bne.n	8001d6c <HAL_GPIO_Init+0x28>
 8001d6a:	e140      	b.n	8001fee <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2203      	movs	r2, #3
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d005      	beq.n	8001d84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2203      	movs	r2, #3
 8001d7e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d130      	bne.n	8001de6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	2203      	movs	r2, #3
 8001d90:	409a      	lsls	r2, r3
 8001d92:	0013      	movs	r3, r2
 8001d94:	43da      	mvns	r2, r3
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	68da      	ldr	r2, [r3, #12]
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	409a      	lsls	r2, r3
 8001da6:	0013      	movs	r3, r2
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dba:	2201      	movs	r2, #1
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	409a      	lsls	r2, r3
 8001dc0:	0013      	movs	r3, r2
 8001dc2:	43da      	mvns	r2, r3
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	091b      	lsrs	r3, r3, #4
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	401a      	ands	r2, r3
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	409a      	lsls	r2, r3
 8001dd8:	0013      	movs	r3, r2
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2203      	movs	r2, #3
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b03      	cmp	r3, #3
 8001df0:	d017      	beq.n	8001e22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	409a      	lsls	r2, r3
 8001e00:	0013      	movs	r3, r2
 8001e02:	43da      	mvns	r2, r3
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	409a      	lsls	r2, r3
 8001e14:	0013      	movs	r3, r2
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2203      	movs	r2, #3
 8001e28:	4013      	ands	r3, r2
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d123      	bne.n	8001e76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	08da      	lsrs	r2, r3, #3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3208      	adds	r2, #8
 8001e36:	0092      	lsls	r2, r2, #2
 8001e38:	58d3      	ldr	r3, [r2, r3]
 8001e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	2207      	movs	r2, #7
 8001e40:	4013      	ands	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	220f      	movs	r2, #15
 8001e46:	409a      	lsls	r2, r3
 8001e48:	0013      	movs	r3, r2
 8001e4a:	43da      	mvns	r2, r3
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	691a      	ldr	r2, [r3, #16]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	2107      	movs	r1, #7
 8001e5a:	400b      	ands	r3, r1
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	409a      	lsls	r2, r3
 8001e60:	0013      	movs	r3, r2
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	08da      	lsrs	r2, r3, #3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3208      	adds	r2, #8
 8001e70:	0092      	lsls	r2, r2, #2
 8001e72:	6939      	ldr	r1, [r7, #16]
 8001e74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	2203      	movs	r2, #3
 8001e82:	409a      	lsls	r2, r3
 8001e84:	0013      	movs	r3, r2
 8001e86:	43da      	mvns	r2, r3
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	2203      	movs	r2, #3
 8001e94:	401a      	ands	r2, r3
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	0013      	movs	r3, r2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	23c0      	movs	r3, #192	; 0xc0
 8001eb0:	029b      	lsls	r3, r3, #10
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d100      	bne.n	8001eb8 <HAL_GPIO_Init+0x174>
 8001eb6:	e09a      	b.n	8001fee <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb8:	4b54      	ldr	r3, [pc, #336]	; (800200c <HAL_GPIO_Init+0x2c8>)
 8001eba:	699a      	ldr	r2, [r3, #24]
 8001ebc:	4b53      	ldr	r3, [pc, #332]	; (800200c <HAL_GPIO_Init+0x2c8>)
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	619a      	str	r2, [r3, #24]
 8001ec4:	4b51      	ldr	r3, [pc, #324]	; (800200c <HAL_GPIO_Init+0x2c8>)
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	4013      	ands	r3, r2
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ed0:	4a4f      	ldr	r2, [pc, #316]	; (8002010 <HAL_GPIO_Init+0x2cc>)
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	089b      	lsrs	r3, r3, #2
 8001ed6:	3302      	adds	r3, #2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	589b      	ldr	r3, [r3, r2]
 8001edc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	220f      	movs	r2, #15
 8001ee8:	409a      	lsls	r2, r3
 8001eea:	0013      	movs	r3, r2
 8001eec:	43da      	mvns	r2, r3
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	2390      	movs	r3, #144	; 0x90
 8001ef8:	05db      	lsls	r3, r3, #23
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d013      	beq.n	8001f26 <HAL_GPIO_Init+0x1e2>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a44      	ldr	r2, [pc, #272]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d00d      	beq.n	8001f22 <HAL_GPIO_Init+0x1de>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a43      	ldr	r2, [pc, #268]	; (8002018 <HAL_GPIO_Init+0x2d4>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d007      	beq.n	8001f1e <HAL_GPIO_Init+0x1da>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a42      	ldr	r2, [pc, #264]	; (800201c <HAL_GPIO_Init+0x2d8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d101      	bne.n	8001f1a <HAL_GPIO_Init+0x1d6>
 8001f16:	2303      	movs	r3, #3
 8001f18:	e006      	b.n	8001f28 <HAL_GPIO_Init+0x1e4>
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	e004      	b.n	8001f28 <HAL_GPIO_Init+0x1e4>
 8001f1e:	2302      	movs	r3, #2
 8001f20:	e002      	b.n	8001f28 <HAL_GPIO_Init+0x1e4>
 8001f22:	2301      	movs	r3, #1
 8001f24:	e000      	b.n	8001f28 <HAL_GPIO_Init+0x1e4>
 8001f26:	2300      	movs	r3, #0
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	2103      	movs	r1, #3
 8001f2c:	400a      	ands	r2, r1
 8001f2e:	0092      	lsls	r2, r2, #2
 8001f30:	4093      	lsls	r3, r2
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f38:	4935      	ldr	r1, [pc, #212]	; (8002010 <HAL_GPIO_Init+0x2cc>)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	089b      	lsrs	r3, r3, #2
 8001f3e:	3302      	adds	r3, #2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f46:	4b36      	ldr	r3, [pc, #216]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	43da      	mvns	r2, r3
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	4013      	ands	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685a      	ldr	r2, [r3, #4]
 8001f5a:	2380      	movs	r3, #128	; 0x80
 8001f5c:	025b      	lsls	r3, r3, #9
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d003      	beq.n	8001f6a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f6a:	4b2d      	ldr	r3, [pc, #180]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001f70:	4b2b      	ldr	r3, [pc, #172]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	43da      	mvns	r2, r3
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	2380      	movs	r3, #128	; 0x80
 8001f86:	029b      	lsls	r3, r3, #10
 8001f88:	4013      	ands	r3, r2
 8001f8a:	d003      	beq.n	8001f94 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f94:	4b22      	ldr	r3, [pc, #136]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f9a:	4b21      	ldr	r3, [pc, #132]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	43da      	mvns	r2, r3
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	2380      	movs	r3, #128	; 0x80
 8001fb0:	035b      	lsls	r3, r3, #13
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d003      	beq.n	8001fbe <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fbe:	4b18      	ldr	r3, [pc, #96]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001fc4:	4b16      	ldr	r3, [pc, #88]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	43da      	mvns	r2, r3
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	2380      	movs	r3, #128	; 0x80
 8001fda:	039b      	lsls	r3, r3, #14
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d003      	beq.n	8001fe8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fe8:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <HAL_GPIO_Init+0x2dc>)
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	40da      	lsrs	r2, r3
 8001ffc:	1e13      	subs	r3, r2, #0
 8001ffe:	d000      	beq.n	8002002 <HAL_GPIO_Init+0x2be>
 8002000:	e6a8      	b.n	8001d54 <HAL_GPIO_Init+0x10>
  } 
}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b006      	add	sp, #24
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	40010000 	.word	0x40010000
 8002014:	48000400 	.word	0x48000400
 8002018:	48000800 	.word	0x48000800
 800201c:	48000c00 	.word	0x48000c00
 8002020:	40010400 	.word	0x40010400

08002024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	0008      	movs	r0, r1
 800202e:	0011      	movs	r1, r2
 8002030:	1cbb      	adds	r3, r7, #2
 8002032:	1c02      	adds	r2, r0, #0
 8002034:	801a      	strh	r2, [r3, #0]
 8002036:	1c7b      	adds	r3, r7, #1
 8002038:	1c0a      	adds	r2, r1, #0
 800203a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800203c:	1c7b      	adds	r3, r7, #1
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d004      	beq.n	800204e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002044:	1cbb      	adds	r3, r7, #2
 8002046:	881a      	ldrh	r2, [r3, #0]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800204c:	e003      	b.n	8002056 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800204e:	1cbb      	adds	r3, r7, #2
 8002050:	881a      	ldrh	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	46bd      	mov	sp, r7
 800205a:	b002      	add	sp, #8
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	000a      	movs	r2, r1
 8002068:	1cbb      	adds	r3, r7, #2
 800206a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	695b      	ldr	r3, [r3, #20]
 8002070:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002072:	1cbb      	adds	r3, r7, #2
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4013      	ands	r3, r2
 800207a:	041a      	lsls	r2, r3, #16
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	43db      	mvns	r3, r3
 8002080:	1cb9      	adds	r1, r7, #2
 8002082:	8809      	ldrh	r1, [r1, #0]
 8002084:	400b      	ands	r3, r1
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	619a      	str	r2, [r3, #24]
}
 800208c:	46c0      	nop			; (mov r8, r8)
 800208e:	46bd      	mov	sp, r7
 8002090:	b004      	add	sp, #16
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	0002      	movs	r2, r0
 800209c:	1dbb      	adds	r3, r7, #6
 800209e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020a0:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	1dba      	adds	r2, r7, #6
 80020a6:	8812      	ldrh	r2, [r2, #0]
 80020a8:	4013      	ands	r3, r2
 80020aa:	d008      	beq.n	80020be <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80020ae:	1dba      	adds	r2, r7, #6
 80020b0:	8812      	ldrh	r2, [r2, #0]
 80020b2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020b4:	1dbb      	adds	r3, r7, #6
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	0018      	movs	r0, r3
 80020ba:	f000 f807 	bl	80020cc <HAL_GPIO_EXTI_Callback>
  }
}
 80020be:	46c0      	nop			; (mov r8, r8)
 80020c0:	46bd      	mov	sp, r7
 80020c2:	b002      	add	sp, #8
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	40010400 	.word	0x40010400

080020cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	0002      	movs	r2, r0
 80020d4:	1dbb      	adds	r3, r7, #6
 80020d6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80020d8:	46c0      	nop			; (mov r8, r8)
 80020da:	46bd      	mov	sp, r7
 80020dc:	b002      	add	sp, #8
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e301      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4013      	ands	r3, r2
 80020fa:	d100      	bne.n	80020fe <HAL_RCC_OscConfig+0x1e>
 80020fc:	e08d      	b.n	800221a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80020fe:	4bc3      	ldr	r3, [pc, #780]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	220c      	movs	r2, #12
 8002104:	4013      	ands	r3, r2
 8002106:	2b04      	cmp	r3, #4
 8002108:	d00e      	beq.n	8002128 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800210a:	4bc0      	ldr	r3, [pc, #768]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	220c      	movs	r2, #12
 8002110:	4013      	ands	r3, r2
 8002112:	2b08      	cmp	r3, #8
 8002114:	d116      	bne.n	8002144 <HAL_RCC_OscConfig+0x64>
 8002116:	4bbd      	ldr	r3, [pc, #756]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	025b      	lsls	r3, r3, #9
 800211e:	401a      	ands	r2, r3
 8002120:	2380      	movs	r3, #128	; 0x80
 8002122:	025b      	lsls	r3, r3, #9
 8002124:	429a      	cmp	r2, r3
 8002126:	d10d      	bne.n	8002144 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002128:	4bb8      	ldr	r3, [pc, #736]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	2380      	movs	r3, #128	; 0x80
 800212e:	029b      	lsls	r3, r3, #10
 8002130:	4013      	ands	r3, r2
 8002132:	d100      	bne.n	8002136 <HAL_RCC_OscConfig+0x56>
 8002134:	e070      	b.n	8002218 <HAL_RCC_OscConfig+0x138>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d000      	beq.n	8002140 <HAL_RCC_OscConfig+0x60>
 800213e:	e06b      	b.n	8002218 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e2d8      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d107      	bne.n	800215c <HAL_RCC_OscConfig+0x7c>
 800214c:	4baf      	ldr	r3, [pc, #700]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4bae      	ldr	r3, [pc, #696]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002152:	2180      	movs	r1, #128	; 0x80
 8002154:	0249      	lsls	r1, r1, #9
 8002156:	430a      	orrs	r2, r1
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	e02f      	b.n	80021bc <HAL_RCC_OscConfig+0xdc>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10c      	bne.n	800217e <HAL_RCC_OscConfig+0x9e>
 8002164:	4ba9      	ldr	r3, [pc, #676]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	4ba8      	ldr	r3, [pc, #672]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800216a:	49a9      	ldr	r1, [pc, #676]	; (8002410 <HAL_RCC_OscConfig+0x330>)
 800216c:	400a      	ands	r2, r1
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	4ba6      	ldr	r3, [pc, #664]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4ba5      	ldr	r3, [pc, #660]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002176:	49a7      	ldr	r1, [pc, #668]	; (8002414 <HAL_RCC_OscConfig+0x334>)
 8002178:	400a      	ands	r2, r1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	e01e      	b.n	80021bc <HAL_RCC_OscConfig+0xdc>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b05      	cmp	r3, #5
 8002184:	d10e      	bne.n	80021a4 <HAL_RCC_OscConfig+0xc4>
 8002186:	4ba1      	ldr	r3, [pc, #644]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	4ba0      	ldr	r3, [pc, #640]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800218c:	2180      	movs	r1, #128	; 0x80
 800218e:	02c9      	lsls	r1, r1, #11
 8002190:	430a      	orrs	r2, r1
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	4b9d      	ldr	r3, [pc, #628]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4b9c      	ldr	r3, [pc, #624]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800219a:	2180      	movs	r1, #128	; 0x80
 800219c:	0249      	lsls	r1, r1, #9
 800219e:	430a      	orrs	r2, r1
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	e00b      	b.n	80021bc <HAL_RCC_OscConfig+0xdc>
 80021a4:	4b99      	ldr	r3, [pc, #612]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b98      	ldr	r3, [pc, #608]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80021aa:	4999      	ldr	r1, [pc, #612]	; (8002410 <HAL_RCC_OscConfig+0x330>)
 80021ac:	400a      	ands	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	4b96      	ldr	r3, [pc, #600]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4b95      	ldr	r3, [pc, #596]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80021b6:	4997      	ldr	r1, [pc, #604]	; (8002414 <HAL_RCC_OscConfig+0x334>)
 80021b8:	400a      	ands	r2, r1
 80021ba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d014      	beq.n	80021ee <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7fe fd96 	bl	8000cf4 <HAL_GetTick>
 80021c8:	0003      	movs	r3, r0
 80021ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021ce:	f7fe fd91 	bl	8000cf4 <HAL_GetTick>
 80021d2:	0002      	movs	r2, r0
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b64      	cmp	r3, #100	; 0x64
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e28a      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e0:	4b8a      	ldr	r3, [pc, #552]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	2380      	movs	r3, #128	; 0x80
 80021e6:	029b      	lsls	r3, r3, #10
 80021e8:	4013      	ands	r3, r2
 80021ea:	d0f0      	beq.n	80021ce <HAL_RCC_OscConfig+0xee>
 80021ec:	e015      	b.n	800221a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ee:	f7fe fd81 	bl	8000cf4 <HAL_GetTick>
 80021f2:	0003      	movs	r3, r0
 80021f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021f6:	e008      	b.n	800220a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021f8:	f7fe fd7c 	bl	8000cf4 <HAL_GetTick>
 80021fc:	0002      	movs	r2, r0
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b64      	cmp	r3, #100	; 0x64
 8002204:	d901      	bls.n	800220a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e275      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220a:	4b80      	ldr	r3, [pc, #512]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	2380      	movs	r3, #128	; 0x80
 8002210:	029b      	lsls	r3, r3, #10
 8002212:	4013      	ands	r3, r2
 8002214:	d1f0      	bne.n	80021f8 <HAL_RCC_OscConfig+0x118>
 8002216:	e000      	b.n	800221a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002218:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2202      	movs	r2, #2
 8002220:	4013      	ands	r3, r2
 8002222:	d100      	bne.n	8002226 <HAL_RCC_OscConfig+0x146>
 8002224:	e069      	b.n	80022fa <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002226:	4b79      	ldr	r3, [pc, #484]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	220c      	movs	r2, #12
 800222c:	4013      	ands	r3, r2
 800222e:	d00b      	beq.n	8002248 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002230:	4b76      	ldr	r3, [pc, #472]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	220c      	movs	r2, #12
 8002236:	4013      	ands	r3, r2
 8002238:	2b08      	cmp	r3, #8
 800223a:	d11c      	bne.n	8002276 <HAL_RCC_OscConfig+0x196>
 800223c:	4b73      	ldr	r3, [pc, #460]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	025b      	lsls	r3, r3, #9
 8002244:	4013      	ands	r3, r2
 8002246:	d116      	bne.n	8002276 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002248:	4b70      	ldr	r3, [pc, #448]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2202      	movs	r2, #2
 800224e:	4013      	ands	r3, r2
 8002250:	d005      	beq.n	800225e <HAL_RCC_OscConfig+0x17e>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d001      	beq.n	800225e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e24b      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800225e:	4b6b      	ldr	r3, [pc, #428]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	22f8      	movs	r2, #248	; 0xf8
 8002264:	4393      	bics	r3, r2
 8002266:	0019      	movs	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	00da      	lsls	r2, r3, #3
 800226e:	4b67      	ldr	r3, [pc, #412]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002274:	e041      	b.n	80022fa <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d024      	beq.n	80022c8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800227e:	4b63      	ldr	r3, [pc, #396]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	4b62      	ldr	r3, [pc, #392]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002284:	2101      	movs	r1, #1
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800228a:	f7fe fd33 	bl	8000cf4 <HAL_GetTick>
 800228e:	0003      	movs	r3, r0
 8002290:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002294:	f7fe fd2e 	bl	8000cf4 <HAL_GetTick>
 8002298:	0002      	movs	r2, r0
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e227      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a6:	4b59      	ldr	r3, [pc, #356]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2202      	movs	r2, #2
 80022ac:	4013      	ands	r3, r2
 80022ae:	d0f1      	beq.n	8002294 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b0:	4b56      	ldr	r3, [pc, #344]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	22f8      	movs	r2, #248	; 0xf8
 80022b6:	4393      	bics	r3, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	00da      	lsls	r2, r3, #3
 80022c0:	4b52      	ldr	r3, [pc, #328]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80022c2:	430a      	orrs	r2, r1
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	e018      	b.n	80022fa <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022c8:	4b50      	ldr	r3, [pc, #320]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b4f      	ldr	r3, [pc, #316]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80022ce:	2101      	movs	r1, #1
 80022d0:	438a      	bics	r2, r1
 80022d2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d4:	f7fe fd0e 	bl	8000cf4 <HAL_GetTick>
 80022d8:	0003      	movs	r3, r0
 80022da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022de:	f7fe fd09 	bl	8000cf4 <HAL_GetTick>
 80022e2:	0002      	movs	r2, r0
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e202      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022f0:	4b46      	ldr	r3, [pc, #280]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2202      	movs	r2, #2
 80022f6:	4013      	ands	r3, r2
 80022f8:	d1f1      	bne.n	80022de <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2208      	movs	r2, #8
 8002300:	4013      	ands	r3, r2
 8002302:	d036      	beq.n	8002372 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	69db      	ldr	r3, [r3, #28]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d019      	beq.n	8002340 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800230c:	4b3f      	ldr	r3, [pc, #252]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800230e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002310:	4b3e      	ldr	r3, [pc, #248]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002312:	2101      	movs	r1, #1
 8002314:	430a      	orrs	r2, r1
 8002316:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002318:	f7fe fcec 	bl	8000cf4 <HAL_GetTick>
 800231c:	0003      	movs	r3, r0
 800231e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002320:	e008      	b.n	8002334 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002322:	f7fe fce7 	bl	8000cf4 <HAL_GetTick>
 8002326:	0002      	movs	r2, r0
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	2b02      	cmp	r3, #2
 800232e:	d901      	bls.n	8002334 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e1e0      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002334:	4b35      	ldr	r3, [pc, #212]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002338:	2202      	movs	r2, #2
 800233a:	4013      	ands	r3, r2
 800233c:	d0f1      	beq.n	8002322 <HAL_RCC_OscConfig+0x242>
 800233e:	e018      	b.n	8002372 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002340:	4b32      	ldr	r3, [pc, #200]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002342:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002344:	4b31      	ldr	r3, [pc, #196]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002346:	2101      	movs	r1, #1
 8002348:	438a      	bics	r2, r1
 800234a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234c:	f7fe fcd2 	bl	8000cf4 <HAL_GetTick>
 8002350:	0003      	movs	r3, r0
 8002352:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002356:	f7fe fccd 	bl	8000cf4 <HAL_GetTick>
 800235a:	0002      	movs	r2, r0
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e1c6      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002368:	4b28      	ldr	r3, [pc, #160]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 800236a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236c:	2202      	movs	r2, #2
 800236e:	4013      	ands	r3, r2
 8002370:	d1f1      	bne.n	8002356 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2204      	movs	r2, #4
 8002378:	4013      	ands	r3, r2
 800237a:	d100      	bne.n	800237e <HAL_RCC_OscConfig+0x29e>
 800237c:	e0b4      	b.n	80024e8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800237e:	201f      	movs	r0, #31
 8002380:	183b      	adds	r3, r7, r0
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002386:	4b21      	ldr	r3, [pc, #132]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002388:	69da      	ldr	r2, [r3, #28]
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	055b      	lsls	r3, r3, #21
 800238e:	4013      	ands	r3, r2
 8002390:	d110      	bne.n	80023b4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002392:	4b1e      	ldr	r3, [pc, #120]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002394:	69da      	ldr	r2, [r3, #28]
 8002396:	4b1d      	ldr	r3, [pc, #116]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002398:	2180      	movs	r1, #128	; 0x80
 800239a:	0549      	lsls	r1, r1, #21
 800239c:	430a      	orrs	r2, r1
 800239e:	61da      	str	r2, [r3, #28]
 80023a0:	4b1a      	ldr	r3, [pc, #104]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 80023a2:	69da      	ldr	r2, [r3, #28]
 80023a4:	2380      	movs	r3, #128	; 0x80
 80023a6:	055b      	lsls	r3, r3, #21
 80023a8:	4013      	ands	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80023ae:	183b      	adds	r3, r7, r0
 80023b0:	2201      	movs	r2, #1
 80023b2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b4:	4b18      	ldr	r3, [pc, #96]	; (8002418 <HAL_RCC_OscConfig+0x338>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	2380      	movs	r3, #128	; 0x80
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	4013      	ands	r3, r2
 80023be:	d11a      	bne.n	80023f6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023c0:	4b15      	ldr	r3, [pc, #84]	; (8002418 <HAL_RCC_OscConfig+0x338>)
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b14      	ldr	r3, [pc, #80]	; (8002418 <HAL_RCC_OscConfig+0x338>)
 80023c6:	2180      	movs	r1, #128	; 0x80
 80023c8:	0049      	lsls	r1, r1, #1
 80023ca:	430a      	orrs	r2, r1
 80023cc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ce:	f7fe fc91 	bl	8000cf4 <HAL_GetTick>
 80023d2:	0003      	movs	r3, r0
 80023d4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023d8:	f7fe fc8c 	bl	8000cf4 <HAL_GetTick>
 80023dc:	0002      	movs	r2, r0
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b64      	cmp	r3, #100	; 0x64
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e185      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ea:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <HAL_RCC_OscConfig+0x338>)
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4013      	ands	r3, r2
 80023f4:	d0f0      	beq.n	80023d8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d10e      	bne.n	800241c <HAL_RCC_OscConfig+0x33c>
 80023fe:	4b03      	ldr	r3, [pc, #12]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002400:	6a1a      	ldr	r2, [r3, #32]
 8002402:	4b02      	ldr	r3, [pc, #8]	; (800240c <HAL_RCC_OscConfig+0x32c>)
 8002404:	2101      	movs	r1, #1
 8002406:	430a      	orrs	r2, r1
 8002408:	621a      	str	r2, [r3, #32]
 800240a:	e035      	b.n	8002478 <HAL_RCC_OscConfig+0x398>
 800240c:	40021000 	.word	0x40021000
 8002410:	fffeffff 	.word	0xfffeffff
 8002414:	fffbffff 	.word	0xfffbffff
 8002418:	40007000 	.word	0x40007000
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10c      	bne.n	800243e <HAL_RCC_OscConfig+0x35e>
 8002424:	4bb6      	ldr	r3, [pc, #728]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002426:	6a1a      	ldr	r2, [r3, #32]
 8002428:	4bb5      	ldr	r3, [pc, #724]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800242a:	2101      	movs	r1, #1
 800242c:	438a      	bics	r2, r1
 800242e:	621a      	str	r2, [r3, #32]
 8002430:	4bb3      	ldr	r3, [pc, #716]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002432:	6a1a      	ldr	r2, [r3, #32]
 8002434:	4bb2      	ldr	r3, [pc, #712]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002436:	2104      	movs	r1, #4
 8002438:	438a      	bics	r2, r1
 800243a:	621a      	str	r2, [r3, #32]
 800243c:	e01c      	b.n	8002478 <HAL_RCC_OscConfig+0x398>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b05      	cmp	r3, #5
 8002444:	d10c      	bne.n	8002460 <HAL_RCC_OscConfig+0x380>
 8002446:	4bae      	ldr	r3, [pc, #696]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002448:	6a1a      	ldr	r2, [r3, #32]
 800244a:	4bad      	ldr	r3, [pc, #692]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800244c:	2104      	movs	r1, #4
 800244e:	430a      	orrs	r2, r1
 8002450:	621a      	str	r2, [r3, #32]
 8002452:	4bab      	ldr	r3, [pc, #684]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002454:	6a1a      	ldr	r2, [r3, #32]
 8002456:	4baa      	ldr	r3, [pc, #680]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002458:	2101      	movs	r1, #1
 800245a:	430a      	orrs	r2, r1
 800245c:	621a      	str	r2, [r3, #32]
 800245e:	e00b      	b.n	8002478 <HAL_RCC_OscConfig+0x398>
 8002460:	4ba7      	ldr	r3, [pc, #668]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002462:	6a1a      	ldr	r2, [r3, #32]
 8002464:	4ba6      	ldr	r3, [pc, #664]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002466:	2101      	movs	r1, #1
 8002468:	438a      	bics	r2, r1
 800246a:	621a      	str	r2, [r3, #32]
 800246c:	4ba4      	ldr	r3, [pc, #656]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800246e:	6a1a      	ldr	r2, [r3, #32]
 8002470:	4ba3      	ldr	r3, [pc, #652]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002472:	2104      	movs	r1, #4
 8002474:	438a      	bics	r2, r1
 8002476:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d014      	beq.n	80024aa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002480:	f7fe fc38 	bl	8000cf4 <HAL_GetTick>
 8002484:	0003      	movs	r3, r0
 8002486:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002488:	e009      	b.n	800249e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800248a:	f7fe fc33 	bl	8000cf4 <HAL_GetTick>
 800248e:	0002      	movs	r2, r0
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	4a9b      	ldr	r2, [pc, #620]	; (8002704 <HAL_RCC_OscConfig+0x624>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e12b      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800249e:	4b98      	ldr	r3, [pc, #608]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	2202      	movs	r2, #2
 80024a4:	4013      	ands	r3, r2
 80024a6:	d0f0      	beq.n	800248a <HAL_RCC_OscConfig+0x3aa>
 80024a8:	e013      	b.n	80024d2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024aa:	f7fe fc23 	bl	8000cf4 <HAL_GetTick>
 80024ae:	0003      	movs	r3, r0
 80024b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b2:	e009      	b.n	80024c8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024b4:	f7fe fc1e 	bl	8000cf4 <HAL_GetTick>
 80024b8:	0002      	movs	r2, r0
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	4a91      	ldr	r2, [pc, #580]	; (8002704 <HAL_RCC_OscConfig+0x624>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d901      	bls.n	80024c8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e116      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c8:	4b8d      	ldr	r3, [pc, #564]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	2202      	movs	r2, #2
 80024ce:	4013      	ands	r3, r2
 80024d0:	d1f0      	bne.n	80024b4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024d2:	231f      	movs	r3, #31
 80024d4:	18fb      	adds	r3, r7, r3
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d105      	bne.n	80024e8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024dc:	4b88      	ldr	r3, [pc, #544]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80024de:	69da      	ldr	r2, [r3, #28]
 80024e0:	4b87      	ldr	r3, [pc, #540]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80024e2:	4989      	ldr	r1, [pc, #548]	; (8002708 <HAL_RCC_OscConfig+0x628>)
 80024e4:	400a      	ands	r2, r1
 80024e6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2210      	movs	r2, #16
 80024ee:	4013      	ands	r3, r2
 80024f0:	d063      	beq.n	80025ba <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d12a      	bne.n	8002550 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80024fa:	4b81      	ldr	r3, [pc, #516]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80024fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fe:	4b80      	ldr	r3, [pc, #512]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002500:	2104      	movs	r1, #4
 8002502:	430a      	orrs	r2, r1
 8002504:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002506:	4b7e      	ldr	r3, [pc, #504]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002508:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800250a:	4b7d      	ldr	r3, [pc, #500]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800250c:	2101      	movs	r1, #1
 800250e:	430a      	orrs	r2, r1
 8002510:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002512:	f7fe fbef 	bl	8000cf4 <HAL_GetTick>
 8002516:	0003      	movs	r3, r0
 8002518:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800251c:	f7fe fbea 	bl	8000cf4 <HAL_GetTick>
 8002520:	0002      	movs	r2, r0
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e0e3      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800252e:	4b74      	ldr	r3, [pc, #464]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002532:	2202      	movs	r2, #2
 8002534:	4013      	ands	r3, r2
 8002536:	d0f1      	beq.n	800251c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002538:	4b71      	ldr	r3, [pc, #452]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800253a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800253c:	22f8      	movs	r2, #248	; 0xf8
 800253e:	4393      	bics	r3, r2
 8002540:	0019      	movs	r1, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	00da      	lsls	r2, r3, #3
 8002548:	4b6d      	ldr	r3, [pc, #436]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800254a:	430a      	orrs	r2, r1
 800254c:	635a      	str	r2, [r3, #52]	; 0x34
 800254e:	e034      	b.n	80025ba <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	695b      	ldr	r3, [r3, #20]
 8002554:	3305      	adds	r3, #5
 8002556:	d111      	bne.n	800257c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002558:	4b69      	ldr	r3, [pc, #420]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800255a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800255c:	4b68      	ldr	r3, [pc, #416]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800255e:	2104      	movs	r1, #4
 8002560:	438a      	bics	r2, r1
 8002562:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002564:	4b66      	ldr	r3, [pc, #408]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002568:	22f8      	movs	r2, #248	; 0xf8
 800256a:	4393      	bics	r3, r2
 800256c:	0019      	movs	r1, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	00da      	lsls	r2, r3, #3
 8002574:	4b62      	ldr	r3, [pc, #392]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002576:	430a      	orrs	r2, r1
 8002578:	635a      	str	r2, [r3, #52]	; 0x34
 800257a:	e01e      	b.n	80025ba <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800257c:	4b60      	ldr	r3, [pc, #384]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800257e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002580:	4b5f      	ldr	r3, [pc, #380]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002582:	2104      	movs	r1, #4
 8002584:	430a      	orrs	r2, r1
 8002586:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002588:	4b5d      	ldr	r3, [pc, #372]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800258a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800258c:	4b5c      	ldr	r3, [pc, #368]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800258e:	2101      	movs	r1, #1
 8002590:	438a      	bics	r2, r1
 8002592:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002594:	f7fe fbae 	bl	8000cf4 <HAL_GetTick>
 8002598:	0003      	movs	r3, r0
 800259a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800259e:	f7fe fba9 	bl	8000cf4 <HAL_GetTick>
 80025a2:	0002      	movs	r2, r0
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e0a2      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025b0:	4b53      	ldr	r3, [pc, #332]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80025b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025b4:	2202      	movs	r2, #2
 80025b6:	4013      	ands	r3, r2
 80025b8:	d1f1      	bne.n	800259e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d100      	bne.n	80025c4 <HAL_RCC_OscConfig+0x4e4>
 80025c2:	e097      	b.n	80026f4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025c4:	4b4e      	ldr	r3, [pc, #312]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	220c      	movs	r2, #12
 80025ca:	4013      	ands	r3, r2
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d100      	bne.n	80025d2 <HAL_RCC_OscConfig+0x4f2>
 80025d0:	e06b      	b.n	80026aa <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d14c      	bne.n	8002674 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025da:	4b49      	ldr	r3, [pc, #292]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	4b48      	ldr	r3, [pc, #288]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80025e0:	494a      	ldr	r1, [pc, #296]	; (800270c <HAL_RCC_OscConfig+0x62c>)
 80025e2:	400a      	ands	r2, r1
 80025e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e6:	f7fe fb85 	bl	8000cf4 <HAL_GetTick>
 80025ea:	0003      	movs	r3, r0
 80025ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025f0:	f7fe fb80 	bl	8000cf4 <HAL_GetTick>
 80025f4:	0002      	movs	r2, r0
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e079      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002602:	4b3f      	ldr	r3, [pc, #252]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	2380      	movs	r3, #128	; 0x80
 8002608:	049b      	lsls	r3, r3, #18
 800260a:	4013      	ands	r3, r2
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800260e:	4b3c      	ldr	r3, [pc, #240]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002612:	220f      	movs	r2, #15
 8002614:	4393      	bics	r3, r2
 8002616:	0019      	movs	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800261c:	4b38      	ldr	r3, [pc, #224]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800261e:	430a      	orrs	r2, r1
 8002620:	62da      	str	r2, [r3, #44]	; 0x2c
 8002622:	4b37      	ldr	r3, [pc, #220]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	4a3a      	ldr	r2, [pc, #232]	; (8002710 <HAL_RCC_OscConfig+0x630>)
 8002628:	4013      	ands	r3, r2
 800262a:	0019      	movs	r1, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002634:	431a      	orrs	r2, r3
 8002636:	4b32      	ldr	r3, [pc, #200]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002638:	430a      	orrs	r2, r1
 800263a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800263c:	4b30      	ldr	r3, [pc, #192]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	4b2f      	ldr	r3, [pc, #188]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002642:	2180      	movs	r1, #128	; 0x80
 8002644:	0449      	lsls	r1, r1, #17
 8002646:	430a      	orrs	r2, r1
 8002648:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264a:	f7fe fb53 	bl	8000cf4 <HAL_GetTick>
 800264e:	0003      	movs	r3, r0
 8002650:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002654:	f7fe fb4e 	bl	8000cf4 <HAL_GetTick>
 8002658:	0002      	movs	r2, r0
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e047      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002666:	4b26      	ldr	r3, [pc, #152]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	2380      	movs	r3, #128	; 0x80
 800266c:	049b      	lsls	r3, r3, #18
 800266e:	4013      	ands	r3, r2
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x574>
 8002672:	e03f      	b.n	80026f4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002674:	4b22      	ldr	r3, [pc, #136]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b21      	ldr	r3, [pc, #132]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800267a:	4924      	ldr	r1, [pc, #144]	; (800270c <HAL_RCC_OscConfig+0x62c>)
 800267c:	400a      	ands	r2, r1
 800267e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002680:	f7fe fb38 	bl	8000cf4 <HAL_GetTick>
 8002684:	0003      	movs	r3, r0
 8002686:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800268a:	f7fe fb33 	bl	8000cf4 <HAL_GetTick>
 800268e:	0002      	movs	r2, r0
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e02c      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269c:	4b18      	ldr	r3, [pc, #96]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	2380      	movs	r3, #128	; 0x80
 80026a2:	049b      	lsls	r3, r3, #18
 80026a4:	4013      	ands	r3, r2
 80026a6:	d1f0      	bne.n	800268a <HAL_RCC_OscConfig+0x5aa>
 80026a8:	e024      	b.n	80026f4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d101      	bne.n	80026b6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e01f      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80026b6:	4b12      	ldr	r3, [pc, #72]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80026bc:	4b10      	ldr	r3, [pc, #64]	; (8002700 <HAL_RCC_OscConfig+0x620>)
 80026be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	2380      	movs	r3, #128	; 0x80
 80026c6:	025b      	lsls	r3, r3, #9
 80026c8:	401a      	ands	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d10e      	bne.n	80026f0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	220f      	movs	r2, #15
 80026d6:	401a      	ands	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026dc:	429a      	cmp	r2, r3
 80026de:	d107      	bne.n	80026f0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	23f0      	movs	r3, #240	; 0xf0
 80026e4:	039b      	lsls	r3, r3, #14
 80026e6:	401a      	ands	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d001      	beq.n	80026f4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e000      	b.n	80026f6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	0018      	movs	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	b008      	add	sp, #32
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	46c0      	nop			; (mov r8, r8)
 8002700:	40021000 	.word	0x40021000
 8002704:	00001388 	.word	0x00001388
 8002708:	efffffff 	.word	0xefffffff
 800270c:	feffffff 	.word	0xfeffffff
 8002710:	ffc2ffff 	.word	0xffc2ffff

08002714 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0b3      	b.n	8002890 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002728:	4b5b      	ldr	r3, [pc, #364]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2201      	movs	r2, #1
 800272e:	4013      	ands	r3, r2
 8002730:	683a      	ldr	r2, [r7, #0]
 8002732:	429a      	cmp	r2, r3
 8002734:	d911      	bls.n	800275a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002736:	4b58      	ldr	r3, [pc, #352]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2201      	movs	r2, #1
 800273c:	4393      	bics	r3, r2
 800273e:	0019      	movs	r1, r3
 8002740:	4b55      	ldr	r3, [pc, #340]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002748:	4b53      	ldr	r3, [pc, #332]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2201      	movs	r2, #1
 800274e:	4013      	ands	r3, r2
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	d001      	beq.n	800275a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e09a      	b.n	8002890 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2202      	movs	r2, #2
 8002760:	4013      	ands	r3, r2
 8002762:	d015      	beq.n	8002790 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2204      	movs	r2, #4
 800276a:	4013      	ands	r3, r2
 800276c:	d006      	beq.n	800277c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800276e:	4b4b      	ldr	r3, [pc, #300]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	4b4a      	ldr	r3, [pc, #296]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 8002774:	21e0      	movs	r1, #224	; 0xe0
 8002776:	00c9      	lsls	r1, r1, #3
 8002778:	430a      	orrs	r2, r1
 800277a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800277c:	4b47      	ldr	r3, [pc, #284]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	22f0      	movs	r2, #240	; 0xf0
 8002782:	4393      	bics	r3, r2
 8002784:	0019      	movs	r1, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	4b44      	ldr	r3, [pc, #272]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 800278c:	430a      	orrs	r2, r1
 800278e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2201      	movs	r2, #1
 8002796:	4013      	ands	r3, r2
 8002798:	d040      	beq.n	800281c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d107      	bne.n	80027b2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a2:	4b3e      	ldr	r3, [pc, #248]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	2380      	movs	r3, #128	; 0x80
 80027a8:	029b      	lsls	r3, r3, #10
 80027aa:	4013      	ands	r3, r2
 80027ac:	d114      	bne.n	80027d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e06e      	b.n	8002890 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d107      	bne.n	80027ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ba:	4b38      	ldr	r3, [pc, #224]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	2380      	movs	r3, #128	; 0x80
 80027c0:	049b      	lsls	r3, r3, #18
 80027c2:	4013      	ands	r3, r2
 80027c4:	d108      	bne.n	80027d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e062      	b.n	8002890 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ca:	4b34      	ldr	r3, [pc, #208]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2202      	movs	r2, #2
 80027d0:	4013      	ands	r3, r2
 80027d2:	d101      	bne.n	80027d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e05b      	b.n	8002890 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027d8:	4b30      	ldr	r3, [pc, #192]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2203      	movs	r2, #3
 80027de:	4393      	bics	r3, r2
 80027e0:	0019      	movs	r1, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	4b2d      	ldr	r3, [pc, #180]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 80027e8:	430a      	orrs	r2, r1
 80027ea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027ec:	f7fe fa82 	bl	8000cf4 <HAL_GetTick>
 80027f0:	0003      	movs	r3, r0
 80027f2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f4:	e009      	b.n	800280a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027f6:	f7fe fa7d 	bl	8000cf4 <HAL_GetTick>
 80027fa:	0002      	movs	r2, r0
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	4a27      	ldr	r2, [pc, #156]	; (80028a0 <HAL_RCC_ClockConfig+0x18c>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d901      	bls.n	800280a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e042      	b.n	8002890 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280a:	4b24      	ldr	r3, [pc, #144]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	220c      	movs	r2, #12
 8002810:	401a      	ands	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	429a      	cmp	r2, r3
 800281a:	d1ec      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800281c:	4b1e      	ldr	r3, [pc, #120]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2201      	movs	r2, #1
 8002822:	4013      	ands	r3, r2
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d211      	bcs.n	800284e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800282a:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2201      	movs	r2, #1
 8002830:	4393      	bics	r3, r2
 8002832:	0019      	movs	r1, r3
 8002834:	4b18      	ldr	r3, [pc, #96]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800283c:	4b16      	ldr	r3, [pc, #88]	; (8002898 <HAL_RCC_ClockConfig+0x184>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2201      	movs	r2, #1
 8002842:	4013      	ands	r3, r2
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d001      	beq.n	800284e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e020      	b.n	8002890 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2204      	movs	r2, #4
 8002854:	4013      	ands	r3, r2
 8002856:	d009      	beq.n	800286c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002858:	4b10      	ldr	r3, [pc, #64]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	4a11      	ldr	r2, [pc, #68]	; (80028a4 <HAL_RCC_ClockConfig+0x190>)
 800285e:	4013      	ands	r3, r2
 8002860:	0019      	movs	r1, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	4b0d      	ldr	r3, [pc, #52]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 8002868:	430a      	orrs	r2, r1
 800286a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800286c:	f000 f820 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 8002870:	0001      	movs	r1, r0
 8002872:	4b0a      	ldr	r3, [pc, #40]	; (800289c <HAL_RCC_ClockConfig+0x188>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	091b      	lsrs	r3, r3, #4
 8002878:	220f      	movs	r2, #15
 800287a:	4013      	ands	r3, r2
 800287c:	4a0a      	ldr	r2, [pc, #40]	; (80028a8 <HAL_RCC_ClockConfig+0x194>)
 800287e:	5cd3      	ldrb	r3, [r2, r3]
 8002880:	000a      	movs	r2, r1
 8002882:	40da      	lsrs	r2, r3
 8002884:	4b09      	ldr	r3, [pc, #36]	; (80028ac <HAL_RCC_ClockConfig+0x198>)
 8002886:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002888:	2000      	movs	r0, #0
 800288a:	f7fe f9ed 	bl	8000c68 <HAL_InitTick>
  
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	0018      	movs	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	b004      	add	sp, #16
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40022000 	.word	0x40022000
 800289c:	40021000 	.word	0x40021000
 80028a0:	00001388 	.word	0x00001388
 80028a4:	fffff8ff 	.word	0xfffff8ff
 80028a8:	08004fac 	.word	0x08004fac
 80028ac:	20000004 	.word	0x20000004

080028b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028b0:	b590      	push	{r4, r7, lr}
 80028b2:	b08f      	sub	sp, #60	; 0x3c
 80028b4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80028b6:	2314      	movs	r3, #20
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	4a2b      	ldr	r2, [pc, #172]	; (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028be:	c313      	stmia	r3!, {r0, r1, r4}
 80028c0:	6812      	ldr	r2, [r2, #0]
 80028c2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80028c4:	1d3b      	adds	r3, r7, #4
 80028c6:	4a29      	ldr	r2, [pc, #164]	; (800296c <HAL_RCC_GetSysClockFreq+0xbc>)
 80028c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028ca:	c313      	stmia	r3!, {r0, r1, r4}
 80028cc:	6812      	ldr	r2, [r2, #0]
 80028ce:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028d4:	2300      	movs	r3, #0
 80028d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80028d8:	2300      	movs	r3, #0
 80028da:	637b      	str	r3, [r7, #52]	; 0x34
 80028dc:	2300      	movs	r3, #0
 80028de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80028e4:	4b22      	ldr	r3, [pc, #136]	; (8002970 <HAL_RCC_GetSysClockFreq+0xc0>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ec:	220c      	movs	r2, #12
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d002      	beq.n	80028fa <HAL_RCC_GetSysClockFreq+0x4a>
 80028f4:	2b08      	cmp	r3, #8
 80028f6:	d003      	beq.n	8002900 <HAL_RCC_GetSysClockFreq+0x50>
 80028f8:	e02d      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028fa:	4b1e      	ldr	r3, [pc, #120]	; (8002974 <HAL_RCC_GetSysClockFreq+0xc4>)
 80028fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028fe:	e02d      	b.n	800295c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002902:	0c9b      	lsrs	r3, r3, #18
 8002904:	220f      	movs	r2, #15
 8002906:	4013      	ands	r3, r2
 8002908:	2214      	movs	r2, #20
 800290a:	18ba      	adds	r2, r7, r2
 800290c:	5cd3      	ldrb	r3, [r2, r3]
 800290e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002910:	4b17      	ldr	r3, [pc, #92]	; (8002970 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002914:	220f      	movs	r2, #15
 8002916:	4013      	ands	r3, r2
 8002918:	1d3a      	adds	r2, r7, #4
 800291a:	5cd3      	ldrb	r3, [r2, r3]
 800291c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800291e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	025b      	lsls	r3, r3, #9
 8002924:	4013      	ands	r3, r2
 8002926:	d009      	beq.n	800293c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002928:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800292a:	4812      	ldr	r0, [pc, #72]	; (8002974 <HAL_RCC_GetSysClockFreq+0xc4>)
 800292c:	f7fd fbf6 	bl	800011c <__udivsi3>
 8002930:	0003      	movs	r3, r0
 8002932:	001a      	movs	r2, r3
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	4353      	muls	r3, r2
 8002938:	637b      	str	r3, [r7, #52]	; 0x34
 800293a:	e009      	b.n	8002950 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800293c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800293e:	000a      	movs	r2, r1
 8002940:	0152      	lsls	r2, r2, #5
 8002942:	1a52      	subs	r2, r2, r1
 8002944:	0193      	lsls	r3, r2, #6
 8002946:	1a9b      	subs	r3, r3, r2
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	185b      	adds	r3, r3, r1
 800294c:	021b      	lsls	r3, r3, #8
 800294e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002952:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002954:	e002      	b.n	800295c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002956:	4b07      	ldr	r3, [pc, #28]	; (8002974 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002958:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800295a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800295c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800295e:	0018      	movs	r0, r3
 8002960:	46bd      	mov	sp, r7
 8002962:	b00f      	add	sp, #60	; 0x3c
 8002964:	bd90      	pop	{r4, r7, pc}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	08004f8c 	.word	0x08004f8c
 800296c:	08004f9c 	.word	0x08004f9c
 8002970:	40021000 	.word	0x40021000
 8002974:	007a1200 	.word	0x007a1200

08002978 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800297c:	4b02      	ldr	r3, [pc, #8]	; (8002988 <HAL_RCC_GetHCLKFreq+0x10>)
 800297e:	681b      	ldr	r3, [r3, #0]
}
 8002980:	0018      	movs	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	20000004 	.word	0x20000004

0800298c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002990:	f7ff fff2 	bl	8002978 <HAL_RCC_GetHCLKFreq>
 8002994:	0001      	movs	r1, r0
 8002996:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	0a1b      	lsrs	r3, r3, #8
 800299c:	2207      	movs	r2, #7
 800299e:	4013      	ands	r3, r2
 80029a0:	4a04      	ldr	r2, [pc, #16]	; (80029b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029a2:	5cd3      	ldrb	r3, [r2, r3]
 80029a4:	40d9      	lsrs	r1, r3
 80029a6:	000b      	movs	r3, r1
}    
 80029a8:	0018      	movs	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	40021000 	.word	0x40021000
 80029b4:	08004fbc 	.word	0x08004fbc

080029b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e042      	b.n	8002a50 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	223d      	movs	r2, #61	; 0x3d
 80029ce:	5c9b      	ldrb	r3, [r3, r2]
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d107      	bne.n	80029e6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	223c      	movs	r2, #60	; 0x3c
 80029da:	2100      	movs	r1, #0
 80029dc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	0018      	movs	r0, r3
 80029e2:	f7fd ffa3 	bl	800092c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	223d      	movs	r2, #61	; 0x3d
 80029ea:	2102      	movs	r1, #2
 80029ec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	3304      	adds	r3, #4
 80029f6:	0019      	movs	r1, r3
 80029f8:	0010      	movs	r0, r2
 80029fa:	f000 fad7 	bl	8002fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2246      	movs	r2, #70	; 0x46
 8002a02:	2101      	movs	r1, #1
 8002a04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	223e      	movs	r2, #62	; 0x3e
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	5499      	strb	r1, [r3, r2]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	223f      	movs	r2, #63	; 0x3f
 8002a12:	2101      	movs	r1, #1
 8002a14:	5499      	strb	r1, [r3, r2]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2240      	movs	r2, #64	; 0x40
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	5499      	strb	r1, [r3, r2]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2241      	movs	r2, #65	; 0x41
 8002a22:	2101      	movs	r1, #1
 8002a24:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2242      	movs	r2, #66	; 0x42
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	5499      	strb	r1, [r3, r2]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2243      	movs	r2, #67	; 0x43
 8002a32:	2101      	movs	r1, #1
 8002a34:	5499      	strb	r1, [r3, r2]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2244      	movs	r2, #68	; 0x44
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	5499      	strb	r1, [r3, r2]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2245      	movs	r2, #69	; 0x45
 8002a42:	2101      	movs	r1, #1
 8002a44:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	223d      	movs	r2, #61	; 0x3d
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	0018      	movs	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b002      	add	sp, #8
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e042      	b.n	8002af0 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	223d      	movs	r2, #61	; 0x3d
 8002a6e:	5c9b      	ldrb	r3, [r3, r2]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d107      	bne.n	8002a86 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	223c      	movs	r2, #60	; 0x3c
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	0018      	movs	r0, r3
 8002a82:	f000 f839 	bl	8002af8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	223d      	movs	r2, #61	; 0x3d
 8002a8a:	2102      	movs	r1, #2
 8002a8c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	3304      	adds	r3, #4
 8002a96:	0019      	movs	r1, r3
 8002a98:	0010      	movs	r0, r2
 8002a9a:	f000 fa87 	bl	8002fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2246      	movs	r2, #70	; 0x46
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	223e      	movs	r2, #62	; 0x3e
 8002aaa:	2101      	movs	r1, #1
 8002aac:	5499      	strb	r1, [r3, r2]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	223f      	movs	r2, #63	; 0x3f
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	5499      	strb	r1, [r3, r2]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2240      	movs	r2, #64	; 0x40
 8002aba:	2101      	movs	r1, #1
 8002abc:	5499      	strb	r1, [r3, r2]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2241      	movs	r2, #65	; 0x41
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2242      	movs	r2, #66	; 0x42
 8002aca:	2101      	movs	r1, #1
 8002acc:	5499      	strb	r1, [r3, r2]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2243      	movs	r2, #67	; 0x43
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	5499      	strb	r1, [r3, r2]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2244      	movs	r2, #68	; 0x44
 8002ada:	2101      	movs	r1, #1
 8002adc:	5499      	strb	r1, [r3, r2]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2245      	movs	r2, #69	; 0x45
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	223d      	movs	r2, #61	; 0x3d
 8002aea:	2101      	movs	r1, #1
 8002aec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	0018      	movs	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	b002      	add	sp, #8
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b00:	46c0      	nop			; (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b002      	add	sp, #8
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d108      	bne.n	8002b2a <HAL_TIM_PWM_Start+0x22>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	223e      	movs	r2, #62	; 0x3e
 8002b1c:	5c9b      	ldrb	r3, [r3, r2]
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	3b01      	subs	r3, #1
 8002b22:	1e5a      	subs	r2, r3, #1
 8002b24:	4193      	sbcs	r3, r2
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	e01f      	b.n	8002b6a <HAL_TIM_PWM_Start+0x62>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d108      	bne.n	8002b42 <HAL_TIM_PWM_Start+0x3a>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	223f      	movs	r2, #63	; 0x3f
 8002b34:	5c9b      	ldrb	r3, [r3, r2]
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	1e5a      	subs	r2, r3, #1
 8002b3c:	4193      	sbcs	r3, r2
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	e013      	b.n	8002b6a <HAL_TIM_PWM_Start+0x62>
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	2b08      	cmp	r3, #8
 8002b46:	d108      	bne.n	8002b5a <HAL_TIM_PWM_Start+0x52>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2240      	movs	r2, #64	; 0x40
 8002b4c:	5c9b      	ldrb	r3, [r3, r2]
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	3b01      	subs	r3, #1
 8002b52:	1e5a      	subs	r2, r3, #1
 8002b54:	4193      	sbcs	r3, r2
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	e007      	b.n	8002b6a <HAL_TIM_PWM_Start+0x62>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2241      	movs	r2, #65	; 0x41
 8002b5e:	5c9b      	ldrb	r3, [r3, r2]
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	3b01      	subs	r3, #1
 8002b64:	1e5a      	subs	r2, r3, #1
 8002b66:	4193      	sbcs	r3, r2
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e074      	b.n	8002c5c <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d104      	bne.n	8002b82 <HAL_TIM_PWM_Start+0x7a>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	223e      	movs	r2, #62	; 0x3e
 8002b7c:	2102      	movs	r1, #2
 8002b7e:	5499      	strb	r1, [r3, r2]
 8002b80:	e013      	b.n	8002baa <HAL_TIM_PWM_Start+0xa2>
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d104      	bne.n	8002b92 <HAL_TIM_PWM_Start+0x8a>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	223f      	movs	r2, #63	; 0x3f
 8002b8c:	2102      	movs	r1, #2
 8002b8e:	5499      	strb	r1, [r3, r2]
 8002b90:	e00b      	b.n	8002baa <HAL_TIM_PWM_Start+0xa2>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d104      	bne.n	8002ba2 <HAL_TIM_PWM_Start+0x9a>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2240      	movs	r2, #64	; 0x40
 8002b9c:	2102      	movs	r1, #2
 8002b9e:	5499      	strb	r1, [r3, r2]
 8002ba0:	e003      	b.n	8002baa <HAL_TIM_PWM_Start+0xa2>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2241      	movs	r2, #65	; 0x41
 8002ba6:	2102      	movs	r1, #2
 8002ba8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6839      	ldr	r1, [r7, #0]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f000 fd10 	bl	80035d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a29      	ldr	r2, [pc, #164]	; (8002c64 <HAL_TIM_PWM_Start+0x15c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d00e      	beq.n	8002be0 <HAL_TIM_PWM_Start+0xd8>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a28      	ldr	r2, [pc, #160]	; (8002c68 <HAL_TIM_PWM_Start+0x160>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d009      	beq.n	8002be0 <HAL_TIM_PWM_Start+0xd8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a26      	ldr	r2, [pc, #152]	; (8002c6c <HAL_TIM_PWM_Start+0x164>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d004      	beq.n	8002be0 <HAL_TIM_PWM_Start+0xd8>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a25      	ldr	r2, [pc, #148]	; (8002c70 <HAL_TIM_PWM_Start+0x168>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d101      	bne.n	8002be4 <HAL_TIM_PWM_Start+0xdc>
 8002be0:	2301      	movs	r3, #1
 8002be2:	e000      	b.n	8002be6 <HAL_TIM_PWM_Start+0xde>
 8002be4:	2300      	movs	r3, #0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d008      	beq.n	8002bfc <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2180      	movs	r1, #128	; 0x80
 8002bf6:	0209      	lsls	r1, r1, #8
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a18      	ldr	r2, [pc, #96]	; (8002c64 <HAL_TIM_PWM_Start+0x15c>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d00f      	beq.n	8002c26 <HAL_TIM_PWM_Start+0x11e>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	05db      	lsls	r3, r3, #23
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d009      	beq.n	8002c26 <HAL_TIM_PWM_Start+0x11e>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a17      	ldr	r2, [pc, #92]	; (8002c74 <HAL_TIM_PWM_Start+0x16c>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d004      	beq.n	8002c26 <HAL_TIM_PWM_Start+0x11e>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a11      	ldr	r2, [pc, #68]	; (8002c68 <HAL_TIM_PWM_Start+0x160>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d111      	bne.n	8002c4a <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	4013      	ands	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2b06      	cmp	r3, #6
 8002c36:	d010      	beq.n	8002c5a <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2101      	movs	r1, #1
 8002c44:	430a      	orrs	r2, r1
 8002c46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c48:	e007      	b.n	8002c5a <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2101      	movs	r1, #1
 8002c56:	430a      	orrs	r2, r1
 8002c58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	b004      	add	sp, #16
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40012c00 	.word	0x40012c00
 8002c68:	40014000 	.word	0x40014000
 8002c6c:	40014400 	.word	0x40014400
 8002c70:	40014800 	.word	0x40014800
 8002c74:	40000400 	.word	0x40000400

08002c78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c84:	2317      	movs	r3, #23
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	223c      	movs	r2, #60	; 0x3c
 8002c90:	5c9b      	ldrb	r3, [r3, r2]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d101      	bne.n	8002c9a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e0ad      	b.n	8002df6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	223c      	movs	r2, #60	; 0x3c
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b0c      	cmp	r3, #12
 8002ca6:	d100      	bne.n	8002caa <HAL_TIM_PWM_ConfigChannel+0x32>
 8002ca8:	e076      	b.n	8002d98 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b0c      	cmp	r3, #12
 8002cae:	d900      	bls.n	8002cb2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002cb0:	e095      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x166>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d04e      	beq.n	8002d56 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d900      	bls.n	8002cc0 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002cbe:	e08e      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x166>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_TIM_PWM_ConfigChannel+0x56>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d021      	beq.n	8002d10 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002ccc:	e087      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	0011      	movs	r1, r2
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	f000 f9e8 	bl	80030ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	699a      	ldr	r2, [r3, #24]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2108      	movs	r1, #8
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	699a      	ldr	r2, [r3, #24]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2104      	movs	r1, #4
 8002cf8:	438a      	bics	r2, r1
 8002cfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6999      	ldr	r1, [r3, #24]
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	691a      	ldr	r2, [r3, #16]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	619a      	str	r2, [r3, #24]
      break;
 8002d0e:	e06b      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68ba      	ldr	r2, [r7, #8]
 8002d16:	0011      	movs	r1, r2
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f000 fa4f 	bl	80031bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699a      	ldr	r2, [r3, #24]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2180      	movs	r1, #128	; 0x80
 8002d2a:	0109      	lsls	r1, r1, #4
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	699a      	ldr	r2, [r3, #24]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4931      	ldr	r1, [pc, #196]	; (8002e00 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002d3c:	400a      	ands	r2, r1
 8002d3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6999      	ldr	r1, [r3, #24]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	021a      	lsls	r2, r3, #8
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	619a      	str	r2, [r3, #24]
      break;
 8002d54:	e048      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	0011      	movs	r1, r2
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 fab0 	bl	80032c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	69da      	ldr	r2, [r3, #28]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2108      	movs	r1, #8
 8002d70:	430a      	orrs	r2, r1
 8002d72:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	69da      	ldr	r2, [r3, #28]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2104      	movs	r1, #4
 8002d80:	438a      	bics	r2, r1
 8002d82:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	69d9      	ldr	r1, [r3, #28]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	61da      	str	r2, [r3, #28]
      break;
 8002d96:	e027      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	0011      	movs	r1, r2
 8002da0:	0018      	movs	r0, r3
 8002da2:	f000 fb15 	bl	80033d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	69da      	ldr	r2, [r3, #28]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2180      	movs	r1, #128	; 0x80
 8002db2:	0109      	lsls	r1, r1, #4
 8002db4:	430a      	orrs	r2, r1
 8002db6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69da      	ldr	r2, [r3, #28]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	490f      	ldr	r1, [pc, #60]	; (8002e00 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002dc4:	400a      	ands	r2, r1
 8002dc6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	69d9      	ldr	r1, [r3, #28]
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	021a      	lsls	r2, r3, #8
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	61da      	str	r2, [r3, #28]
      break;
 8002ddc:	e004      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002dde:	2317      	movs	r3, #23
 8002de0:	18fb      	adds	r3, r7, r3
 8002de2:	2201      	movs	r2, #1
 8002de4:	701a      	strb	r2, [r3, #0]
      break;
 8002de6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	223c      	movs	r2, #60	; 0x3c
 8002dec:	2100      	movs	r1, #0
 8002dee:	5499      	strb	r1, [r3, r2]

  return status;
 8002df0:	2317      	movs	r3, #23
 8002df2:	18fb      	adds	r3, r7, r3
 8002df4:	781b      	ldrb	r3, [r3, #0]
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b006      	add	sp, #24
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	fffffbff 	.word	0xfffffbff

08002e04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0e:	230f      	movs	r3, #15
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	223c      	movs	r2, #60	; 0x3c
 8002e1a:	5c9b      	ldrb	r3, [r3, r2]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_TIM_ConfigClockSource+0x20>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e0bc      	b.n	8002f9e <HAL_TIM_ConfigClockSource+0x19a>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	223c      	movs	r2, #60	; 0x3c
 8002e28:	2101      	movs	r1, #1
 8002e2a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	223d      	movs	r2, #61	; 0x3d
 8002e30:	2102      	movs	r1, #2
 8002e32:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2277      	movs	r2, #119	; 0x77
 8002e40:	4393      	bics	r3, r2
 8002e42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4a58      	ldr	r2, [pc, #352]	; (8002fa8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2280      	movs	r2, #128	; 0x80
 8002e5a:	0192      	lsls	r2, r2, #6
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d040      	beq.n	8002ee2 <HAL_TIM_ConfigClockSource+0xde>
 8002e60:	2280      	movs	r2, #128	; 0x80
 8002e62:	0192      	lsls	r2, r2, #6
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d900      	bls.n	8002e6a <HAL_TIM_ConfigClockSource+0x66>
 8002e68:	e088      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e6a:	2280      	movs	r2, #128	; 0x80
 8002e6c:	0152      	lsls	r2, r2, #5
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d100      	bne.n	8002e74 <HAL_TIM_ConfigClockSource+0x70>
 8002e72:	e088      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x182>
 8002e74:	2280      	movs	r2, #128	; 0x80
 8002e76:	0152      	lsls	r2, r2, #5
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d900      	bls.n	8002e7e <HAL_TIM_ConfigClockSource+0x7a>
 8002e7c:	e07e      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e7e:	2b70      	cmp	r3, #112	; 0x70
 8002e80:	d018      	beq.n	8002eb4 <HAL_TIM_ConfigClockSource+0xb0>
 8002e82:	d900      	bls.n	8002e86 <HAL_TIM_ConfigClockSource+0x82>
 8002e84:	e07a      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e86:	2b60      	cmp	r3, #96	; 0x60
 8002e88:	d04f      	beq.n	8002f2a <HAL_TIM_ConfigClockSource+0x126>
 8002e8a:	d900      	bls.n	8002e8e <HAL_TIM_ConfigClockSource+0x8a>
 8002e8c:	e076      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e8e:	2b50      	cmp	r3, #80	; 0x50
 8002e90:	d03b      	beq.n	8002f0a <HAL_TIM_ConfigClockSource+0x106>
 8002e92:	d900      	bls.n	8002e96 <HAL_TIM_ConfigClockSource+0x92>
 8002e94:	e072      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e96:	2b40      	cmp	r3, #64	; 0x40
 8002e98:	d057      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x146>
 8002e9a:	d900      	bls.n	8002e9e <HAL_TIM_ConfigClockSource+0x9a>
 8002e9c:	e06e      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e9e:	2b30      	cmp	r3, #48	; 0x30
 8002ea0:	d063      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002ea2:	d86b      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d060      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002ea8:	d868      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d05d      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002eae:	2b10      	cmp	r3, #16
 8002eb0:	d05b      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002eb2:	e063      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6818      	ldr	r0, [r3, #0]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	6899      	ldr	r1, [r3, #8]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	f000 fb68 	bl	8003598 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2277      	movs	r2, #119	; 0x77
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	609a      	str	r2, [r3, #8]
      break;
 8002ee0:	e052      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6818      	ldr	r0, [r3, #0]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	6899      	ldr	r1, [r3, #8]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f000 fb51 	bl	8003598 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2180      	movs	r1, #128	; 0x80
 8002f02:	01c9      	lsls	r1, r1, #7
 8002f04:	430a      	orrs	r2, r1
 8002f06:	609a      	str	r2, [r3, #8]
      break;
 8002f08:	e03e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6859      	ldr	r1, [r3, #4]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	001a      	movs	r2, r3
 8002f18:	f000 fac4 	bl	80034a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2150      	movs	r1, #80	; 0x50
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 fb1e 	bl	8003564 <TIM_ITRx_SetConfig>
      break;
 8002f28:	e02e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	6859      	ldr	r1, [r3, #4]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	001a      	movs	r2, r3
 8002f38:	f000 fae2 	bl	8003500 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2160      	movs	r1, #96	; 0x60
 8002f42:	0018      	movs	r0, r3
 8002f44:	f000 fb0e 	bl	8003564 <TIM_ITRx_SetConfig>
      break;
 8002f48:	e01e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6818      	ldr	r0, [r3, #0]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	6859      	ldr	r1, [r3, #4]
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	001a      	movs	r2, r3
 8002f58:	f000 faa4 	bl	80034a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2140      	movs	r1, #64	; 0x40
 8002f62:	0018      	movs	r0, r3
 8002f64:	f000 fafe 	bl	8003564 <TIM_ITRx_SetConfig>
      break;
 8002f68:	e00e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	0019      	movs	r1, r3
 8002f74:	0010      	movs	r0, r2
 8002f76:	f000 faf5 	bl	8003564 <TIM_ITRx_SetConfig>
      break;
 8002f7a:	e005      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002f7c:	230f      	movs	r3, #15
 8002f7e:	18fb      	adds	r3, r7, r3
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
      break;
 8002f84:	e000      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002f86:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	223d      	movs	r2, #61	; 0x3d
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	223c      	movs	r2, #60	; 0x3c
 8002f94:	2100      	movs	r1, #0
 8002f96:	5499      	strb	r1, [r3, r2]

  return status;
 8002f98:	230f      	movs	r3, #15
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	781b      	ldrb	r3, [r3, #0]
}
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	b004      	add	sp, #16
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	46c0      	nop			; (mov r8, r8)
 8002fa8:	ffff00ff 	.word	0xffff00ff

08002fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a34      	ldr	r2, [pc, #208]	; (8003090 <TIM_Base_SetConfig+0xe4>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d008      	beq.n	8002fd6 <TIM_Base_SetConfig+0x2a>
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	2380      	movs	r3, #128	; 0x80
 8002fc8:	05db      	lsls	r3, r3, #23
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d003      	beq.n	8002fd6 <TIM_Base_SetConfig+0x2a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a30      	ldr	r2, [pc, #192]	; (8003094 <TIM_Base_SetConfig+0xe8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d108      	bne.n	8002fe8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2270      	movs	r2, #112	; 0x70
 8002fda:	4393      	bics	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a29      	ldr	r2, [pc, #164]	; (8003090 <TIM_Base_SetConfig+0xe4>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d018      	beq.n	8003022 <TIM_Base_SetConfig+0x76>
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	2380      	movs	r3, #128	; 0x80
 8002ff4:	05db      	lsls	r3, r3, #23
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d013      	beq.n	8003022 <TIM_Base_SetConfig+0x76>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a25      	ldr	r2, [pc, #148]	; (8003094 <TIM_Base_SetConfig+0xe8>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d00f      	beq.n	8003022 <TIM_Base_SetConfig+0x76>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a24      	ldr	r2, [pc, #144]	; (8003098 <TIM_Base_SetConfig+0xec>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00b      	beq.n	8003022 <TIM_Base_SetConfig+0x76>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a23      	ldr	r2, [pc, #140]	; (800309c <TIM_Base_SetConfig+0xf0>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d007      	beq.n	8003022 <TIM_Base_SetConfig+0x76>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a22      	ldr	r2, [pc, #136]	; (80030a0 <TIM_Base_SetConfig+0xf4>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d003      	beq.n	8003022 <TIM_Base_SetConfig+0x76>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a21      	ldr	r2, [pc, #132]	; (80030a4 <TIM_Base_SetConfig+0xf8>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d108      	bne.n	8003034 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	4a20      	ldr	r2, [pc, #128]	; (80030a8 <TIM_Base_SetConfig+0xfc>)
 8003026:	4013      	ands	r3, r2
 8003028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2280      	movs	r2, #128	; 0x80
 8003038:	4393      	bics	r3, r2
 800303a:	001a      	movs	r2, r3
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	4313      	orrs	r3, r2
 8003042:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a0c      	ldr	r2, [pc, #48]	; (8003090 <TIM_Base_SetConfig+0xe4>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d00b      	beq.n	800307a <TIM_Base_SetConfig+0xce>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a0d      	ldr	r2, [pc, #52]	; (800309c <TIM_Base_SetConfig+0xf0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d007      	beq.n	800307a <TIM_Base_SetConfig+0xce>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a0c      	ldr	r2, [pc, #48]	; (80030a0 <TIM_Base_SetConfig+0xf4>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d003      	beq.n	800307a <TIM_Base_SetConfig+0xce>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a0b      	ldr	r2, [pc, #44]	; (80030a4 <TIM_Base_SetConfig+0xf8>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d103      	bne.n	8003082 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	691a      	ldr	r2, [r3, #16]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	615a      	str	r2, [r3, #20]
}
 8003088:	46c0      	nop			; (mov r8, r8)
 800308a:	46bd      	mov	sp, r7
 800308c:	b004      	add	sp, #16
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40012c00 	.word	0x40012c00
 8003094:	40000400 	.word	0x40000400
 8003098:	40002000 	.word	0x40002000
 800309c:	40014000 	.word	0x40014000
 80030a0:	40014400 	.word	0x40014400
 80030a4:	40014800 	.word	0x40014800
 80030a8:	fffffcff 	.word	0xfffffcff

080030ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	2201      	movs	r2, #1
 80030bc:	4393      	bics	r3, r2
 80030be:	001a      	movs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2270      	movs	r2, #112	; 0x70
 80030da:	4393      	bics	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2203      	movs	r2, #3
 80030e2:	4393      	bics	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2202      	movs	r2, #2
 80030f4:	4393      	bics	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	4313      	orrs	r3, r2
 8003100:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a27      	ldr	r2, [pc, #156]	; (80031a4 <TIM_OC1_SetConfig+0xf8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d00b      	beq.n	8003122 <TIM_OC1_SetConfig+0x76>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a26      	ldr	r2, [pc, #152]	; (80031a8 <TIM_OC1_SetConfig+0xfc>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d007      	beq.n	8003122 <TIM_OC1_SetConfig+0x76>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a25      	ldr	r2, [pc, #148]	; (80031ac <TIM_OC1_SetConfig+0x100>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d003      	beq.n	8003122 <TIM_OC1_SetConfig+0x76>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a24      	ldr	r2, [pc, #144]	; (80031b0 <TIM_OC1_SetConfig+0x104>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d10c      	bne.n	800313c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	2208      	movs	r2, #8
 8003126:	4393      	bics	r3, r2
 8003128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	4313      	orrs	r3, r2
 8003132:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	2204      	movs	r2, #4
 8003138:	4393      	bics	r3, r2
 800313a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a19      	ldr	r2, [pc, #100]	; (80031a4 <TIM_OC1_SetConfig+0xf8>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d00b      	beq.n	800315c <TIM_OC1_SetConfig+0xb0>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a18      	ldr	r2, [pc, #96]	; (80031a8 <TIM_OC1_SetConfig+0xfc>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d007      	beq.n	800315c <TIM_OC1_SetConfig+0xb0>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a17      	ldr	r2, [pc, #92]	; (80031ac <TIM_OC1_SetConfig+0x100>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d003      	beq.n	800315c <TIM_OC1_SetConfig+0xb0>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a16      	ldr	r2, [pc, #88]	; (80031b0 <TIM_OC1_SetConfig+0x104>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d111      	bne.n	8003180 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	4a15      	ldr	r2, [pc, #84]	; (80031b4 <TIM_OC1_SetConfig+0x108>)
 8003160:	4013      	ands	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	4a14      	ldr	r2, [pc, #80]	; (80031b8 <TIM_OC1_SetConfig+0x10c>)
 8003168:	4013      	ands	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	4313      	orrs	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	4313      	orrs	r3, r2
 800317e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	621a      	str	r2, [r3, #32]
}
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	46bd      	mov	sp, r7
 800319e:	b006      	add	sp, #24
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	40012c00 	.word	0x40012c00
 80031a8:	40014000 	.word	0x40014000
 80031ac:	40014400 	.word	0x40014400
 80031b0:	40014800 	.word	0x40014800
 80031b4:	fffffeff 	.word	0xfffffeff
 80031b8:	fffffdff 	.word	0xfffffdff

080031bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	2210      	movs	r2, #16
 80031cc:	4393      	bics	r3, r2
 80031ce:	001a      	movs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	4a2e      	ldr	r2, [pc, #184]	; (80032a4 <TIM_OC2_SetConfig+0xe8>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	4a2d      	ldr	r2, [pc, #180]	; (80032a8 <TIM_OC2_SetConfig+0xec>)
 80031f2:	4013      	ands	r3, r2
 80031f4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	021b      	lsls	r3, r3, #8
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	2220      	movs	r2, #32
 8003206:	4393      	bics	r3, r2
 8003208:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a24      	ldr	r2, [pc, #144]	; (80032ac <TIM_OC2_SetConfig+0xf0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d10d      	bne.n	800323a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2280      	movs	r2, #128	; 0x80
 8003222:	4393      	bics	r3, r2
 8003224:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	4313      	orrs	r3, r2
 8003230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	2240      	movs	r2, #64	; 0x40
 8003236:	4393      	bics	r3, r2
 8003238:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a1b      	ldr	r2, [pc, #108]	; (80032ac <TIM_OC2_SetConfig+0xf0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00b      	beq.n	800325a <TIM_OC2_SetConfig+0x9e>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a1a      	ldr	r2, [pc, #104]	; (80032b0 <TIM_OC2_SetConfig+0xf4>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <TIM_OC2_SetConfig+0x9e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a19      	ldr	r2, [pc, #100]	; (80032b4 <TIM_OC2_SetConfig+0xf8>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d003      	beq.n	800325a <TIM_OC2_SetConfig+0x9e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a18      	ldr	r2, [pc, #96]	; (80032b8 <TIM_OC2_SetConfig+0xfc>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d113      	bne.n	8003282 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4a17      	ldr	r2, [pc, #92]	; (80032bc <TIM_OC2_SetConfig+0x100>)
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	4a16      	ldr	r2, [pc, #88]	; (80032c0 <TIM_OC2_SetConfig+0x104>)
 8003266:	4013      	ands	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	4313      	orrs	r3, r2
 8003280:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	621a      	str	r2, [r3, #32]
}
 800329c:	46c0      	nop			; (mov r8, r8)
 800329e:	46bd      	mov	sp, r7
 80032a0:	b006      	add	sp, #24
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	ffff8fff 	.word	0xffff8fff
 80032a8:	fffffcff 	.word	0xfffffcff
 80032ac:	40012c00 	.word	0x40012c00
 80032b0:	40014000 	.word	0x40014000
 80032b4:	40014400 	.word	0x40014400
 80032b8:	40014800 	.word	0x40014800
 80032bc:	fffffbff 	.word	0xfffffbff
 80032c0:	fffff7ff 	.word	0xfffff7ff

080032c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	4a35      	ldr	r2, [pc, #212]	; (80033a8 <TIM_OC3_SetConfig+0xe4>)
 80032d4:	401a      	ands	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2270      	movs	r2, #112	; 0x70
 80032f0:	4393      	bics	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2203      	movs	r2, #3
 80032f8:	4393      	bics	r3, r2
 80032fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	4a28      	ldr	r2, [pc, #160]	; (80033ac <TIM_OC3_SetConfig+0xe8>)
 800330a:	4013      	ands	r3, r2
 800330c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	021b      	lsls	r3, r3, #8
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	4313      	orrs	r3, r2
 8003318:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a24      	ldr	r2, [pc, #144]	; (80033b0 <TIM_OC3_SetConfig+0xec>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d10d      	bne.n	800333e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	4a23      	ldr	r2, [pc, #140]	; (80033b4 <TIM_OC3_SetConfig+0xf0>)
 8003326:	4013      	ands	r3, r2
 8003328:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	021b      	lsls	r3, r3, #8
 8003330:	697a      	ldr	r2, [r7, #20]
 8003332:	4313      	orrs	r3, r2
 8003334:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	4a1f      	ldr	r2, [pc, #124]	; (80033b8 <TIM_OC3_SetConfig+0xf4>)
 800333a:	4013      	ands	r3, r2
 800333c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a1b      	ldr	r2, [pc, #108]	; (80033b0 <TIM_OC3_SetConfig+0xec>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d00b      	beq.n	800335e <TIM_OC3_SetConfig+0x9a>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a1c      	ldr	r2, [pc, #112]	; (80033bc <TIM_OC3_SetConfig+0xf8>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d007      	beq.n	800335e <TIM_OC3_SetConfig+0x9a>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a1b      	ldr	r2, [pc, #108]	; (80033c0 <TIM_OC3_SetConfig+0xfc>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d003      	beq.n	800335e <TIM_OC3_SetConfig+0x9a>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a1a      	ldr	r2, [pc, #104]	; (80033c4 <TIM_OC3_SetConfig+0x100>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d113      	bne.n	8003386 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	4a19      	ldr	r2, [pc, #100]	; (80033c8 <TIM_OC3_SetConfig+0x104>)
 8003362:	4013      	ands	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4a18      	ldr	r2, [pc, #96]	; (80033cc <TIM_OC3_SetConfig+0x108>)
 800336a:	4013      	ands	r3, r2
 800336c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	621a      	str	r2, [r3, #32]
}
 80033a0:	46c0      	nop			; (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b006      	add	sp, #24
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	fffffeff 	.word	0xfffffeff
 80033ac:	fffffdff 	.word	0xfffffdff
 80033b0:	40012c00 	.word	0x40012c00
 80033b4:	fffff7ff 	.word	0xfffff7ff
 80033b8:	fffffbff 	.word	0xfffffbff
 80033bc:	40014000 	.word	0x40014000
 80033c0:	40014400 	.word	0x40014400
 80033c4:	40014800 	.word	0x40014800
 80033c8:	ffffefff 	.word	0xffffefff
 80033cc:	ffffdfff 	.word	0xffffdfff

080033d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	4a28      	ldr	r2, [pc, #160]	; (8003480 <TIM_OC4_SetConfig+0xb0>)
 80033e0:	401a      	ands	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4a22      	ldr	r2, [pc, #136]	; (8003484 <TIM_OC4_SetConfig+0xb4>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4a21      	ldr	r2, [pc, #132]	; (8003488 <TIM_OC4_SetConfig+0xb8>)
 8003404:	4013      	ands	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	021b      	lsls	r3, r3, #8
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	4313      	orrs	r3, r2
 8003412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	4a1d      	ldr	r2, [pc, #116]	; (800348c <TIM_OC4_SetConfig+0xbc>)
 8003418:	4013      	ands	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	031b      	lsls	r3, r3, #12
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a19      	ldr	r2, [pc, #100]	; (8003490 <TIM_OC4_SetConfig+0xc0>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d00b      	beq.n	8003448 <TIM_OC4_SetConfig+0x78>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a18      	ldr	r2, [pc, #96]	; (8003494 <TIM_OC4_SetConfig+0xc4>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d007      	beq.n	8003448 <TIM_OC4_SetConfig+0x78>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a17      	ldr	r2, [pc, #92]	; (8003498 <TIM_OC4_SetConfig+0xc8>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d003      	beq.n	8003448 <TIM_OC4_SetConfig+0x78>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a16      	ldr	r2, [pc, #88]	; (800349c <TIM_OC4_SetConfig+0xcc>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d109      	bne.n	800345c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	4a15      	ldr	r2, [pc, #84]	; (80034a0 <TIM_OC4_SetConfig+0xd0>)
 800344c:	4013      	ands	r3, r2
 800344e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	019b      	lsls	r3, r3, #6
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	4313      	orrs	r3, r2
 800345a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	621a      	str	r2, [r3, #32]
}
 8003476:	46c0      	nop			; (mov r8, r8)
 8003478:	46bd      	mov	sp, r7
 800347a:	b006      	add	sp, #24
 800347c:	bd80      	pop	{r7, pc}
 800347e:	46c0      	nop			; (mov r8, r8)
 8003480:	ffffefff 	.word	0xffffefff
 8003484:	ffff8fff 	.word	0xffff8fff
 8003488:	fffffcff 	.word	0xfffffcff
 800348c:	ffffdfff 	.word	0xffffdfff
 8003490:	40012c00 	.word	0x40012c00
 8003494:	40014000 	.word	0x40014000
 8003498:	40014400 	.word	0x40014400
 800349c:	40014800 	.word	0x40014800
 80034a0:	ffffbfff 	.word	0xffffbfff

080034a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	2201      	movs	r2, #1
 80034bc:	4393      	bics	r3, r2
 80034be:	001a      	movs	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	22f0      	movs	r2, #240	; 0xf0
 80034ce:	4393      	bics	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	220a      	movs	r2, #10
 80034e0:	4393      	bics	r3, r2
 80034e2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	621a      	str	r2, [r3, #32]
}
 80034f8:	46c0      	nop			; (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	b006      	add	sp, #24
 80034fe:	bd80      	pop	{r7, pc}

08003500 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	2210      	movs	r2, #16
 8003512:	4393      	bics	r3, r2
 8003514:	001a      	movs	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	4a0d      	ldr	r2, [pc, #52]	; (8003560 <TIM_TI2_ConfigInputStage+0x60>)
 800352a:	4013      	ands	r3, r2
 800352c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	031b      	lsls	r3, r3, #12
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	4313      	orrs	r3, r2
 8003536:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	22a0      	movs	r2, #160	; 0xa0
 800353c:	4393      	bics	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4313      	orrs	r3, r2
 8003548:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	621a      	str	r2, [r3, #32]
}
 8003556:	46c0      	nop			; (mov r8, r8)
 8003558:	46bd      	mov	sp, r7
 800355a:	b006      	add	sp, #24
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	ffff0fff 	.word	0xffff0fff

08003564 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2270      	movs	r2, #112	; 0x70
 8003578:	4393      	bics	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4313      	orrs	r3, r2
 8003582:	2207      	movs	r2, #7
 8003584:	4313      	orrs	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	609a      	str	r2, [r3, #8]
}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	46bd      	mov	sp, r7
 8003592:	b004      	add	sp, #16
 8003594:	bd80      	pop	{r7, pc}
	...

08003598 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
 80035a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	4a09      	ldr	r2, [pc, #36]	; (80035d4 <TIM_ETR_SetConfig+0x3c>)
 80035b0:	4013      	ands	r3, r2
 80035b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	021a      	lsls	r2, r3, #8
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	431a      	orrs	r2, r3
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	4313      	orrs	r3, r2
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	609a      	str	r2, [r3, #8]
}
 80035cc:	46c0      	nop			; (mov r8, r8)
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b006      	add	sp, #24
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	ffff00ff 	.word	0xffff00ff

080035d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	221f      	movs	r2, #31
 80035e8:	4013      	ands	r3, r2
 80035ea:	2201      	movs	r2, #1
 80035ec:	409a      	lsls	r2, r3
 80035ee:	0013      	movs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	43d2      	mvns	r2, r2
 80035fa:	401a      	ands	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a1a      	ldr	r2, [r3, #32]
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	211f      	movs	r1, #31
 8003608:	400b      	ands	r3, r1
 800360a:	6879      	ldr	r1, [r7, #4]
 800360c:	4099      	lsls	r1, r3
 800360e:	000b      	movs	r3, r1
 8003610:	431a      	orrs	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	621a      	str	r2, [r3, #32]
}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	46bd      	mov	sp, r7
 800361a:	b006      	add	sp, #24
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	223c      	movs	r2, #60	; 0x3c
 800362e:	5c9b      	ldrb	r3, [r3, r2]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003634:	2302      	movs	r3, #2
 8003636:	e047      	b.n	80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	223c      	movs	r2, #60	; 0x3c
 800363c:	2101      	movs	r1, #1
 800363e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	223d      	movs	r2, #61	; 0x3d
 8003644:	2102      	movs	r1, #2
 8003646:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2270      	movs	r2, #112	; 0x70
 800365c:	4393      	bics	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4313      	orrs	r3, r2
 8003668:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a16      	ldr	r2, [pc, #88]	; (80036d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d00f      	beq.n	800369c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	2380      	movs	r3, #128	; 0x80
 8003682:	05db      	lsls	r3, r3, #23
 8003684:	429a      	cmp	r2, r3
 8003686:	d009      	beq.n	800369c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a11      	ldr	r2, [pc, #68]	; (80036d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d004      	beq.n	800369c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a10      	ldr	r2, [pc, #64]	; (80036d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d10c      	bne.n	80036b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2280      	movs	r2, #128	; 0x80
 80036a0:	4393      	bics	r3, r2
 80036a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	223d      	movs	r2, #61	; 0x3d
 80036ba:	2101      	movs	r1, #1
 80036bc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	223c      	movs	r2, #60	; 0x3c
 80036c2:	2100      	movs	r1, #0
 80036c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	0018      	movs	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	b004      	add	sp, #16
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40012c00 	.word	0x40012c00
 80036d4:	40000400 	.word	0x40000400
 80036d8:	40014000 	.word	0x40014000

080036dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e044      	b.n	8003778 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d107      	bne.n	8003706 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2274      	movs	r2, #116	; 0x74
 80036fa:	2100      	movs	r1, #0
 80036fc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	0018      	movs	r0, r3
 8003702:	f7fd f971 	bl	80009e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2224      	movs	r2, #36	; 0x24
 800370a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2101      	movs	r1, #1
 8003718:	438a      	bics	r2, r1
 800371a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	0018      	movs	r0, r3
 8003720:	f000 fbce 	bl	8003ec0 <UART_SetConfig>
 8003724:	0003      	movs	r3, r0
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e024      	b.n	8003778 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	0018      	movs	r0, r3
 800373a:	f000 fd01 	bl	8004140 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	490d      	ldr	r1, [pc, #52]	; (8003780 <HAL_UART_Init+0xa4>)
 800374a:	400a      	ands	r2, r1
 800374c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	212a      	movs	r1, #42	; 0x2a
 800375a:	438a      	bics	r2, r1
 800375c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2101      	movs	r1, #1
 800376a:	430a      	orrs	r2, r1
 800376c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	0018      	movs	r0, r3
 8003772:	f000 fd99 	bl	80042a8 <UART_CheckIdleState>
 8003776:	0003      	movs	r3, r0
}
 8003778:	0018      	movs	r0, r3
 800377a:	46bd      	mov	sp, r7
 800377c:	b002      	add	sp, #8
 800377e:	bd80      	pop	{r7, pc}
 8003780:	ffffb7ff 	.word	0xffffb7ff

08003784 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08a      	sub	sp, #40	; 0x28
 8003788:	af02      	add	r7, sp, #8
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	603b      	str	r3, [r7, #0]
 8003790:	1dbb      	adds	r3, r7, #6
 8003792:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003798:	2b20      	cmp	r3, #32
 800379a:	d000      	beq.n	800379e <HAL_UART_Transmit+0x1a>
 800379c:	e096      	b.n	80038cc <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <HAL_UART_Transmit+0x28>
 80037a4:	1dbb      	adds	r3, r7, #6
 80037a6:	881b      	ldrh	r3, [r3, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e08e      	b.n	80038ce <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	2380      	movs	r3, #128	; 0x80
 80037b6:	015b      	lsls	r3, r3, #5
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d109      	bne.n	80037d0 <HAL_UART_Transmit+0x4c>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d105      	bne.n	80037d0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2201      	movs	r2, #1
 80037c8:	4013      	ands	r3, r2
 80037ca:	d001      	beq.n	80037d0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e07e      	b.n	80038ce <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2274      	movs	r2, #116	; 0x74
 80037d4:	5c9b      	ldrb	r3, [r3, r2]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d101      	bne.n	80037de <HAL_UART_Transmit+0x5a>
 80037da:	2302      	movs	r3, #2
 80037dc:	e077      	b.n	80038ce <HAL_UART_Transmit+0x14a>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2274      	movs	r2, #116	; 0x74
 80037e2:	2101      	movs	r1, #1
 80037e4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2280      	movs	r2, #128	; 0x80
 80037ea:	2100      	movs	r1, #0
 80037ec:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2221      	movs	r2, #33	; 0x21
 80037f2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037f4:	f7fd fa7e 	bl	8000cf4 <HAL_GetTick>
 80037f8:	0003      	movs	r3, r0
 80037fa:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	1dba      	adds	r2, r7, #6
 8003800:	2150      	movs	r1, #80	; 0x50
 8003802:	8812      	ldrh	r2, [r2, #0]
 8003804:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	1dba      	adds	r2, r7, #6
 800380a:	2152      	movs	r1, #82	; 0x52
 800380c:	8812      	ldrh	r2, [r2, #0]
 800380e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	2380      	movs	r3, #128	; 0x80
 8003816:	015b      	lsls	r3, r3, #5
 8003818:	429a      	cmp	r2, r3
 800381a:	d108      	bne.n	800382e <HAL_UART_Transmit+0xaa>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d104      	bne.n	800382e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003824:	2300      	movs	r3, #0
 8003826:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	61bb      	str	r3, [r7, #24]
 800382c:	e003      	b.n	8003836 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003832:	2300      	movs	r3, #0
 8003834:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2274      	movs	r2, #116	; 0x74
 800383a:	2100      	movs	r1, #0
 800383c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800383e:	e02d      	b.n	800389c <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	0013      	movs	r3, r2
 800384a:	2200      	movs	r2, #0
 800384c:	2180      	movs	r1, #128	; 0x80
 800384e:	f000 fd73 	bl	8004338 <UART_WaitOnFlagUntilTimeout>
 8003852:	1e03      	subs	r3, r0, #0
 8003854:	d001      	beq.n	800385a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e039      	b.n	80038ce <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10b      	bne.n	8003878 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	881a      	ldrh	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	05d2      	lsls	r2, r2, #23
 800386a:	0dd2      	lsrs	r2, r2, #23
 800386c:	b292      	uxth	r2, r2
 800386e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	3302      	adds	r3, #2
 8003874:	61bb      	str	r3, [r7, #24]
 8003876:	e008      	b.n	800388a <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	781a      	ldrb	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	b292      	uxth	r2, r2
 8003882:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	3301      	adds	r3, #1
 8003888:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2252      	movs	r2, #82	; 0x52
 800388e:	5a9b      	ldrh	r3, [r3, r2]
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b299      	uxth	r1, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2252      	movs	r2, #82	; 0x52
 800389a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2252      	movs	r2, #82	; 0x52
 80038a0:	5a9b      	ldrh	r3, [r3, r2]
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1cb      	bne.n	8003840 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	0013      	movs	r3, r2
 80038b2:	2200      	movs	r2, #0
 80038b4:	2140      	movs	r1, #64	; 0x40
 80038b6:	f000 fd3f 	bl	8004338 <UART_WaitOnFlagUntilTimeout>
 80038ba:	1e03      	subs	r3, r0, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e005      	b.n	80038ce <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2220      	movs	r2, #32
 80038c6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	e000      	b.n	80038ce <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80038cc:	2302      	movs	r3, #2
  }
}
 80038ce:	0018      	movs	r0, r3
 80038d0:	46bd      	mov	sp, r7
 80038d2:	b008      	add	sp, #32
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038d8:	b590      	push	{r4, r7, lr}
 80038da:	b0ab      	sub	sp, #172	; 0xac
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	22a4      	movs	r2, #164	; 0xa4
 80038e8:	18b9      	adds	r1, r7, r2
 80038ea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	20a0      	movs	r0, #160	; 0xa0
 80038f4:	1839      	adds	r1, r7, r0
 80038f6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	219c      	movs	r1, #156	; 0x9c
 8003900:	1879      	adds	r1, r7, r1
 8003902:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003904:	0011      	movs	r1, r2
 8003906:	18bb      	adds	r3, r7, r2
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a99      	ldr	r2, [pc, #612]	; (8003b70 <HAL_UART_IRQHandler+0x298>)
 800390c:	4013      	ands	r3, r2
 800390e:	2298      	movs	r2, #152	; 0x98
 8003910:	18bc      	adds	r4, r7, r2
 8003912:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003914:	18bb      	adds	r3, r7, r2
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d114      	bne.n	8003946 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800391c:	187b      	adds	r3, r7, r1
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2220      	movs	r2, #32
 8003922:	4013      	ands	r3, r2
 8003924:	d00f      	beq.n	8003946 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003926:	183b      	adds	r3, r7, r0
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2220      	movs	r2, #32
 800392c:	4013      	ands	r3, r2
 800392e:	d00a      	beq.n	8003946 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003934:	2b00      	cmp	r3, #0
 8003936:	d100      	bne.n	800393a <HAL_UART_IRQHandler+0x62>
 8003938:	e296      	b.n	8003e68 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	0010      	movs	r0, r2
 8003942:	4798      	blx	r3
      }
      return;
 8003944:	e290      	b.n	8003e68 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003946:	2398      	movs	r3, #152	; 0x98
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d100      	bne.n	8003952 <HAL_UART_IRQHandler+0x7a>
 8003950:	e114      	b.n	8003b7c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003952:	239c      	movs	r3, #156	; 0x9c
 8003954:	18fb      	adds	r3, r7, r3
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2201      	movs	r2, #1
 800395a:	4013      	ands	r3, r2
 800395c:	d106      	bne.n	800396c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800395e:	23a0      	movs	r3, #160	; 0xa0
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a83      	ldr	r2, [pc, #524]	; (8003b74 <HAL_UART_IRQHandler+0x29c>)
 8003966:	4013      	ands	r3, r2
 8003968:	d100      	bne.n	800396c <HAL_UART_IRQHandler+0x94>
 800396a:	e107      	b.n	8003b7c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800396c:	23a4      	movs	r3, #164	; 0xa4
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2201      	movs	r2, #1
 8003974:	4013      	ands	r3, r2
 8003976:	d012      	beq.n	800399e <HAL_UART_IRQHandler+0xc6>
 8003978:	23a0      	movs	r3, #160	; 0xa0
 800397a:	18fb      	adds	r3, r7, r3
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	2380      	movs	r3, #128	; 0x80
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	4013      	ands	r3, r2
 8003984:	d00b      	beq.n	800399e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2201      	movs	r2, #1
 800398c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2280      	movs	r2, #128	; 0x80
 8003992:	589b      	ldr	r3, [r3, r2]
 8003994:	2201      	movs	r2, #1
 8003996:	431a      	orrs	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2180      	movs	r1, #128	; 0x80
 800399c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800399e:	23a4      	movs	r3, #164	; 0xa4
 80039a0:	18fb      	adds	r3, r7, r3
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2202      	movs	r2, #2
 80039a6:	4013      	ands	r3, r2
 80039a8:	d011      	beq.n	80039ce <HAL_UART_IRQHandler+0xf6>
 80039aa:	239c      	movs	r3, #156	; 0x9c
 80039ac:	18fb      	adds	r3, r7, r3
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2201      	movs	r2, #1
 80039b2:	4013      	ands	r3, r2
 80039b4:	d00b      	beq.n	80039ce <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2202      	movs	r2, #2
 80039bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2280      	movs	r2, #128	; 0x80
 80039c2:	589b      	ldr	r3, [r3, r2]
 80039c4:	2204      	movs	r2, #4
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2180      	movs	r1, #128	; 0x80
 80039cc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039ce:	23a4      	movs	r3, #164	; 0xa4
 80039d0:	18fb      	adds	r3, r7, r3
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2204      	movs	r2, #4
 80039d6:	4013      	ands	r3, r2
 80039d8:	d011      	beq.n	80039fe <HAL_UART_IRQHandler+0x126>
 80039da:	239c      	movs	r3, #156	; 0x9c
 80039dc:	18fb      	adds	r3, r7, r3
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2201      	movs	r2, #1
 80039e2:	4013      	ands	r3, r2
 80039e4:	d00b      	beq.n	80039fe <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2204      	movs	r2, #4
 80039ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2280      	movs	r2, #128	; 0x80
 80039f2:	589b      	ldr	r3, [r3, r2]
 80039f4:	2202      	movs	r2, #2
 80039f6:	431a      	orrs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2180      	movs	r1, #128	; 0x80
 80039fc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80039fe:	23a4      	movs	r3, #164	; 0xa4
 8003a00:	18fb      	adds	r3, r7, r3
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2208      	movs	r2, #8
 8003a06:	4013      	ands	r3, r2
 8003a08:	d017      	beq.n	8003a3a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a0a:	23a0      	movs	r3, #160	; 0xa0
 8003a0c:	18fb      	adds	r3, r7, r3
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2220      	movs	r2, #32
 8003a12:	4013      	ands	r3, r2
 8003a14:	d105      	bne.n	8003a22 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a16:	239c      	movs	r3, #156	; 0x9c
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a20:	d00b      	beq.n	8003a3a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2208      	movs	r2, #8
 8003a28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2280      	movs	r2, #128	; 0x80
 8003a2e:	589b      	ldr	r3, [r3, r2]
 8003a30:	2208      	movs	r2, #8
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2180      	movs	r1, #128	; 0x80
 8003a38:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a3a:	23a4      	movs	r3, #164	; 0xa4
 8003a3c:	18fb      	adds	r3, r7, r3
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	4013      	ands	r3, r2
 8003a46:	d013      	beq.n	8003a70 <HAL_UART_IRQHandler+0x198>
 8003a48:	23a0      	movs	r3, #160	; 0xa0
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	2380      	movs	r3, #128	; 0x80
 8003a50:	04db      	lsls	r3, r3, #19
 8003a52:	4013      	ands	r3, r2
 8003a54:	d00c      	beq.n	8003a70 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2280      	movs	r2, #128	; 0x80
 8003a5c:	0112      	lsls	r2, r2, #4
 8003a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2280      	movs	r2, #128	; 0x80
 8003a64:	589b      	ldr	r3, [r3, r2]
 8003a66:	2220      	movs	r2, #32
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2180      	movs	r1, #128	; 0x80
 8003a6e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2280      	movs	r2, #128	; 0x80
 8003a74:	589b      	ldr	r3, [r3, r2]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d100      	bne.n	8003a7c <HAL_UART_IRQHandler+0x1a4>
 8003a7a:	e1f7      	b.n	8003e6c <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a7c:	23a4      	movs	r3, #164	; 0xa4
 8003a7e:	18fb      	adds	r3, r7, r3
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2220      	movs	r2, #32
 8003a84:	4013      	ands	r3, r2
 8003a86:	d00e      	beq.n	8003aa6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a88:	23a0      	movs	r3, #160	; 0xa0
 8003a8a:	18fb      	adds	r3, r7, r3
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	4013      	ands	r3, r2
 8003a92:	d008      	beq.n	8003aa6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d004      	beq.n	8003aa6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	0010      	movs	r0, r2
 8003aa4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2280      	movs	r2, #128	; 0x80
 8003aaa:	589b      	ldr	r3, [r3, r2]
 8003aac:	2194      	movs	r1, #148	; 0x94
 8003aae:	187a      	adds	r2, r7, r1
 8003ab0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2240      	movs	r2, #64	; 0x40
 8003aba:	4013      	ands	r3, r2
 8003abc:	2b40      	cmp	r3, #64	; 0x40
 8003abe:	d004      	beq.n	8003aca <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003ac0:	187b      	adds	r3, r7, r1
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2228      	movs	r2, #40	; 0x28
 8003ac6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ac8:	d047      	beq.n	8003b5a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	0018      	movs	r0, r3
 8003ace:	f000 fcf7 	bl	80044c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	2240      	movs	r2, #64	; 0x40
 8003ada:	4013      	ands	r3, r2
 8003adc:	2b40      	cmp	r3, #64	; 0x40
 8003ade:	d137      	bne.n	8003b50 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003ae6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ae8:	2090      	movs	r0, #144	; 0x90
 8003aea:	183a      	adds	r2, r7, r0
 8003aec:	6013      	str	r3, [r2, #0]
 8003aee:	2301      	movs	r3, #1
 8003af0:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003af4:	f383 8810 	msr	PRIMASK, r3
}
 8003af8:	46c0      	nop			; (mov r8, r8)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2140      	movs	r1, #64	; 0x40
 8003b06:	438a      	bics	r2, r1
 8003b08:	609a      	str	r2, [r3, #8]
 8003b0a:	183b      	adds	r3, r7, r0
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b12:	f383 8810 	msr	PRIMASK, r3
}
 8003b16:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d012      	beq.n	8003b46 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b24:	4a14      	ldr	r2, [pc, #80]	; (8003b78 <HAL_UART_IRQHandler+0x2a0>)
 8003b26:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f7fe f805 	bl	8001b3c <HAL_DMA_Abort_IT>
 8003b32:	1e03      	subs	r3, r0, #0
 8003b34:	d01a      	beq.n	8003b6c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b40:	0018      	movs	r0, r3
 8003b42:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b44:	e012      	b.n	8003b6c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f000 f9a5 	bl	8003e98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b4e:	e00d      	b.n	8003b6c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	0018      	movs	r0, r3
 8003b54:	f000 f9a0 	bl	8003e98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b58:	e008      	b.n	8003b6c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f000 f99b 	bl	8003e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2280      	movs	r2, #128	; 0x80
 8003b66:	2100      	movs	r1, #0
 8003b68:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003b6a:	e17f      	b.n	8003e6c <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b6c:	46c0      	nop			; (mov r8, r8)
    return;
 8003b6e:	e17d      	b.n	8003e6c <HAL_UART_IRQHandler+0x594>
 8003b70:	0000080f 	.word	0x0000080f
 8003b74:	04000120 	.word	0x04000120
 8003b78:	08004585 	.word	0x08004585

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d000      	beq.n	8003b86 <HAL_UART_IRQHandler+0x2ae>
 8003b84:	e131      	b.n	8003dea <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b86:	23a4      	movs	r3, #164	; 0xa4
 8003b88:	18fb      	adds	r3, r7, r3
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2210      	movs	r2, #16
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d100      	bne.n	8003b94 <HAL_UART_IRQHandler+0x2bc>
 8003b92:	e12a      	b.n	8003dea <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003b94:	23a0      	movs	r3, #160	; 0xa0
 8003b96:	18fb      	adds	r3, r7, r3
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2210      	movs	r2, #16
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d100      	bne.n	8003ba2 <HAL_UART_IRQHandler+0x2ca>
 8003ba0:	e123      	b.n	8003dea <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2210      	movs	r2, #16
 8003ba8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	2240      	movs	r2, #64	; 0x40
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b40      	cmp	r3, #64	; 0x40
 8003bb6:	d000      	beq.n	8003bba <HAL_UART_IRQHandler+0x2e2>
 8003bb8:	e09b      	b.n	8003cf2 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	217e      	movs	r1, #126	; 0x7e
 8003bc4:	187b      	adds	r3, r7, r1
 8003bc6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003bc8:	187b      	adds	r3, r7, r1
 8003bca:	881b      	ldrh	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d100      	bne.n	8003bd2 <HAL_UART_IRQHandler+0x2fa>
 8003bd0:	e14e      	b.n	8003e70 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2258      	movs	r2, #88	; 0x58
 8003bd6:	5a9b      	ldrh	r3, [r3, r2]
 8003bd8:	187a      	adds	r2, r7, r1
 8003bda:	8812      	ldrh	r2, [r2, #0]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d300      	bcc.n	8003be2 <HAL_UART_IRQHandler+0x30a>
 8003be0:	e146      	b.n	8003e70 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	187a      	adds	r2, r7, r1
 8003be6:	215a      	movs	r1, #90	; 0x5a
 8003be8:	8812      	ldrh	r2, [r2, #0]
 8003bea:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	2b20      	cmp	r3, #32
 8003bf4:	d06e      	beq.n	8003cd4 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8003bfa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bfe:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c00:	2301      	movs	r3, #1
 8003c02:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c06:	f383 8810 	msr	PRIMASK, r3
}
 8003c0a:	46c0      	nop			; (mov r8, r8)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	499a      	ldr	r1, [pc, #616]	; (8003e80 <HAL_UART_IRQHandler+0x5a8>)
 8003c18:	400a      	ands	r2, r1
 8003c1a:	601a      	str	r2, [r3, #0]
 8003c1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c1e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c22:	f383 8810 	msr	PRIMASK, r3
}
 8003c26:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c28:	f3ef 8310 	mrs	r3, PRIMASK
 8003c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003c2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c30:	677b      	str	r3, [r7, #116]	; 0x74
 8003c32:	2301      	movs	r3, #1
 8003c34:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c38:	f383 8810 	msr	PRIMASK, r3
}
 8003c3c:	46c0      	nop			; (mov r8, r8)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2101      	movs	r1, #1
 8003c4a:	438a      	bics	r2, r1
 8003c4c:	609a      	str	r2, [r3, #8]
 8003c4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c50:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c54:	f383 8810 	msr	PRIMASK, r3
}
 8003c58:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c5a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c5e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c62:	673b      	str	r3, [r7, #112]	; 0x70
 8003c64:	2301      	movs	r3, #1
 8003c66:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c6a:	f383 8810 	msr	PRIMASK, r3
}
 8003c6e:	46c0      	nop			; (mov r8, r8)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	689a      	ldr	r2, [r3, #8]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2140      	movs	r1, #64	; 0x40
 8003c7c:	438a      	bics	r2, r1
 8003c7e:	609a      	str	r2, [r3, #8]
 8003c80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c82:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c86:	f383 8810 	msr	PRIMASK, r3
}
 8003c8a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c98:	f3ef 8310 	mrs	r3, PRIMASK
 8003c9c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003c9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ca0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ca6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ca8:	f383 8810 	msr	PRIMASK, r3
}
 8003cac:	46c0      	nop			; (mov r8, r8)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2110      	movs	r1, #16
 8003cba:	438a      	bics	r2, r1
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cc0:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cc4:	f383 8810 	msr	PRIMASK, r3
}
 8003cc8:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cce:	0018      	movs	r0, r3
 8003cd0:	f7fd fefc 	bl	8001acc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2258      	movs	r2, #88	; 0x58
 8003cd8:	5a9a      	ldrh	r2, [r3, r2]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	215a      	movs	r1, #90	; 0x5a
 8003cde:	5a5b      	ldrh	r3, [r3, r1]
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	0011      	movs	r1, r2
 8003cea:	0018      	movs	r0, r3
 8003cec:	f000 f8dc 	bl	8003ea8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003cf0:	e0be      	b.n	8003e70 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2258      	movs	r2, #88	; 0x58
 8003cf6:	5a99      	ldrh	r1, [r3, r2]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	225a      	movs	r2, #90	; 0x5a
 8003cfc:	5a9b      	ldrh	r3, [r3, r2]
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	208e      	movs	r0, #142	; 0x8e
 8003d02:	183b      	adds	r3, r7, r0
 8003d04:	1a8a      	subs	r2, r1, r2
 8003d06:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	225a      	movs	r2, #90	; 0x5a
 8003d0c:	5a9b      	ldrh	r3, [r3, r2]
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d100      	bne.n	8003d16 <HAL_UART_IRQHandler+0x43e>
 8003d14:	e0ae      	b.n	8003e74 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8003d16:	183b      	adds	r3, r7, r0
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d100      	bne.n	8003d20 <HAL_UART_IRQHandler+0x448>
 8003d1e:	e0a9      	b.n	8003e74 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d20:	f3ef 8310 	mrs	r3, PRIMASK
 8003d24:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d26:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d28:	2488      	movs	r4, #136	; 0x88
 8003d2a:	193a      	adds	r2, r7, r4
 8003d2c:	6013      	str	r3, [r2, #0]
 8003d2e:	2301      	movs	r3, #1
 8003d30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	f383 8810 	msr	PRIMASK, r3
}
 8003d38:	46c0      	nop			; (mov r8, r8)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	494f      	ldr	r1, [pc, #316]	; (8003e84 <HAL_UART_IRQHandler+0x5ac>)
 8003d46:	400a      	ands	r2, r1
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	193b      	adds	r3, r7, r4
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f383 8810 	msr	PRIMASK, r3
}
 8003d56:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d58:	f3ef 8310 	mrs	r3, PRIMASK
 8003d5c:	61bb      	str	r3, [r7, #24]
  return(result);
 8003d5e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d60:	2484      	movs	r4, #132	; 0x84
 8003d62:	193a      	adds	r2, r7, r4
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	2301      	movs	r3, #1
 8003d68:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	f383 8810 	msr	PRIMASK, r3
}
 8003d70:	46c0      	nop			; (mov r8, r8)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689a      	ldr	r2, [r3, #8]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2101      	movs	r1, #1
 8003d7e:	438a      	bics	r2, r1
 8003d80:	609a      	str	r2, [r3, #8]
 8003d82:	193b      	adds	r3, r7, r4
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	f383 8810 	msr	PRIMASK, r3
}
 8003d8e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2220      	movs	r2, #32
 8003d94:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003da2:	f3ef 8310 	mrs	r3, PRIMASK
 8003da6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003daa:	2480      	movs	r4, #128	; 0x80
 8003dac:	193a      	adds	r2, r7, r4
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	2301      	movs	r3, #1
 8003db2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db6:	f383 8810 	msr	PRIMASK, r3
}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2110      	movs	r1, #16
 8003dc8:	438a      	bics	r2, r1
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	193b      	adds	r3, r7, r4
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd4:	f383 8810 	msr	PRIMASK, r3
}
 8003dd8:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dda:	183b      	adds	r3, r7, r0
 8003ddc:	881a      	ldrh	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	0011      	movs	r1, r2
 8003de2:	0018      	movs	r0, r3
 8003de4:	f000 f860 	bl	8003ea8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003de8:	e044      	b.n	8003e74 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003dea:	23a4      	movs	r3, #164	; 0xa4
 8003dec:	18fb      	adds	r3, r7, r3
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	2380      	movs	r3, #128	; 0x80
 8003df2:	035b      	lsls	r3, r3, #13
 8003df4:	4013      	ands	r3, r2
 8003df6:	d010      	beq.n	8003e1a <HAL_UART_IRQHandler+0x542>
 8003df8:	239c      	movs	r3, #156	; 0x9c
 8003dfa:	18fb      	adds	r3, r7, r3
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	2380      	movs	r3, #128	; 0x80
 8003e00:	03db      	lsls	r3, r3, #15
 8003e02:	4013      	ands	r3, r2
 8003e04:	d009      	beq.n	8003e1a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2280      	movs	r2, #128	; 0x80
 8003e0c:	0352      	lsls	r2, r2, #13
 8003e0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	0018      	movs	r0, r3
 8003e14:	f000 fbf8 	bl	8004608 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e18:	e02f      	b.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003e1a:	23a4      	movs	r3, #164	; 0xa4
 8003e1c:	18fb      	adds	r3, r7, r3
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	4013      	ands	r3, r2
 8003e24:	d00f      	beq.n	8003e46 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003e26:	23a0      	movs	r3, #160	; 0xa0
 8003e28:	18fb      	adds	r3, r7, r3
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2280      	movs	r2, #128	; 0x80
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d009      	beq.n	8003e46 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d01e      	beq.n	8003e78 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	0010      	movs	r0, r2
 8003e42:	4798      	blx	r3
    }
    return;
 8003e44:	e018      	b.n	8003e78 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e46:	23a4      	movs	r3, #164	; 0xa4
 8003e48:	18fb      	adds	r3, r7, r3
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2240      	movs	r2, #64	; 0x40
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d013      	beq.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
 8003e52:	23a0      	movs	r3, #160	; 0xa0
 8003e54:	18fb      	adds	r3, r7, r3
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2240      	movs	r2, #64	; 0x40
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d00d      	beq.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	0018      	movs	r0, r3
 8003e62:	f000 fba6 	bl	80045b2 <UART_EndTransmit_IT>
    return;
 8003e66:	e008      	b.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
      return;
 8003e68:	46c0      	nop			; (mov r8, r8)
 8003e6a:	e006      	b.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
    return;
 8003e6c:	46c0      	nop			; (mov r8, r8)
 8003e6e:	e004      	b.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
      return;
 8003e70:	46c0      	nop			; (mov r8, r8)
 8003e72:	e002      	b.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
      return;
 8003e74:	46c0      	nop			; (mov r8, r8)
 8003e76:	e000      	b.n	8003e7a <HAL_UART_IRQHandler+0x5a2>
    return;
 8003e78:	46c0      	nop			; (mov r8, r8)
  }

}
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b02b      	add	sp, #172	; 0xac
 8003e7e:	bd90      	pop	{r4, r7, pc}
 8003e80:	fffffeff 	.word	0xfffffeff
 8003e84:	fffffedf 	.word	0xfffffedf

08003e88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003e90:	46c0      	nop			; (mov r8, r8)
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b002      	add	sp, #8
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ea0:	46c0      	nop			; (mov r8, r8)
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b002      	add	sp, #8
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	000a      	movs	r2, r1
 8003eb2:	1cbb      	adds	r3, r7, #2
 8003eb4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	b002      	add	sp, #8
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ec8:	231e      	movs	r3, #30
 8003eca:	18fb      	adds	r3, r7, r3
 8003ecc:	2200      	movs	r2, #0
 8003ece:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	69db      	ldr	r3, [r3, #28]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a8d      	ldr	r2, [pc, #564]	; (8004124 <UART_SetConfig+0x264>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	0019      	movs	r1, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	4a88      	ldr	r2, [pc, #544]	; (8004128 <UART_SetConfig+0x268>)
 8003f06:	4013      	ands	r3, r2
 8003f08:	0019      	movs	r1, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	4a7f      	ldr	r2, [pc, #508]	; (800412c <UART_SetConfig+0x26c>)
 8003f2e:	4013      	ands	r3, r2
 8003f30:	0019      	movs	r1, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a7b      	ldr	r2, [pc, #492]	; (8004130 <UART_SetConfig+0x270>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d127      	bne.n	8003f96 <UART_SetConfig+0xd6>
 8003f46:	4b7b      	ldr	r3, [pc, #492]	; (8004134 <UART_SetConfig+0x274>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	2203      	movs	r2, #3
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b03      	cmp	r3, #3
 8003f50:	d00d      	beq.n	8003f6e <UART_SetConfig+0xae>
 8003f52:	d81b      	bhi.n	8003f8c <UART_SetConfig+0xcc>
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d014      	beq.n	8003f82 <UART_SetConfig+0xc2>
 8003f58:	d818      	bhi.n	8003f8c <UART_SetConfig+0xcc>
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d002      	beq.n	8003f64 <UART_SetConfig+0xa4>
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d00a      	beq.n	8003f78 <UART_SetConfig+0xb8>
 8003f62:	e013      	b.n	8003f8c <UART_SetConfig+0xcc>
 8003f64:	231f      	movs	r3, #31
 8003f66:	18fb      	adds	r3, r7, r3
 8003f68:	2200      	movs	r2, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
 8003f6c:	e021      	b.n	8003fb2 <UART_SetConfig+0xf2>
 8003f6e:	231f      	movs	r3, #31
 8003f70:	18fb      	adds	r3, r7, r3
 8003f72:	2202      	movs	r2, #2
 8003f74:	701a      	strb	r2, [r3, #0]
 8003f76:	e01c      	b.n	8003fb2 <UART_SetConfig+0xf2>
 8003f78:	231f      	movs	r3, #31
 8003f7a:	18fb      	adds	r3, r7, r3
 8003f7c:	2204      	movs	r2, #4
 8003f7e:	701a      	strb	r2, [r3, #0]
 8003f80:	e017      	b.n	8003fb2 <UART_SetConfig+0xf2>
 8003f82:	231f      	movs	r3, #31
 8003f84:	18fb      	adds	r3, r7, r3
 8003f86:	2208      	movs	r2, #8
 8003f88:	701a      	strb	r2, [r3, #0]
 8003f8a:	e012      	b.n	8003fb2 <UART_SetConfig+0xf2>
 8003f8c:	231f      	movs	r3, #31
 8003f8e:	18fb      	adds	r3, r7, r3
 8003f90:	2210      	movs	r2, #16
 8003f92:	701a      	strb	r2, [r3, #0]
 8003f94:	e00d      	b.n	8003fb2 <UART_SetConfig+0xf2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a67      	ldr	r2, [pc, #412]	; (8004138 <UART_SetConfig+0x278>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d104      	bne.n	8003faa <UART_SetConfig+0xea>
 8003fa0:	231f      	movs	r3, #31
 8003fa2:	18fb      	adds	r3, r7, r3
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	701a      	strb	r2, [r3, #0]
 8003fa8:	e003      	b.n	8003fb2 <UART_SetConfig+0xf2>
 8003faa:	231f      	movs	r3, #31
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	2210      	movs	r2, #16
 8003fb0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	69da      	ldr	r2, [r3, #28]
 8003fb6:	2380      	movs	r3, #128	; 0x80
 8003fb8:	021b      	lsls	r3, r3, #8
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d15d      	bne.n	800407a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003fbe:	231f      	movs	r3, #31
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d015      	beq.n	8003ff4 <UART_SetConfig+0x134>
 8003fc8:	dc18      	bgt.n	8003ffc <UART_SetConfig+0x13c>
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d00d      	beq.n	8003fea <UART_SetConfig+0x12a>
 8003fce:	dc15      	bgt.n	8003ffc <UART_SetConfig+0x13c>
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <UART_SetConfig+0x11a>
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d005      	beq.n	8003fe4 <UART_SetConfig+0x124>
 8003fd8:	e010      	b.n	8003ffc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fda:	f7fe fcd7 	bl	800298c <HAL_RCC_GetPCLK1Freq>
 8003fde:	0003      	movs	r3, r0
 8003fe0:	61bb      	str	r3, [r7, #24]
        break;
 8003fe2:	e012      	b.n	800400a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fe4:	4b55      	ldr	r3, [pc, #340]	; (800413c <UART_SetConfig+0x27c>)
 8003fe6:	61bb      	str	r3, [r7, #24]
        break;
 8003fe8:	e00f      	b.n	800400a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fea:	f7fe fc61 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 8003fee:	0003      	movs	r3, r0
 8003ff0:	61bb      	str	r3, [r7, #24]
        break;
 8003ff2:	e00a      	b.n	800400a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ff4:	2380      	movs	r3, #128	; 0x80
 8003ff6:	021b      	lsls	r3, r3, #8
 8003ff8:	61bb      	str	r3, [r7, #24]
        break;
 8003ffa:	e006      	b.n	800400a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004000:	231e      	movs	r3, #30
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	2201      	movs	r2, #1
 8004006:	701a      	strb	r2, [r3, #0]
        break;
 8004008:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d100      	bne.n	8004012 <UART_SetConfig+0x152>
 8004010:	e07b      	b.n	800410a <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	005a      	lsls	r2, r3, #1
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	085b      	lsrs	r3, r3, #1
 800401c:	18d2      	adds	r2, r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	0019      	movs	r1, r3
 8004024:	0010      	movs	r0, r2
 8004026:	f7fc f879 	bl	800011c <__udivsi3>
 800402a:	0003      	movs	r3, r0
 800402c:	b29b      	uxth	r3, r3
 800402e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	2b0f      	cmp	r3, #15
 8004034:	d91c      	bls.n	8004070 <UART_SetConfig+0x1b0>
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	2380      	movs	r3, #128	; 0x80
 800403a:	025b      	lsls	r3, r3, #9
 800403c:	429a      	cmp	r2, r3
 800403e:	d217      	bcs.n	8004070 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	b29a      	uxth	r2, r3
 8004044:	200e      	movs	r0, #14
 8004046:	183b      	adds	r3, r7, r0
 8004048:	210f      	movs	r1, #15
 800404a:	438a      	bics	r2, r1
 800404c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	085b      	lsrs	r3, r3, #1
 8004052:	b29b      	uxth	r3, r3
 8004054:	2207      	movs	r2, #7
 8004056:	4013      	ands	r3, r2
 8004058:	b299      	uxth	r1, r3
 800405a:	183b      	adds	r3, r7, r0
 800405c:	183a      	adds	r2, r7, r0
 800405e:	8812      	ldrh	r2, [r2, #0]
 8004060:	430a      	orrs	r2, r1
 8004062:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	183a      	adds	r2, r7, r0
 800406a:	8812      	ldrh	r2, [r2, #0]
 800406c:	60da      	str	r2, [r3, #12]
 800406e:	e04c      	b.n	800410a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004070:	231e      	movs	r3, #30
 8004072:	18fb      	adds	r3, r7, r3
 8004074:	2201      	movs	r2, #1
 8004076:	701a      	strb	r2, [r3, #0]
 8004078:	e047      	b.n	800410a <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800407a:	231f      	movs	r3, #31
 800407c:	18fb      	adds	r3, r7, r3
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	2b08      	cmp	r3, #8
 8004082:	d015      	beq.n	80040b0 <UART_SetConfig+0x1f0>
 8004084:	dc18      	bgt.n	80040b8 <UART_SetConfig+0x1f8>
 8004086:	2b04      	cmp	r3, #4
 8004088:	d00d      	beq.n	80040a6 <UART_SetConfig+0x1e6>
 800408a:	dc15      	bgt.n	80040b8 <UART_SetConfig+0x1f8>
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <UART_SetConfig+0x1d6>
 8004090:	2b02      	cmp	r3, #2
 8004092:	d005      	beq.n	80040a0 <UART_SetConfig+0x1e0>
 8004094:	e010      	b.n	80040b8 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004096:	f7fe fc79 	bl	800298c <HAL_RCC_GetPCLK1Freq>
 800409a:	0003      	movs	r3, r0
 800409c:	61bb      	str	r3, [r7, #24]
        break;
 800409e:	e012      	b.n	80040c6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040a0:	4b26      	ldr	r3, [pc, #152]	; (800413c <UART_SetConfig+0x27c>)
 80040a2:	61bb      	str	r3, [r7, #24]
        break;
 80040a4:	e00f      	b.n	80040c6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040a6:	f7fe fc03 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 80040aa:	0003      	movs	r3, r0
 80040ac:	61bb      	str	r3, [r7, #24]
        break;
 80040ae:	e00a      	b.n	80040c6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040b0:	2380      	movs	r3, #128	; 0x80
 80040b2:	021b      	lsls	r3, r3, #8
 80040b4:	61bb      	str	r3, [r7, #24]
        break;
 80040b6:	e006      	b.n	80040c6 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040bc:	231e      	movs	r3, #30
 80040be:	18fb      	adds	r3, r7, r3
 80040c0:	2201      	movs	r2, #1
 80040c2:	701a      	strb	r2, [r3, #0]
        break;
 80040c4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d01e      	beq.n	800410a <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	085a      	lsrs	r2, r3, #1
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	18d2      	adds	r2, r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	0019      	movs	r1, r3
 80040dc:	0010      	movs	r0, r2
 80040de:	f7fc f81d 	bl	800011c <__udivsi3>
 80040e2:	0003      	movs	r3, r0
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	2b0f      	cmp	r3, #15
 80040ec:	d909      	bls.n	8004102 <UART_SetConfig+0x242>
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	2380      	movs	r3, #128	; 0x80
 80040f2:	025b      	lsls	r3, r3, #9
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d204      	bcs.n	8004102 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	60da      	str	r2, [r3, #12]
 8004100:	e003      	b.n	800410a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004102:	231e      	movs	r3, #30
 8004104:	18fb      	adds	r3, r7, r3
 8004106:	2201      	movs	r2, #1
 8004108:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004116:	231e      	movs	r3, #30
 8004118:	18fb      	adds	r3, r7, r3
 800411a:	781b      	ldrb	r3, [r3, #0]
}
 800411c:	0018      	movs	r0, r3
 800411e:	46bd      	mov	sp, r7
 8004120:	b008      	add	sp, #32
 8004122:	bd80      	pop	{r7, pc}
 8004124:	ffff69f3 	.word	0xffff69f3
 8004128:	ffffcfff 	.word	0xffffcfff
 800412c:	fffff4ff 	.word	0xfffff4ff
 8004130:	40013800 	.word	0x40013800
 8004134:	40021000 	.word	0x40021000
 8004138:	40004400 	.word	0x40004400
 800413c:	007a1200 	.word	0x007a1200

08004140 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	2201      	movs	r2, #1
 800414e:	4013      	ands	r3, r2
 8004150:	d00b      	beq.n	800416a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	4a4a      	ldr	r2, [pc, #296]	; (8004284 <UART_AdvFeatureConfig+0x144>)
 800415a:	4013      	ands	r3, r2
 800415c:	0019      	movs	r1, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	430a      	orrs	r2, r1
 8004168:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416e:	2202      	movs	r2, #2
 8004170:	4013      	ands	r3, r2
 8004172:	d00b      	beq.n	800418c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4a43      	ldr	r2, [pc, #268]	; (8004288 <UART_AdvFeatureConfig+0x148>)
 800417c:	4013      	ands	r3, r2
 800417e:	0019      	movs	r1, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004190:	2204      	movs	r2, #4
 8004192:	4013      	ands	r3, r2
 8004194:	d00b      	beq.n	80041ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	4a3b      	ldr	r2, [pc, #236]	; (800428c <UART_AdvFeatureConfig+0x14c>)
 800419e:	4013      	ands	r3, r2
 80041a0:	0019      	movs	r1, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	2208      	movs	r2, #8
 80041b4:	4013      	ands	r3, r2
 80041b6:	d00b      	beq.n	80041d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	4a34      	ldr	r2, [pc, #208]	; (8004290 <UART_AdvFeatureConfig+0x150>)
 80041c0:	4013      	ands	r3, r2
 80041c2:	0019      	movs	r1, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d4:	2210      	movs	r2, #16
 80041d6:	4013      	ands	r3, r2
 80041d8:	d00b      	beq.n	80041f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	4a2c      	ldr	r2, [pc, #176]	; (8004294 <UART_AdvFeatureConfig+0x154>)
 80041e2:	4013      	ands	r3, r2
 80041e4:	0019      	movs	r1, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f6:	2220      	movs	r2, #32
 80041f8:	4013      	ands	r3, r2
 80041fa:	d00b      	beq.n	8004214 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	4a25      	ldr	r2, [pc, #148]	; (8004298 <UART_AdvFeatureConfig+0x158>)
 8004204:	4013      	ands	r3, r2
 8004206:	0019      	movs	r1, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004218:	2240      	movs	r2, #64	; 0x40
 800421a:	4013      	ands	r3, r2
 800421c:	d01d      	beq.n	800425a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	4a1d      	ldr	r2, [pc, #116]	; (800429c <UART_AdvFeatureConfig+0x15c>)
 8004226:	4013      	ands	r3, r2
 8004228:	0019      	movs	r1, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	430a      	orrs	r2, r1
 8004234:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800423a:	2380      	movs	r3, #128	; 0x80
 800423c:	035b      	lsls	r3, r3, #13
 800423e:	429a      	cmp	r2, r3
 8004240:	d10b      	bne.n	800425a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	4a15      	ldr	r2, [pc, #84]	; (80042a0 <UART_AdvFeatureConfig+0x160>)
 800424a:	4013      	ands	r3, r2
 800424c:	0019      	movs	r1, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425e:	2280      	movs	r2, #128	; 0x80
 8004260:	4013      	ands	r3, r2
 8004262:	d00b      	beq.n	800427c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	4a0e      	ldr	r2, [pc, #56]	; (80042a4 <UART_AdvFeatureConfig+0x164>)
 800426c:	4013      	ands	r3, r2
 800426e:	0019      	movs	r1, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	605a      	str	r2, [r3, #4]
  }
}
 800427c:	46c0      	nop			; (mov r8, r8)
 800427e:	46bd      	mov	sp, r7
 8004280:	b002      	add	sp, #8
 8004282:	bd80      	pop	{r7, pc}
 8004284:	fffdffff 	.word	0xfffdffff
 8004288:	fffeffff 	.word	0xfffeffff
 800428c:	fffbffff 	.word	0xfffbffff
 8004290:	ffff7fff 	.word	0xffff7fff
 8004294:	ffffefff 	.word	0xffffefff
 8004298:	ffffdfff 	.word	0xffffdfff
 800429c:	ffefffff 	.word	0xffefffff
 80042a0:	ff9fffff 	.word	0xff9fffff
 80042a4:	fff7ffff 	.word	0xfff7ffff

080042a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af02      	add	r7, sp, #8
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2280      	movs	r2, #128	; 0x80
 80042b4:	2100      	movs	r1, #0
 80042b6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80042b8:	f7fc fd1c 	bl	8000cf4 <HAL_GetTick>
 80042bc:	0003      	movs	r3, r0
 80042be:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2208      	movs	r2, #8
 80042c8:	4013      	ands	r3, r2
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d10c      	bne.n	80042e8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2280      	movs	r2, #128	; 0x80
 80042d2:	0391      	lsls	r1, r2, #14
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	4a17      	ldr	r2, [pc, #92]	; (8004334 <UART_CheckIdleState+0x8c>)
 80042d8:	9200      	str	r2, [sp, #0]
 80042da:	2200      	movs	r2, #0
 80042dc:	f000 f82c 	bl	8004338 <UART_WaitOnFlagUntilTimeout>
 80042e0:	1e03      	subs	r3, r0, #0
 80042e2:	d001      	beq.n	80042e8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e021      	b.n	800432c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2204      	movs	r2, #4
 80042f0:	4013      	ands	r3, r2
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d10c      	bne.n	8004310 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2280      	movs	r2, #128	; 0x80
 80042fa:	03d1      	lsls	r1, r2, #15
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	4a0d      	ldr	r2, [pc, #52]	; (8004334 <UART_CheckIdleState+0x8c>)
 8004300:	9200      	str	r2, [sp, #0]
 8004302:	2200      	movs	r2, #0
 8004304:	f000 f818 	bl	8004338 <UART_WaitOnFlagUntilTimeout>
 8004308:	1e03      	subs	r3, r0, #0
 800430a:	d001      	beq.n	8004310 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e00d      	b.n	800432c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2220      	movs	r2, #32
 800431a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2274      	movs	r2, #116	; 0x74
 8004326:	2100      	movs	r1, #0
 8004328:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800432a:	2300      	movs	r3, #0
}
 800432c:	0018      	movs	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	b004      	add	sp, #16
 8004332:	bd80      	pop	{r7, pc}
 8004334:	01ffffff 	.word	0x01ffffff

08004338 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b094      	sub	sp, #80	; 0x50
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	603b      	str	r3, [r7, #0]
 8004344:	1dfb      	adds	r3, r7, #7
 8004346:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004348:	e0a3      	b.n	8004492 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800434a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800434c:	3301      	adds	r3, #1
 800434e:	d100      	bne.n	8004352 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004350:	e09f      	b.n	8004492 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004352:	f7fc fccf 	bl	8000cf4 <HAL_GetTick>
 8004356:	0002      	movs	r2, r0
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800435e:	429a      	cmp	r2, r3
 8004360:	d302      	bcc.n	8004368 <UART_WaitOnFlagUntilTimeout+0x30>
 8004362:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004364:	2b00      	cmp	r3, #0
 8004366:	d13d      	bne.n	80043e4 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004368:	f3ef 8310 	mrs	r3, PRIMASK
 800436c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800436e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004370:	647b      	str	r3, [r7, #68]	; 0x44
 8004372:	2301      	movs	r3, #1
 8004374:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004378:	f383 8810 	msr	PRIMASK, r3
}
 800437c:	46c0      	nop			; (mov r8, r8)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	494c      	ldr	r1, [pc, #304]	; (80044bc <UART_WaitOnFlagUntilTimeout+0x184>)
 800438a:	400a      	ands	r2, r1
 800438c:	601a      	str	r2, [r3, #0]
 800438e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004390:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004394:	f383 8810 	msr	PRIMASK, r3
}
 8004398:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800439a:	f3ef 8310 	mrs	r3, PRIMASK
 800439e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80043a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043a2:	643b      	str	r3, [r7, #64]	; 0x40
 80043a4:	2301      	movs	r3, #1
 80043a6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043aa:	f383 8810 	msr	PRIMASK, r3
}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689a      	ldr	r2, [r3, #8]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2101      	movs	r1, #1
 80043bc:	438a      	bics	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
 80043c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043c6:	f383 8810 	msr	PRIMASK, r3
}
 80043ca:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2220      	movs	r2, #32
 80043d0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2220      	movs	r2, #32
 80043d6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2274      	movs	r2, #116	; 0x74
 80043dc:	2100      	movs	r1, #0
 80043de:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e067      	b.n	80044b4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2204      	movs	r2, #4
 80043ec:	4013      	ands	r3, r2
 80043ee:	d050      	beq.n	8004492 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	69da      	ldr	r2, [r3, #28]
 80043f6:	2380      	movs	r3, #128	; 0x80
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	401a      	ands	r2, r3
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	429a      	cmp	r2, r3
 8004402:	d146      	bne.n	8004492 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2280      	movs	r2, #128	; 0x80
 800440a:	0112      	lsls	r2, r2, #4
 800440c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800440e:	f3ef 8310 	mrs	r3, PRIMASK
 8004412:	613b      	str	r3, [r7, #16]
  return(result);
 8004414:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004416:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004418:	2301      	movs	r3, #1
 800441a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f383 8810 	msr	PRIMASK, r3
}
 8004422:	46c0      	nop			; (mov r8, r8)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4923      	ldr	r1, [pc, #140]	; (80044bc <UART_WaitOnFlagUntilTimeout+0x184>)
 8004430:	400a      	ands	r2, r1
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004436:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	f383 8810 	msr	PRIMASK, r3
}
 800443e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004440:	f3ef 8310 	mrs	r3, PRIMASK
 8004444:	61fb      	str	r3, [r7, #28]
  return(result);
 8004446:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004448:	64bb      	str	r3, [r7, #72]	; 0x48
 800444a:	2301      	movs	r3, #1
 800444c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800444e:	6a3b      	ldr	r3, [r7, #32]
 8004450:	f383 8810 	msr	PRIMASK, r3
}
 8004454:	46c0      	nop			; (mov r8, r8)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2101      	movs	r1, #1
 8004462:	438a      	bics	r2, r1
 8004464:	609a      	str	r2, [r3, #8]
 8004466:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	f383 8810 	msr	PRIMASK, r3
}
 8004470:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2220      	movs	r2, #32
 8004476:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2280      	movs	r2, #128	; 0x80
 8004482:	2120      	movs	r1, #32
 8004484:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2274      	movs	r2, #116	; 0x74
 800448a:	2100      	movs	r1, #0
 800448c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e010      	b.n	80044b4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	4013      	ands	r3, r2
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	425a      	negs	r2, r3
 80044a2:	4153      	adcs	r3, r2
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	001a      	movs	r2, r3
 80044a8:	1dfb      	adds	r3, r7, #7
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d100      	bne.n	80044b2 <UART_WaitOnFlagUntilTimeout+0x17a>
 80044b0:	e74b      	b.n	800434a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	0018      	movs	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	b014      	add	sp, #80	; 0x50
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	fffffe5f 	.word	0xfffffe5f

080044c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08e      	sub	sp, #56	; 0x38
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044c8:	f3ef 8310 	mrs	r3, PRIMASK
 80044cc:	617b      	str	r3, [r7, #20]
  return(result);
 80044ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044d0:	637b      	str	r3, [r7, #52]	; 0x34
 80044d2:	2301      	movs	r3, #1
 80044d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	f383 8810 	msr	PRIMASK, r3
}
 80044dc:	46c0      	nop			; (mov r8, r8)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4925      	ldr	r1, [pc, #148]	; (8004580 <UART_EndRxTransfer+0xc0>)
 80044ea:	400a      	ands	r2, r1
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	f383 8810 	msr	PRIMASK, r3
}
 80044f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044fa:	f3ef 8310 	mrs	r3, PRIMASK
 80044fe:	623b      	str	r3, [r7, #32]
  return(result);
 8004500:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004502:	633b      	str	r3, [r7, #48]	; 0x30
 8004504:	2301      	movs	r3, #1
 8004506:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450a:	f383 8810 	msr	PRIMASK, r3
}
 800450e:	46c0      	nop			; (mov r8, r8)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689a      	ldr	r2, [r3, #8]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2101      	movs	r1, #1
 800451c:	438a      	bics	r2, r1
 800451e:	609a      	str	r2, [r3, #8]
 8004520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004522:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004526:	f383 8810 	msr	PRIMASK, r3
}
 800452a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004530:	2b01      	cmp	r3, #1
 8004532:	d118      	bne.n	8004566 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004534:	f3ef 8310 	mrs	r3, PRIMASK
 8004538:	60bb      	str	r3, [r7, #8]
  return(result);
 800453a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800453c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800453e:	2301      	movs	r3, #1
 8004540:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f383 8810 	msr	PRIMASK, r3
}
 8004548:	46c0      	nop			; (mov r8, r8)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2110      	movs	r1, #16
 8004556:	438a      	bics	r2, r1
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800455c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f383 8810 	msr	PRIMASK, r3
}
 8004564:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2220      	movs	r2, #32
 800456a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004578:	46c0      	nop			; (mov r8, r8)
 800457a:	46bd      	mov	sp, r7
 800457c:	b00e      	add	sp, #56	; 0x38
 800457e:	bd80      	pop	{r7, pc}
 8004580:	fffffedf 	.word	0xfffffedf

08004584 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004590:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	225a      	movs	r2, #90	; 0x5a
 8004596:	2100      	movs	r1, #0
 8004598:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2252      	movs	r2, #82	; 0x52
 800459e:	2100      	movs	r1, #0
 80045a0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	0018      	movs	r0, r3
 80045a6:	f7ff fc77 	bl	8003e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045aa:	46c0      	nop			; (mov r8, r8)
 80045ac:	46bd      	mov	sp, r7
 80045ae:	b004      	add	sp, #16
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b086      	sub	sp, #24
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045ba:	f3ef 8310 	mrs	r3, PRIMASK
 80045be:	60bb      	str	r3, [r7, #8]
  return(result);
 80045c0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	2301      	movs	r3, #1
 80045c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f383 8810 	msr	PRIMASK, r3
}
 80045ce:	46c0      	nop			; (mov r8, r8)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2140      	movs	r1, #64	; 0x40
 80045dc:	438a      	bics	r2, r1
 80045de:	601a      	str	r2, [r3, #0]
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	f383 8810 	msr	PRIMASK, r3
}
 80045ea:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	0018      	movs	r0, r3
 80045fc:	f7ff fc44 	bl	8003e88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004600:	46c0      	nop			; (mov r8, r8)
 8004602:	46bd      	mov	sp, r7
 8004604:	b006      	add	sp, #24
 8004606:	bd80      	pop	{r7, pc}

08004608 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004610:	46c0      	nop			; (mov r8, r8)
 8004612:	46bd      	mov	sp, r7
 8004614:	b002      	add	sp, #8
 8004616:	bd80      	pop	{r7, pc}

08004618 <__errno>:
 8004618:	4b01      	ldr	r3, [pc, #4]	; (8004620 <__errno+0x8>)
 800461a:	6818      	ldr	r0, [r3, #0]
 800461c:	4770      	bx	lr
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	20000010 	.word	0x20000010

08004624 <__libc_init_array>:
 8004624:	b570      	push	{r4, r5, r6, lr}
 8004626:	2600      	movs	r6, #0
 8004628:	4d0c      	ldr	r5, [pc, #48]	; (800465c <__libc_init_array+0x38>)
 800462a:	4c0d      	ldr	r4, [pc, #52]	; (8004660 <__libc_init_array+0x3c>)
 800462c:	1b64      	subs	r4, r4, r5
 800462e:	10a4      	asrs	r4, r4, #2
 8004630:	42a6      	cmp	r6, r4
 8004632:	d109      	bne.n	8004648 <__libc_init_array+0x24>
 8004634:	2600      	movs	r6, #0
 8004636:	f000 fc8b 	bl	8004f50 <_init>
 800463a:	4d0a      	ldr	r5, [pc, #40]	; (8004664 <__libc_init_array+0x40>)
 800463c:	4c0a      	ldr	r4, [pc, #40]	; (8004668 <__libc_init_array+0x44>)
 800463e:	1b64      	subs	r4, r4, r5
 8004640:	10a4      	asrs	r4, r4, #2
 8004642:	42a6      	cmp	r6, r4
 8004644:	d105      	bne.n	8004652 <__libc_init_array+0x2e>
 8004646:	bd70      	pop	{r4, r5, r6, pc}
 8004648:	00b3      	lsls	r3, r6, #2
 800464a:	58eb      	ldr	r3, [r5, r3]
 800464c:	4798      	blx	r3
 800464e:	3601      	adds	r6, #1
 8004650:	e7ee      	b.n	8004630 <__libc_init_array+0xc>
 8004652:	00b3      	lsls	r3, r6, #2
 8004654:	58eb      	ldr	r3, [r5, r3]
 8004656:	4798      	blx	r3
 8004658:	3601      	adds	r6, #1
 800465a:	e7f2      	b.n	8004642 <__libc_init_array+0x1e>
 800465c:	08004ff8 	.word	0x08004ff8
 8004660:	08004ff8 	.word	0x08004ff8
 8004664:	08004ff8 	.word	0x08004ff8
 8004668:	08004ffc 	.word	0x08004ffc

0800466c <memset>:
 800466c:	0003      	movs	r3, r0
 800466e:	1882      	adds	r2, r0, r2
 8004670:	4293      	cmp	r3, r2
 8004672:	d100      	bne.n	8004676 <memset+0xa>
 8004674:	4770      	bx	lr
 8004676:	7019      	strb	r1, [r3, #0]
 8004678:	3301      	adds	r3, #1
 800467a:	e7f9      	b.n	8004670 <memset+0x4>

0800467c <siprintf>:
 800467c:	b40e      	push	{r1, r2, r3}
 800467e:	b500      	push	{lr}
 8004680:	490b      	ldr	r1, [pc, #44]	; (80046b0 <siprintf+0x34>)
 8004682:	b09c      	sub	sp, #112	; 0x70
 8004684:	ab1d      	add	r3, sp, #116	; 0x74
 8004686:	9002      	str	r0, [sp, #8]
 8004688:	9006      	str	r0, [sp, #24]
 800468a:	9107      	str	r1, [sp, #28]
 800468c:	9104      	str	r1, [sp, #16]
 800468e:	4809      	ldr	r0, [pc, #36]	; (80046b4 <siprintf+0x38>)
 8004690:	4909      	ldr	r1, [pc, #36]	; (80046b8 <siprintf+0x3c>)
 8004692:	cb04      	ldmia	r3!, {r2}
 8004694:	9105      	str	r1, [sp, #20]
 8004696:	6800      	ldr	r0, [r0, #0]
 8004698:	a902      	add	r1, sp, #8
 800469a:	9301      	str	r3, [sp, #4]
 800469c:	f000 f870 	bl	8004780 <_svfiprintf_r>
 80046a0:	2300      	movs	r3, #0
 80046a2:	9a02      	ldr	r2, [sp, #8]
 80046a4:	7013      	strb	r3, [r2, #0]
 80046a6:	b01c      	add	sp, #112	; 0x70
 80046a8:	bc08      	pop	{r3}
 80046aa:	b003      	add	sp, #12
 80046ac:	4718      	bx	r3
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	7fffffff 	.word	0x7fffffff
 80046b4:	20000010 	.word	0x20000010
 80046b8:	ffff0208 	.word	0xffff0208

080046bc <__ssputs_r>:
 80046bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046be:	688e      	ldr	r6, [r1, #8]
 80046c0:	b085      	sub	sp, #20
 80046c2:	0007      	movs	r7, r0
 80046c4:	000c      	movs	r4, r1
 80046c6:	9203      	str	r2, [sp, #12]
 80046c8:	9301      	str	r3, [sp, #4]
 80046ca:	429e      	cmp	r6, r3
 80046cc:	d83c      	bhi.n	8004748 <__ssputs_r+0x8c>
 80046ce:	2390      	movs	r3, #144	; 0x90
 80046d0:	898a      	ldrh	r2, [r1, #12]
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	421a      	tst	r2, r3
 80046d6:	d034      	beq.n	8004742 <__ssputs_r+0x86>
 80046d8:	6909      	ldr	r1, [r1, #16]
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	6960      	ldr	r0, [r4, #20]
 80046de:	1a5b      	subs	r3, r3, r1
 80046e0:	9302      	str	r3, [sp, #8]
 80046e2:	2303      	movs	r3, #3
 80046e4:	4343      	muls	r3, r0
 80046e6:	0fdd      	lsrs	r5, r3, #31
 80046e8:	18ed      	adds	r5, r5, r3
 80046ea:	9b01      	ldr	r3, [sp, #4]
 80046ec:	9802      	ldr	r0, [sp, #8]
 80046ee:	3301      	adds	r3, #1
 80046f0:	181b      	adds	r3, r3, r0
 80046f2:	106d      	asrs	r5, r5, #1
 80046f4:	42ab      	cmp	r3, r5
 80046f6:	d900      	bls.n	80046fa <__ssputs_r+0x3e>
 80046f8:	001d      	movs	r5, r3
 80046fa:	0553      	lsls	r3, r2, #21
 80046fc:	d532      	bpl.n	8004764 <__ssputs_r+0xa8>
 80046fe:	0029      	movs	r1, r5
 8004700:	0038      	movs	r0, r7
 8004702:	f000 fb53 	bl	8004dac <_malloc_r>
 8004706:	1e06      	subs	r6, r0, #0
 8004708:	d109      	bne.n	800471e <__ssputs_r+0x62>
 800470a:	230c      	movs	r3, #12
 800470c:	603b      	str	r3, [r7, #0]
 800470e:	2340      	movs	r3, #64	; 0x40
 8004710:	2001      	movs	r0, #1
 8004712:	89a2      	ldrh	r2, [r4, #12]
 8004714:	4240      	negs	r0, r0
 8004716:	4313      	orrs	r3, r2
 8004718:	81a3      	strh	r3, [r4, #12]
 800471a:	b005      	add	sp, #20
 800471c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800471e:	9a02      	ldr	r2, [sp, #8]
 8004720:	6921      	ldr	r1, [r4, #16]
 8004722:	f000 faba 	bl	8004c9a <memcpy>
 8004726:	89a3      	ldrh	r3, [r4, #12]
 8004728:	4a14      	ldr	r2, [pc, #80]	; (800477c <__ssputs_r+0xc0>)
 800472a:	401a      	ands	r2, r3
 800472c:	2380      	movs	r3, #128	; 0x80
 800472e:	4313      	orrs	r3, r2
 8004730:	81a3      	strh	r3, [r4, #12]
 8004732:	9b02      	ldr	r3, [sp, #8]
 8004734:	6126      	str	r6, [r4, #16]
 8004736:	18f6      	adds	r6, r6, r3
 8004738:	6026      	str	r6, [r4, #0]
 800473a:	6165      	str	r5, [r4, #20]
 800473c:	9e01      	ldr	r6, [sp, #4]
 800473e:	1aed      	subs	r5, r5, r3
 8004740:	60a5      	str	r5, [r4, #8]
 8004742:	9b01      	ldr	r3, [sp, #4]
 8004744:	429e      	cmp	r6, r3
 8004746:	d900      	bls.n	800474a <__ssputs_r+0x8e>
 8004748:	9e01      	ldr	r6, [sp, #4]
 800474a:	0032      	movs	r2, r6
 800474c:	9903      	ldr	r1, [sp, #12]
 800474e:	6820      	ldr	r0, [r4, #0]
 8004750:	f000 faac 	bl	8004cac <memmove>
 8004754:	68a3      	ldr	r3, [r4, #8]
 8004756:	2000      	movs	r0, #0
 8004758:	1b9b      	subs	r3, r3, r6
 800475a:	60a3      	str	r3, [r4, #8]
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	199e      	adds	r6, r3, r6
 8004760:	6026      	str	r6, [r4, #0]
 8004762:	e7da      	b.n	800471a <__ssputs_r+0x5e>
 8004764:	002a      	movs	r2, r5
 8004766:	0038      	movs	r0, r7
 8004768:	f000 fb96 	bl	8004e98 <_realloc_r>
 800476c:	1e06      	subs	r6, r0, #0
 800476e:	d1e0      	bne.n	8004732 <__ssputs_r+0x76>
 8004770:	0038      	movs	r0, r7
 8004772:	6921      	ldr	r1, [r4, #16]
 8004774:	f000 faae 	bl	8004cd4 <_free_r>
 8004778:	e7c7      	b.n	800470a <__ssputs_r+0x4e>
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	fffffb7f 	.word	0xfffffb7f

08004780 <_svfiprintf_r>:
 8004780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004782:	b0a1      	sub	sp, #132	; 0x84
 8004784:	9003      	str	r0, [sp, #12]
 8004786:	001d      	movs	r5, r3
 8004788:	898b      	ldrh	r3, [r1, #12]
 800478a:	000f      	movs	r7, r1
 800478c:	0016      	movs	r6, r2
 800478e:	061b      	lsls	r3, r3, #24
 8004790:	d511      	bpl.n	80047b6 <_svfiprintf_r+0x36>
 8004792:	690b      	ldr	r3, [r1, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10e      	bne.n	80047b6 <_svfiprintf_r+0x36>
 8004798:	2140      	movs	r1, #64	; 0x40
 800479a:	f000 fb07 	bl	8004dac <_malloc_r>
 800479e:	6038      	str	r0, [r7, #0]
 80047a0:	6138      	str	r0, [r7, #16]
 80047a2:	2800      	cmp	r0, #0
 80047a4:	d105      	bne.n	80047b2 <_svfiprintf_r+0x32>
 80047a6:	230c      	movs	r3, #12
 80047a8:	9a03      	ldr	r2, [sp, #12]
 80047aa:	3801      	subs	r0, #1
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	b021      	add	sp, #132	; 0x84
 80047b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047b2:	2340      	movs	r3, #64	; 0x40
 80047b4:	617b      	str	r3, [r7, #20]
 80047b6:	2300      	movs	r3, #0
 80047b8:	ac08      	add	r4, sp, #32
 80047ba:	6163      	str	r3, [r4, #20]
 80047bc:	3320      	adds	r3, #32
 80047be:	7663      	strb	r3, [r4, #25]
 80047c0:	3310      	adds	r3, #16
 80047c2:	76a3      	strb	r3, [r4, #26]
 80047c4:	9507      	str	r5, [sp, #28]
 80047c6:	0035      	movs	r5, r6
 80047c8:	782b      	ldrb	r3, [r5, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <_svfiprintf_r+0x52>
 80047ce:	2b25      	cmp	r3, #37	; 0x25
 80047d0:	d147      	bne.n	8004862 <_svfiprintf_r+0xe2>
 80047d2:	1bab      	subs	r3, r5, r6
 80047d4:	9305      	str	r3, [sp, #20]
 80047d6:	42b5      	cmp	r5, r6
 80047d8:	d00c      	beq.n	80047f4 <_svfiprintf_r+0x74>
 80047da:	0032      	movs	r2, r6
 80047dc:	0039      	movs	r1, r7
 80047de:	9803      	ldr	r0, [sp, #12]
 80047e0:	f7ff ff6c 	bl	80046bc <__ssputs_r>
 80047e4:	1c43      	adds	r3, r0, #1
 80047e6:	d100      	bne.n	80047ea <_svfiprintf_r+0x6a>
 80047e8:	e0ae      	b.n	8004948 <_svfiprintf_r+0x1c8>
 80047ea:	6962      	ldr	r2, [r4, #20]
 80047ec:	9b05      	ldr	r3, [sp, #20]
 80047ee:	4694      	mov	ip, r2
 80047f0:	4463      	add	r3, ip
 80047f2:	6163      	str	r3, [r4, #20]
 80047f4:	782b      	ldrb	r3, [r5, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d100      	bne.n	80047fc <_svfiprintf_r+0x7c>
 80047fa:	e0a5      	b.n	8004948 <_svfiprintf_r+0x1c8>
 80047fc:	2201      	movs	r2, #1
 80047fe:	2300      	movs	r3, #0
 8004800:	4252      	negs	r2, r2
 8004802:	6062      	str	r2, [r4, #4]
 8004804:	a904      	add	r1, sp, #16
 8004806:	3254      	adds	r2, #84	; 0x54
 8004808:	1852      	adds	r2, r2, r1
 800480a:	1c6e      	adds	r6, r5, #1
 800480c:	6023      	str	r3, [r4, #0]
 800480e:	60e3      	str	r3, [r4, #12]
 8004810:	60a3      	str	r3, [r4, #8]
 8004812:	7013      	strb	r3, [r2, #0]
 8004814:	65a3      	str	r3, [r4, #88]	; 0x58
 8004816:	2205      	movs	r2, #5
 8004818:	7831      	ldrb	r1, [r6, #0]
 800481a:	4854      	ldr	r0, [pc, #336]	; (800496c <_svfiprintf_r+0x1ec>)
 800481c:	f000 fa32 	bl	8004c84 <memchr>
 8004820:	1c75      	adds	r5, r6, #1
 8004822:	2800      	cmp	r0, #0
 8004824:	d11f      	bne.n	8004866 <_svfiprintf_r+0xe6>
 8004826:	6822      	ldr	r2, [r4, #0]
 8004828:	06d3      	lsls	r3, r2, #27
 800482a:	d504      	bpl.n	8004836 <_svfiprintf_r+0xb6>
 800482c:	2353      	movs	r3, #83	; 0x53
 800482e:	a904      	add	r1, sp, #16
 8004830:	185b      	adds	r3, r3, r1
 8004832:	2120      	movs	r1, #32
 8004834:	7019      	strb	r1, [r3, #0]
 8004836:	0713      	lsls	r3, r2, #28
 8004838:	d504      	bpl.n	8004844 <_svfiprintf_r+0xc4>
 800483a:	2353      	movs	r3, #83	; 0x53
 800483c:	a904      	add	r1, sp, #16
 800483e:	185b      	adds	r3, r3, r1
 8004840:	212b      	movs	r1, #43	; 0x2b
 8004842:	7019      	strb	r1, [r3, #0]
 8004844:	7833      	ldrb	r3, [r6, #0]
 8004846:	2b2a      	cmp	r3, #42	; 0x2a
 8004848:	d016      	beq.n	8004878 <_svfiprintf_r+0xf8>
 800484a:	0035      	movs	r5, r6
 800484c:	2100      	movs	r1, #0
 800484e:	200a      	movs	r0, #10
 8004850:	68e3      	ldr	r3, [r4, #12]
 8004852:	782a      	ldrb	r2, [r5, #0]
 8004854:	1c6e      	adds	r6, r5, #1
 8004856:	3a30      	subs	r2, #48	; 0x30
 8004858:	2a09      	cmp	r2, #9
 800485a:	d94e      	bls.n	80048fa <_svfiprintf_r+0x17a>
 800485c:	2900      	cmp	r1, #0
 800485e:	d111      	bne.n	8004884 <_svfiprintf_r+0x104>
 8004860:	e017      	b.n	8004892 <_svfiprintf_r+0x112>
 8004862:	3501      	adds	r5, #1
 8004864:	e7b0      	b.n	80047c8 <_svfiprintf_r+0x48>
 8004866:	4b41      	ldr	r3, [pc, #260]	; (800496c <_svfiprintf_r+0x1ec>)
 8004868:	6822      	ldr	r2, [r4, #0]
 800486a:	1ac0      	subs	r0, r0, r3
 800486c:	2301      	movs	r3, #1
 800486e:	4083      	lsls	r3, r0
 8004870:	4313      	orrs	r3, r2
 8004872:	002e      	movs	r6, r5
 8004874:	6023      	str	r3, [r4, #0]
 8004876:	e7ce      	b.n	8004816 <_svfiprintf_r+0x96>
 8004878:	9b07      	ldr	r3, [sp, #28]
 800487a:	1d19      	adds	r1, r3, #4
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	9107      	str	r1, [sp, #28]
 8004880:	2b00      	cmp	r3, #0
 8004882:	db01      	blt.n	8004888 <_svfiprintf_r+0x108>
 8004884:	930b      	str	r3, [sp, #44]	; 0x2c
 8004886:	e004      	b.n	8004892 <_svfiprintf_r+0x112>
 8004888:	425b      	negs	r3, r3
 800488a:	60e3      	str	r3, [r4, #12]
 800488c:	2302      	movs	r3, #2
 800488e:	4313      	orrs	r3, r2
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	782b      	ldrb	r3, [r5, #0]
 8004894:	2b2e      	cmp	r3, #46	; 0x2e
 8004896:	d10a      	bne.n	80048ae <_svfiprintf_r+0x12e>
 8004898:	786b      	ldrb	r3, [r5, #1]
 800489a:	2b2a      	cmp	r3, #42	; 0x2a
 800489c:	d135      	bne.n	800490a <_svfiprintf_r+0x18a>
 800489e:	9b07      	ldr	r3, [sp, #28]
 80048a0:	3502      	adds	r5, #2
 80048a2:	1d1a      	adds	r2, r3, #4
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	9207      	str	r2, [sp, #28]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	db2b      	blt.n	8004904 <_svfiprintf_r+0x184>
 80048ac:	9309      	str	r3, [sp, #36]	; 0x24
 80048ae:	4e30      	ldr	r6, [pc, #192]	; (8004970 <_svfiprintf_r+0x1f0>)
 80048b0:	2203      	movs	r2, #3
 80048b2:	0030      	movs	r0, r6
 80048b4:	7829      	ldrb	r1, [r5, #0]
 80048b6:	f000 f9e5 	bl	8004c84 <memchr>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	d006      	beq.n	80048cc <_svfiprintf_r+0x14c>
 80048be:	2340      	movs	r3, #64	; 0x40
 80048c0:	1b80      	subs	r0, r0, r6
 80048c2:	4083      	lsls	r3, r0
 80048c4:	6822      	ldr	r2, [r4, #0]
 80048c6:	3501      	adds	r5, #1
 80048c8:	4313      	orrs	r3, r2
 80048ca:	6023      	str	r3, [r4, #0]
 80048cc:	7829      	ldrb	r1, [r5, #0]
 80048ce:	2206      	movs	r2, #6
 80048d0:	4828      	ldr	r0, [pc, #160]	; (8004974 <_svfiprintf_r+0x1f4>)
 80048d2:	1c6e      	adds	r6, r5, #1
 80048d4:	7621      	strb	r1, [r4, #24]
 80048d6:	f000 f9d5 	bl	8004c84 <memchr>
 80048da:	2800      	cmp	r0, #0
 80048dc:	d03c      	beq.n	8004958 <_svfiprintf_r+0x1d8>
 80048de:	4b26      	ldr	r3, [pc, #152]	; (8004978 <_svfiprintf_r+0x1f8>)
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d125      	bne.n	8004930 <_svfiprintf_r+0x1b0>
 80048e4:	2207      	movs	r2, #7
 80048e6:	9b07      	ldr	r3, [sp, #28]
 80048e8:	3307      	adds	r3, #7
 80048ea:	4393      	bics	r3, r2
 80048ec:	3308      	adds	r3, #8
 80048ee:	9307      	str	r3, [sp, #28]
 80048f0:	6963      	ldr	r3, [r4, #20]
 80048f2:	9a04      	ldr	r2, [sp, #16]
 80048f4:	189b      	adds	r3, r3, r2
 80048f6:	6163      	str	r3, [r4, #20]
 80048f8:	e765      	b.n	80047c6 <_svfiprintf_r+0x46>
 80048fa:	4343      	muls	r3, r0
 80048fc:	0035      	movs	r5, r6
 80048fe:	2101      	movs	r1, #1
 8004900:	189b      	adds	r3, r3, r2
 8004902:	e7a6      	b.n	8004852 <_svfiprintf_r+0xd2>
 8004904:	2301      	movs	r3, #1
 8004906:	425b      	negs	r3, r3
 8004908:	e7d0      	b.n	80048ac <_svfiprintf_r+0x12c>
 800490a:	2300      	movs	r3, #0
 800490c:	200a      	movs	r0, #10
 800490e:	001a      	movs	r2, r3
 8004910:	3501      	adds	r5, #1
 8004912:	6063      	str	r3, [r4, #4]
 8004914:	7829      	ldrb	r1, [r5, #0]
 8004916:	1c6e      	adds	r6, r5, #1
 8004918:	3930      	subs	r1, #48	; 0x30
 800491a:	2909      	cmp	r1, #9
 800491c:	d903      	bls.n	8004926 <_svfiprintf_r+0x1a6>
 800491e:	2b00      	cmp	r3, #0
 8004920:	d0c5      	beq.n	80048ae <_svfiprintf_r+0x12e>
 8004922:	9209      	str	r2, [sp, #36]	; 0x24
 8004924:	e7c3      	b.n	80048ae <_svfiprintf_r+0x12e>
 8004926:	4342      	muls	r2, r0
 8004928:	0035      	movs	r5, r6
 800492a:	2301      	movs	r3, #1
 800492c:	1852      	adds	r2, r2, r1
 800492e:	e7f1      	b.n	8004914 <_svfiprintf_r+0x194>
 8004930:	ab07      	add	r3, sp, #28
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	003a      	movs	r2, r7
 8004936:	0021      	movs	r1, r4
 8004938:	4b10      	ldr	r3, [pc, #64]	; (800497c <_svfiprintf_r+0x1fc>)
 800493a:	9803      	ldr	r0, [sp, #12]
 800493c:	e000      	b.n	8004940 <_svfiprintf_r+0x1c0>
 800493e:	bf00      	nop
 8004940:	9004      	str	r0, [sp, #16]
 8004942:	9b04      	ldr	r3, [sp, #16]
 8004944:	3301      	adds	r3, #1
 8004946:	d1d3      	bne.n	80048f0 <_svfiprintf_r+0x170>
 8004948:	89bb      	ldrh	r3, [r7, #12]
 800494a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800494c:	065b      	lsls	r3, r3, #25
 800494e:	d400      	bmi.n	8004952 <_svfiprintf_r+0x1d2>
 8004950:	e72d      	b.n	80047ae <_svfiprintf_r+0x2e>
 8004952:	2001      	movs	r0, #1
 8004954:	4240      	negs	r0, r0
 8004956:	e72a      	b.n	80047ae <_svfiprintf_r+0x2e>
 8004958:	ab07      	add	r3, sp, #28
 800495a:	9300      	str	r3, [sp, #0]
 800495c:	003a      	movs	r2, r7
 800495e:	0021      	movs	r1, r4
 8004960:	4b06      	ldr	r3, [pc, #24]	; (800497c <_svfiprintf_r+0x1fc>)
 8004962:	9803      	ldr	r0, [sp, #12]
 8004964:	f000 f87c 	bl	8004a60 <_printf_i>
 8004968:	e7ea      	b.n	8004940 <_svfiprintf_r+0x1c0>
 800496a:	46c0      	nop			; (mov r8, r8)
 800496c:	08004fc4 	.word	0x08004fc4
 8004970:	08004fca 	.word	0x08004fca
 8004974:	08004fce 	.word	0x08004fce
 8004978:	00000000 	.word	0x00000000
 800497c:	080046bd 	.word	0x080046bd

08004980 <_printf_common>:
 8004980:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004982:	0015      	movs	r5, r2
 8004984:	9301      	str	r3, [sp, #4]
 8004986:	688a      	ldr	r2, [r1, #8]
 8004988:	690b      	ldr	r3, [r1, #16]
 800498a:	000c      	movs	r4, r1
 800498c:	9000      	str	r0, [sp, #0]
 800498e:	4293      	cmp	r3, r2
 8004990:	da00      	bge.n	8004994 <_printf_common+0x14>
 8004992:	0013      	movs	r3, r2
 8004994:	0022      	movs	r2, r4
 8004996:	602b      	str	r3, [r5, #0]
 8004998:	3243      	adds	r2, #67	; 0x43
 800499a:	7812      	ldrb	r2, [r2, #0]
 800499c:	2a00      	cmp	r2, #0
 800499e:	d001      	beq.n	80049a4 <_printf_common+0x24>
 80049a0:	3301      	adds	r3, #1
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	069b      	lsls	r3, r3, #26
 80049a8:	d502      	bpl.n	80049b0 <_printf_common+0x30>
 80049aa:	682b      	ldr	r3, [r5, #0]
 80049ac:	3302      	adds	r3, #2
 80049ae:	602b      	str	r3, [r5, #0]
 80049b0:	6822      	ldr	r2, [r4, #0]
 80049b2:	2306      	movs	r3, #6
 80049b4:	0017      	movs	r7, r2
 80049b6:	401f      	ands	r7, r3
 80049b8:	421a      	tst	r2, r3
 80049ba:	d027      	beq.n	8004a0c <_printf_common+0x8c>
 80049bc:	0023      	movs	r3, r4
 80049be:	3343      	adds	r3, #67	; 0x43
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	1e5a      	subs	r2, r3, #1
 80049c4:	4193      	sbcs	r3, r2
 80049c6:	6822      	ldr	r2, [r4, #0]
 80049c8:	0692      	lsls	r2, r2, #26
 80049ca:	d430      	bmi.n	8004a2e <_printf_common+0xae>
 80049cc:	0022      	movs	r2, r4
 80049ce:	9901      	ldr	r1, [sp, #4]
 80049d0:	9800      	ldr	r0, [sp, #0]
 80049d2:	9e08      	ldr	r6, [sp, #32]
 80049d4:	3243      	adds	r2, #67	; 0x43
 80049d6:	47b0      	blx	r6
 80049d8:	1c43      	adds	r3, r0, #1
 80049da:	d025      	beq.n	8004a28 <_printf_common+0xa8>
 80049dc:	2306      	movs	r3, #6
 80049de:	6820      	ldr	r0, [r4, #0]
 80049e0:	682a      	ldr	r2, [r5, #0]
 80049e2:	68e1      	ldr	r1, [r4, #12]
 80049e4:	2500      	movs	r5, #0
 80049e6:	4003      	ands	r3, r0
 80049e8:	2b04      	cmp	r3, #4
 80049ea:	d103      	bne.n	80049f4 <_printf_common+0x74>
 80049ec:	1a8d      	subs	r5, r1, r2
 80049ee:	43eb      	mvns	r3, r5
 80049f0:	17db      	asrs	r3, r3, #31
 80049f2:	401d      	ands	r5, r3
 80049f4:	68a3      	ldr	r3, [r4, #8]
 80049f6:	6922      	ldr	r2, [r4, #16]
 80049f8:	4293      	cmp	r3, r2
 80049fa:	dd01      	ble.n	8004a00 <_printf_common+0x80>
 80049fc:	1a9b      	subs	r3, r3, r2
 80049fe:	18ed      	adds	r5, r5, r3
 8004a00:	2700      	movs	r7, #0
 8004a02:	42bd      	cmp	r5, r7
 8004a04:	d120      	bne.n	8004a48 <_printf_common+0xc8>
 8004a06:	2000      	movs	r0, #0
 8004a08:	e010      	b.n	8004a2c <_printf_common+0xac>
 8004a0a:	3701      	adds	r7, #1
 8004a0c:	68e3      	ldr	r3, [r4, #12]
 8004a0e:	682a      	ldr	r2, [r5, #0]
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	42bb      	cmp	r3, r7
 8004a14:	ddd2      	ble.n	80049bc <_printf_common+0x3c>
 8004a16:	0022      	movs	r2, r4
 8004a18:	2301      	movs	r3, #1
 8004a1a:	9901      	ldr	r1, [sp, #4]
 8004a1c:	9800      	ldr	r0, [sp, #0]
 8004a1e:	9e08      	ldr	r6, [sp, #32]
 8004a20:	3219      	adds	r2, #25
 8004a22:	47b0      	blx	r6
 8004a24:	1c43      	adds	r3, r0, #1
 8004a26:	d1f0      	bne.n	8004a0a <_printf_common+0x8a>
 8004a28:	2001      	movs	r0, #1
 8004a2a:	4240      	negs	r0, r0
 8004a2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a2e:	2030      	movs	r0, #48	; 0x30
 8004a30:	18e1      	adds	r1, r4, r3
 8004a32:	3143      	adds	r1, #67	; 0x43
 8004a34:	7008      	strb	r0, [r1, #0]
 8004a36:	0021      	movs	r1, r4
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	3145      	adds	r1, #69	; 0x45
 8004a3c:	7809      	ldrb	r1, [r1, #0]
 8004a3e:	18a2      	adds	r2, r4, r2
 8004a40:	3243      	adds	r2, #67	; 0x43
 8004a42:	3302      	adds	r3, #2
 8004a44:	7011      	strb	r1, [r2, #0]
 8004a46:	e7c1      	b.n	80049cc <_printf_common+0x4c>
 8004a48:	0022      	movs	r2, r4
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	9901      	ldr	r1, [sp, #4]
 8004a4e:	9800      	ldr	r0, [sp, #0]
 8004a50:	9e08      	ldr	r6, [sp, #32]
 8004a52:	321a      	adds	r2, #26
 8004a54:	47b0      	blx	r6
 8004a56:	1c43      	adds	r3, r0, #1
 8004a58:	d0e6      	beq.n	8004a28 <_printf_common+0xa8>
 8004a5a:	3701      	adds	r7, #1
 8004a5c:	e7d1      	b.n	8004a02 <_printf_common+0x82>
	...

08004a60 <_printf_i>:
 8004a60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a62:	b08b      	sub	sp, #44	; 0x2c
 8004a64:	9206      	str	r2, [sp, #24]
 8004a66:	000a      	movs	r2, r1
 8004a68:	3243      	adds	r2, #67	; 0x43
 8004a6a:	9307      	str	r3, [sp, #28]
 8004a6c:	9005      	str	r0, [sp, #20]
 8004a6e:	9204      	str	r2, [sp, #16]
 8004a70:	7e0a      	ldrb	r2, [r1, #24]
 8004a72:	000c      	movs	r4, r1
 8004a74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004a76:	2a78      	cmp	r2, #120	; 0x78
 8004a78:	d807      	bhi.n	8004a8a <_printf_i+0x2a>
 8004a7a:	2a62      	cmp	r2, #98	; 0x62
 8004a7c:	d809      	bhi.n	8004a92 <_printf_i+0x32>
 8004a7e:	2a00      	cmp	r2, #0
 8004a80:	d100      	bne.n	8004a84 <_printf_i+0x24>
 8004a82:	e0c1      	b.n	8004c08 <_printf_i+0x1a8>
 8004a84:	2a58      	cmp	r2, #88	; 0x58
 8004a86:	d100      	bne.n	8004a8a <_printf_i+0x2a>
 8004a88:	e08c      	b.n	8004ba4 <_printf_i+0x144>
 8004a8a:	0026      	movs	r6, r4
 8004a8c:	3642      	adds	r6, #66	; 0x42
 8004a8e:	7032      	strb	r2, [r6, #0]
 8004a90:	e022      	b.n	8004ad8 <_printf_i+0x78>
 8004a92:	0010      	movs	r0, r2
 8004a94:	3863      	subs	r0, #99	; 0x63
 8004a96:	2815      	cmp	r0, #21
 8004a98:	d8f7      	bhi.n	8004a8a <_printf_i+0x2a>
 8004a9a:	f7fb fb35 	bl	8000108 <__gnu_thumb1_case_shi>
 8004a9e:	0016      	.short	0x0016
 8004aa0:	fff6001f 	.word	0xfff6001f
 8004aa4:	fff6fff6 	.word	0xfff6fff6
 8004aa8:	001ffff6 	.word	0x001ffff6
 8004aac:	fff6fff6 	.word	0xfff6fff6
 8004ab0:	fff6fff6 	.word	0xfff6fff6
 8004ab4:	003600a8 	.word	0x003600a8
 8004ab8:	fff6009a 	.word	0xfff6009a
 8004abc:	00b9fff6 	.word	0x00b9fff6
 8004ac0:	0036fff6 	.word	0x0036fff6
 8004ac4:	fff6fff6 	.word	0xfff6fff6
 8004ac8:	009e      	.short	0x009e
 8004aca:	0026      	movs	r6, r4
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	3642      	adds	r6, #66	; 0x42
 8004ad0:	1d11      	adds	r1, r2, #4
 8004ad2:	6019      	str	r1, [r3, #0]
 8004ad4:	6813      	ldr	r3, [r2, #0]
 8004ad6:	7033      	strb	r3, [r6, #0]
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e0a7      	b.n	8004c2c <_printf_i+0x1cc>
 8004adc:	6808      	ldr	r0, [r1, #0]
 8004ade:	6819      	ldr	r1, [r3, #0]
 8004ae0:	1d0a      	adds	r2, r1, #4
 8004ae2:	0605      	lsls	r5, r0, #24
 8004ae4:	d50b      	bpl.n	8004afe <_printf_i+0x9e>
 8004ae6:	680d      	ldr	r5, [r1, #0]
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	2d00      	cmp	r5, #0
 8004aec:	da03      	bge.n	8004af6 <_printf_i+0x96>
 8004aee:	232d      	movs	r3, #45	; 0x2d
 8004af0:	9a04      	ldr	r2, [sp, #16]
 8004af2:	426d      	negs	r5, r5
 8004af4:	7013      	strb	r3, [r2, #0]
 8004af6:	4b61      	ldr	r3, [pc, #388]	; (8004c7c <_printf_i+0x21c>)
 8004af8:	270a      	movs	r7, #10
 8004afa:	9303      	str	r3, [sp, #12]
 8004afc:	e01b      	b.n	8004b36 <_printf_i+0xd6>
 8004afe:	680d      	ldr	r5, [r1, #0]
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	0641      	lsls	r1, r0, #25
 8004b04:	d5f1      	bpl.n	8004aea <_printf_i+0x8a>
 8004b06:	b22d      	sxth	r5, r5
 8004b08:	e7ef      	b.n	8004aea <_printf_i+0x8a>
 8004b0a:	680d      	ldr	r5, [r1, #0]
 8004b0c:	6819      	ldr	r1, [r3, #0]
 8004b0e:	1d08      	adds	r0, r1, #4
 8004b10:	6018      	str	r0, [r3, #0]
 8004b12:	062e      	lsls	r6, r5, #24
 8004b14:	d501      	bpl.n	8004b1a <_printf_i+0xba>
 8004b16:	680d      	ldr	r5, [r1, #0]
 8004b18:	e003      	b.n	8004b22 <_printf_i+0xc2>
 8004b1a:	066d      	lsls	r5, r5, #25
 8004b1c:	d5fb      	bpl.n	8004b16 <_printf_i+0xb6>
 8004b1e:	680d      	ldr	r5, [r1, #0]
 8004b20:	b2ad      	uxth	r5, r5
 8004b22:	4b56      	ldr	r3, [pc, #344]	; (8004c7c <_printf_i+0x21c>)
 8004b24:	2708      	movs	r7, #8
 8004b26:	9303      	str	r3, [sp, #12]
 8004b28:	2a6f      	cmp	r2, #111	; 0x6f
 8004b2a:	d000      	beq.n	8004b2e <_printf_i+0xce>
 8004b2c:	3702      	adds	r7, #2
 8004b2e:	0023      	movs	r3, r4
 8004b30:	2200      	movs	r2, #0
 8004b32:	3343      	adds	r3, #67	; 0x43
 8004b34:	701a      	strb	r2, [r3, #0]
 8004b36:	6863      	ldr	r3, [r4, #4]
 8004b38:	60a3      	str	r3, [r4, #8]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	db03      	blt.n	8004b46 <_printf_i+0xe6>
 8004b3e:	2204      	movs	r2, #4
 8004b40:	6821      	ldr	r1, [r4, #0]
 8004b42:	4391      	bics	r1, r2
 8004b44:	6021      	str	r1, [r4, #0]
 8004b46:	2d00      	cmp	r5, #0
 8004b48:	d102      	bne.n	8004b50 <_printf_i+0xf0>
 8004b4a:	9e04      	ldr	r6, [sp, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00c      	beq.n	8004b6a <_printf_i+0x10a>
 8004b50:	9e04      	ldr	r6, [sp, #16]
 8004b52:	0028      	movs	r0, r5
 8004b54:	0039      	movs	r1, r7
 8004b56:	f7fb fb67 	bl	8000228 <__aeabi_uidivmod>
 8004b5a:	9b03      	ldr	r3, [sp, #12]
 8004b5c:	3e01      	subs	r6, #1
 8004b5e:	5c5b      	ldrb	r3, [r3, r1]
 8004b60:	7033      	strb	r3, [r6, #0]
 8004b62:	002b      	movs	r3, r5
 8004b64:	0005      	movs	r5, r0
 8004b66:	429f      	cmp	r7, r3
 8004b68:	d9f3      	bls.n	8004b52 <_printf_i+0xf2>
 8004b6a:	2f08      	cmp	r7, #8
 8004b6c:	d109      	bne.n	8004b82 <_printf_i+0x122>
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	07db      	lsls	r3, r3, #31
 8004b72:	d506      	bpl.n	8004b82 <_printf_i+0x122>
 8004b74:	6863      	ldr	r3, [r4, #4]
 8004b76:	6922      	ldr	r2, [r4, #16]
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	dc02      	bgt.n	8004b82 <_printf_i+0x122>
 8004b7c:	2330      	movs	r3, #48	; 0x30
 8004b7e:	3e01      	subs	r6, #1
 8004b80:	7033      	strb	r3, [r6, #0]
 8004b82:	9b04      	ldr	r3, [sp, #16]
 8004b84:	1b9b      	subs	r3, r3, r6
 8004b86:	6123      	str	r3, [r4, #16]
 8004b88:	9b07      	ldr	r3, [sp, #28]
 8004b8a:	0021      	movs	r1, r4
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	9805      	ldr	r0, [sp, #20]
 8004b90:	9b06      	ldr	r3, [sp, #24]
 8004b92:	aa09      	add	r2, sp, #36	; 0x24
 8004b94:	f7ff fef4 	bl	8004980 <_printf_common>
 8004b98:	1c43      	adds	r3, r0, #1
 8004b9a:	d14c      	bne.n	8004c36 <_printf_i+0x1d6>
 8004b9c:	2001      	movs	r0, #1
 8004b9e:	4240      	negs	r0, r0
 8004ba0:	b00b      	add	sp, #44	; 0x2c
 8004ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ba4:	3145      	adds	r1, #69	; 0x45
 8004ba6:	700a      	strb	r2, [r1, #0]
 8004ba8:	4a34      	ldr	r2, [pc, #208]	; (8004c7c <_printf_i+0x21c>)
 8004baa:	9203      	str	r2, [sp, #12]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	6821      	ldr	r1, [r4, #0]
 8004bb0:	ca20      	ldmia	r2!, {r5}
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	0608      	lsls	r0, r1, #24
 8004bb6:	d516      	bpl.n	8004be6 <_printf_i+0x186>
 8004bb8:	07cb      	lsls	r3, r1, #31
 8004bba:	d502      	bpl.n	8004bc2 <_printf_i+0x162>
 8004bbc:	2320      	movs	r3, #32
 8004bbe:	4319      	orrs	r1, r3
 8004bc0:	6021      	str	r1, [r4, #0]
 8004bc2:	2710      	movs	r7, #16
 8004bc4:	2d00      	cmp	r5, #0
 8004bc6:	d1b2      	bne.n	8004b2e <_printf_i+0xce>
 8004bc8:	2320      	movs	r3, #32
 8004bca:	6822      	ldr	r2, [r4, #0]
 8004bcc:	439a      	bics	r2, r3
 8004bce:	6022      	str	r2, [r4, #0]
 8004bd0:	e7ad      	b.n	8004b2e <_printf_i+0xce>
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	6809      	ldr	r1, [r1, #0]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	6022      	str	r2, [r4, #0]
 8004bda:	0022      	movs	r2, r4
 8004bdc:	2178      	movs	r1, #120	; 0x78
 8004bde:	3245      	adds	r2, #69	; 0x45
 8004be0:	7011      	strb	r1, [r2, #0]
 8004be2:	4a27      	ldr	r2, [pc, #156]	; (8004c80 <_printf_i+0x220>)
 8004be4:	e7e1      	b.n	8004baa <_printf_i+0x14a>
 8004be6:	0648      	lsls	r0, r1, #25
 8004be8:	d5e6      	bpl.n	8004bb8 <_printf_i+0x158>
 8004bea:	b2ad      	uxth	r5, r5
 8004bec:	e7e4      	b.n	8004bb8 <_printf_i+0x158>
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	680d      	ldr	r5, [r1, #0]
 8004bf2:	1d10      	adds	r0, r2, #4
 8004bf4:	6949      	ldr	r1, [r1, #20]
 8004bf6:	6018      	str	r0, [r3, #0]
 8004bf8:	6813      	ldr	r3, [r2, #0]
 8004bfa:	062e      	lsls	r6, r5, #24
 8004bfc:	d501      	bpl.n	8004c02 <_printf_i+0x1a2>
 8004bfe:	6019      	str	r1, [r3, #0]
 8004c00:	e002      	b.n	8004c08 <_printf_i+0x1a8>
 8004c02:	066d      	lsls	r5, r5, #25
 8004c04:	d5fb      	bpl.n	8004bfe <_printf_i+0x19e>
 8004c06:	8019      	strh	r1, [r3, #0]
 8004c08:	2300      	movs	r3, #0
 8004c0a:	9e04      	ldr	r6, [sp, #16]
 8004c0c:	6123      	str	r3, [r4, #16]
 8004c0e:	e7bb      	b.n	8004b88 <_printf_i+0x128>
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	1d11      	adds	r1, r2, #4
 8004c14:	6019      	str	r1, [r3, #0]
 8004c16:	6816      	ldr	r6, [r2, #0]
 8004c18:	2100      	movs	r1, #0
 8004c1a:	0030      	movs	r0, r6
 8004c1c:	6862      	ldr	r2, [r4, #4]
 8004c1e:	f000 f831 	bl	8004c84 <memchr>
 8004c22:	2800      	cmp	r0, #0
 8004c24:	d001      	beq.n	8004c2a <_printf_i+0x1ca>
 8004c26:	1b80      	subs	r0, r0, r6
 8004c28:	6060      	str	r0, [r4, #4]
 8004c2a:	6863      	ldr	r3, [r4, #4]
 8004c2c:	6123      	str	r3, [r4, #16]
 8004c2e:	2300      	movs	r3, #0
 8004c30:	9a04      	ldr	r2, [sp, #16]
 8004c32:	7013      	strb	r3, [r2, #0]
 8004c34:	e7a8      	b.n	8004b88 <_printf_i+0x128>
 8004c36:	6923      	ldr	r3, [r4, #16]
 8004c38:	0032      	movs	r2, r6
 8004c3a:	9906      	ldr	r1, [sp, #24]
 8004c3c:	9805      	ldr	r0, [sp, #20]
 8004c3e:	9d07      	ldr	r5, [sp, #28]
 8004c40:	47a8      	blx	r5
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	d0aa      	beq.n	8004b9c <_printf_i+0x13c>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	079b      	lsls	r3, r3, #30
 8004c4a:	d415      	bmi.n	8004c78 <_printf_i+0x218>
 8004c4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c4e:	68e0      	ldr	r0, [r4, #12]
 8004c50:	4298      	cmp	r0, r3
 8004c52:	daa5      	bge.n	8004ba0 <_printf_i+0x140>
 8004c54:	0018      	movs	r0, r3
 8004c56:	e7a3      	b.n	8004ba0 <_printf_i+0x140>
 8004c58:	0022      	movs	r2, r4
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	9906      	ldr	r1, [sp, #24]
 8004c5e:	9805      	ldr	r0, [sp, #20]
 8004c60:	9e07      	ldr	r6, [sp, #28]
 8004c62:	3219      	adds	r2, #25
 8004c64:	47b0      	blx	r6
 8004c66:	1c43      	adds	r3, r0, #1
 8004c68:	d098      	beq.n	8004b9c <_printf_i+0x13c>
 8004c6a:	3501      	adds	r5, #1
 8004c6c:	68e3      	ldr	r3, [r4, #12]
 8004c6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	42ab      	cmp	r3, r5
 8004c74:	dcf0      	bgt.n	8004c58 <_printf_i+0x1f8>
 8004c76:	e7e9      	b.n	8004c4c <_printf_i+0x1ec>
 8004c78:	2500      	movs	r5, #0
 8004c7a:	e7f7      	b.n	8004c6c <_printf_i+0x20c>
 8004c7c:	08004fd5 	.word	0x08004fd5
 8004c80:	08004fe6 	.word	0x08004fe6

08004c84 <memchr>:
 8004c84:	b2c9      	uxtb	r1, r1
 8004c86:	1882      	adds	r2, r0, r2
 8004c88:	4290      	cmp	r0, r2
 8004c8a:	d101      	bne.n	8004c90 <memchr+0xc>
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	4770      	bx	lr
 8004c90:	7803      	ldrb	r3, [r0, #0]
 8004c92:	428b      	cmp	r3, r1
 8004c94:	d0fb      	beq.n	8004c8e <memchr+0xa>
 8004c96:	3001      	adds	r0, #1
 8004c98:	e7f6      	b.n	8004c88 <memchr+0x4>

08004c9a <memcpy>:
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	b510      	push	{r4, lr}
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d100      	bne.n	8004ca4 <memcpy+0xa>
 8004ca2:	bd10      	pop	{r4, pc}
 8004ca4:	5ccc      	ldrb	r4, [r1, r3]
 8004ca6:	54c4      	strb	r4, [r0, r3]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	e7f8      	b.n	8004c9e <memcpy+0x4>

08004cac <memmove>:
 8004cac:	b510      	push	{r4, lr}
 8004cae:	4288      	cmp	r0, r1
 8004cb0:	d902      	bls.n	8004cb8 <memmove+0xc>
 8004cb2:	188b      	adds	r3, r1, r2
 8004cb4:	4298      	cmp	r0, r3
 8004cb6:	d303      	bcc.n	8004cc0 <memmove+0x14>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	e007      	b.n	8004ccc <memmove+0x20>
 8004cbc:	5c8b      	ldrb	r3, [r1, r2]
 8004cbe:	5483      	strb	r3, [r0, r2]
 8004cc0:	3a01      	subs	r2, #1
 8004cc2:	d2fb      	bcs.n	8004cbc <memmove+0x10>
 8004cc4:	bd10      	pop	{r4, pc}
 8004cc6:	5ccc      	ldrb	r4, [r1, r3]
 8004cc8:	54c4      	strb	r4, [r0, r3]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d1fa      	bne.n	8004cc6 <memmove+0x1a>
 8004cd0:	e7f8      	b.n	8004cc4 <memmove+0x18>
	...

08004cd4 <_free_r>:
 8004cd4:	b570      	push	{r4, r5, r6, lr}
 8004cd6:	0005      	movs	r5, r0
 8004cd8:	2900      	cmp	r1, #0
 8004cda:	d010      	beq.n	8004cfe <_free_r+0x2a>
 8004cdc:	1f0c      	subs	r4, r1, #4
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	da00      	bge.n	8004ce6 <_free_r+0x12>
 8004ce4:	18e4      	adds	r4, r4, r3
 8004ce6:	0028      	movs	r0, r5
 8004ce8:	f000 f918 	bl	8004f1c <__malloc_lock>
 8004cec:	4a1d      	ldr	r2, [pc, #116]	; (8004d64 <_free_r+0x90>)
 8004cee:	6813      	ldr	r3, [r2, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <_free_r+0x2c>
 8004cf4:	6063      	str	r3, [r4, #4]
 8004cf6:	6014      	str	r4, [r2, #0]
 8004cf8:	0028      	movs	r0, r5
 8004cfa:	f000 f917 	bl	8004f2c <__malloc_unlock>
 8004cfe:	bd70      	pop	{r4, r5, r6, pc}
 8004d00:	42a3      	cmp	r3, r4
 8004d02:	d908      	bls.n	8004d16 <_free_r+0x42>
 8004d04:	6821      	ldr	r1, [r4, #0]
 8004d06:	1860      	adds	r0, r4, r1
 8004d08:	4283      	cmp	r3, r0
 8004d0a:	d1f3      	bne.n	8004cf4 <_free_r+0x20>
 8004d0c:	6818      	ldr	r0, [r3, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	1841      	adds	r1, r0, r1
 8004d12:	6021      	str	r1, [r4, #0]
 8004d14:	e7ee      	b.n	8004cf4 <_free_r+0x20>
 8004d16:	001a      	movs	r2, r3
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <_free_r+0x4e>
 8004d1e:	42a3      	cmp	r3, r4
 8004d20:	d9f9      	bls.n	8004d16 <_free_r+0x42>
 8004d22:	6811      	ldr	r1, [r2, #0]
 8004d24:	1850      	adds	r0, r2, r1
 8004d26:	42a0      	cmp	r0, r4
 8004d28:	d10b      	bne.n	8004d42 <_free_r+0x6e>
 8004d2a:	6820      	ldr	r0, [r4, #0]
 8004d2c:	1809      	adds	r1, r1, r0
 8004d2e:	1850      	adds	r0, r2, r1
 8004d30:	6011      	str	r1, [r2, #0]
 8004d32:	4283      	cmp	r3, r0
 8004d34:	d1e0      	bne.n	8004cf8 <_free_r+0x24>
 8004d36:	6818      	ldr	r0, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	1841      	adds	r1, r0, r1
 8004d3c:	6011      	str	r1, [r2, #0]
 8004d3e:	6053      	str	r3, [r2, #4]
 8004d40:	e7da      	b.n	8004cf8 <_free_r+0x24>
 8004d42:	42a0      	cmp	r0, r4
 8004d44:	d902      	bls.n	8004d4c <_free_r+0x78>
 8004d46:	230c      	movs	r3, #12
 8004d48:	602b      	str	r3, [r5, #0]
 8004d4a:	e7d5      	b.n	8004cf8 <_free_r+0x24>
 8004d4c:	6821      	ldr	r1, [r4, #0]
 8004d4e:	1860      	adds	r0, r4, r1
 8004d50:	4283      	cmp	r3, r0
 8004d52:	d103      	bne.n	8004d5c <_free_r+0x88>
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	1841      	adds	r1, r0, r1
 8004d5a:	6021      	str	r1, [r4, #0]
 8004d5c:	6063      	str	r3, [r4, #4]
 8004d5e:	6054      	str	r4, [r2, #4]
 8004d60:	e7ca      	b.n	8004cf8 <_free_r+0x24>
 8004d62:	46c0      	nop			; (mov r8, r8)
 8004d64:	20000244 	.word	0x20000244

08004d68 <sbrk_aligned>:
 8004d68:	b570      	push	{r4, r5, r6, lr}
 8004d6a:	4e0f      	ldr	r6, [pc, #60]	; (8004da8 <sbrk_aligned+0x40>)
 8004d6c:	000d      	movs	r5, r1
 8004d6e:	6831      	ldr	r1, [r6, #0]
 8004d70:	0004      	movs	r4, r0
 8004d72:	2900      	cmp	r1, #0
 8004d74:	d102      	bne.n	8004d7c <sbrk_aligned+0x14>
 8004d76:	f000 f8bf 	bl	8004ef8 <_sbrk_r>
 8004d7a:	6030      	str	r0, [r6, #0]
 8004d7c:	0029      	movs	r1, r5
 8004d7e:	0020      	movs	r0, r4
 8004d80:	f000 f8ba 	bl	8004ef8 <_sbrk_r>
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d00a      	beq.n	8004d9e <sbrk_aligned+0x36>
 8004d88:	2303      	movs	r3, #3
 8004d8a:	1cc5      	adds	r5, r0, #3
 8004d8c:	439d      	bics	r5, r3
 8004d8e:	42a8      	cmp	r0, r5
 8004d90:	d007      	beq.n	8004da2 <sbrk_aligned+0x3a>
 8004d92:	1a29      	subs	r1, r5, r0
 8004d94:	0020      	movs	r0, r4
 8004d96:	f000 f8af 	bl	8004ef8 <_sbrk_r>
 8004d9a:	1c43      	adds	r3, r0, #1
 8004d9c:	d101      	bne.n	8004da2 <sbrk_aligned+0x3a>
 8004d9e:	2501      	movs	r5, #1
 8004da0:	426d      	negs	r5, r5
 8004da2:	0028      	movs	r0, r5
 8004da4:	bd70      	pop	{r4, r5, r6, pc}
 8004da6:	46c0      	nop			; (mov r8, r8)
 8004da8:	20000248 	.word	0x20000248

08004dac <_malloc_r>:
 8004dac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dae:	2203      	movs	r2, #3
 8004db0:	1ccb      	adds	r3, r1, #3
 8004db2:	4393      	bics	r3, r2
 8004db4:	3308      	adds	r3, #8
 8004db6:	0006      	movs	r6, r0
 8004db8:	001f      	movs	r7, r3
 8004dba:	2b0c      	cmp	r3, #12
 8004dbc:	d232      	bcs.n	8004e24 <_malloc_r+0x78>
 8004dbe:	270c      	movs	r7, #12
 8004dc0:	42b9      	cmp	r1, r7
 8004dc2:	d831      	bhi.n	8004e28 <_malloc_r+0x7c>
 8004dc4:	0030      	movs	r0, r6
 8004dc6:	f000 f8a9 	bl	8004f1c <__malloc_lock>
 8004dca:	4d32      	ldr	r5, [pc, #200]	; (8004e94 <_malloc_r+0xe8>)
 8004dcc:	682b      	ldr	r3, [r5, #0]
 8004dce:	001c      	movs	r4, r3
 8004dd0:	2c00      	cmp	r4, #0
 8004dd2:	d12e      	bne.n	8004e32 <_malloc_r+0x86>
 8004dd4:	0039      	movs	r1, r7
 8004dd6:	0030      	movs	r0, r6
 8004dd8:	f7ff ffc6 	bl	8004d68 <sbrk_aligned>
 8004ddc:	0004      	movs	r4, r0
 8004dde:	1c43      	adds	r3, r0, #1
 8004de0:	d11e      	bne.n	8004e20 <_malloc_r+0x74>
 8004de2:	682c      	ldr	r4, [r5, #0]
 8004de4:	0025      	movs	r5, r4
 8004de6:	2d00      	cmp	r5, #0
 8004de8:	d14a      	bne.n	8004e80 <_malloc_r+0xd4>
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	0029      	movs	r1, r5
 8004dee:	18e3      	adds	r3, r4, r3
 8004df0:	0030      	movs	r0, r6
 8004df2:	9301      	str	r3, [sp, #4]
 8004df4:	f000 f880 	bl	8004ef8 <_sbrk_r>
 8004df8:	9b01      	ldr	r3, [sp, #4]
 8004dfa:	4283      	cmp	r3, r0
 8004dfc:	d143      	bne.n	8004e86 <_malloc_r+0xda>
 8004dfe:	6823      	ldr	r3, [r4, #0]
 8004e00:	3703      	adds	r7, #3
 8004e02:	1aff      	subs	r7, r7, r3
 8004e04:	2303      	movs	r3, #3
 8004e06:	439f      	bics	r7, r3
 8004e08:	3708      	adds	r7, #8
 8004e0a:	2f0c      	cmp	r7, #12
 8004e0c:	d200      	bcs.n	8004e10 <_malloc_r+0x64>
 8004e0e:	270c      	movs	r7, #12
 8004e10:	0039      	movs	r1, r7
 8004e12:	0030      	movs	r0, r6
 8004e14:	f7ff ffa8 	bl	8004d68 <sbrk_aligned>
 8004e18:	1c43      	adds	r3, r0, #1
 8004e1a:	d034      	beq.n	8004e86 <_malloc_r+0xda>
 8004e1c:	6823      	ldr	r3, [r4, #0]
 8004e1e:	19df      	adds	r7, r3, r7
 8004e20:	6027      	str	r7, [r4, #0]
 8004e22:	e013      	b.n	8004e4c <_malloc_r+0xa0>
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	dacb      	bge.n	8004dc0 <_malloc_r+0x14>
 8004e28:	230c      	movs	r3, #12
 8004e2a:	2500      	movs	r5, #0
 8004e2c:	6033      	str	r3, [r6, #0]
 8004e2e:	0028      	movs	r0, r5
 8004e30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e32:	6822      	ldr	r2, [r4, #0]
 8004e34:	1bd1      	subs	r1, r2, r7
 8004e36:	d420      	bmi.n	8004e7a <_malloc_r+0xce>
 8004e38:	290b      	cmp	r1, #11
 8004e3a:	d917      	bls.n	8004e6c <_malloc_r+0xc0>
 8004e3c:	19e2      	adds	r2, r4, r7
 8004e3e:	6027      	str	r7, [r4, #0]
 8004e40:	42a3      	cmp	r3, r4
 8004e42:	d111      	bne.n	8004e68 <_malloc_r+0xbc>
 8004e44:	602a      	str	r2, [r5, #0]
 8004e46:	6863      	ldr	r3, [r4, #4]
 8004e48:	6011      	str	r1, [r2, #0]
 8004e4a:	6053      	str	r3, [r2, #4]
 8004e4c:	0030      	movs	r0, r6
 8004e4e:	0025      	movs	r5, r4
 8004e50:	f000 f86c 	bl	8004f2c <__malloc_unlock>
 8004e54:	2207      	movs	r2, #7
 8004e56:	350b      	adds	r5, #11
 8004e58:	1d23      	adds	r3, r4, #4
 8004e5a:	4395      	bics	r5, r2
 8004e5c:	1aea      	subs	r2, r5, r3
 8004e5e:	429d      	cmp	r5, r3
 8004e60:	d0e5      	beq.n	8004e2e <_malloc_r+0x82>
 8004e62:	1b5b      	subs	r3, r3, r5
 8004e64:	50a3      	str	r3, [r4, r2]
 8004e66:	e7e2      	b.n	8004e2e <_malloc_r+0x82>
 8004e68:	605a      	str	r2, [r3, #4]
 8004e6a:	e7ec      	b.n	8004e46 <_malloc_r+0x9a>
 8004e6c:	6862      	ldr	r2, [r4, #4]
 8004e6e:	42a3      	cmp	r3, r4
 8004e70:	d101      	bne.n	8004e76 <_malloc_r+0xca>
 8004e72:	602a      	str	r2, [r5, #0]
 8004e74:	e7ea      	b.n	8004e4c <_malloc_r+0xa0>
 8004e76:	605a      	str	r2, [r3, #4]
 8004e78:	e7e8      	b.n	8004e4c <_malloc_r+0xa0>
 8004e7a:	0023      	movs	r3, r4
 8004e7c:	6864      	ldr	r4, [r4, #4]
 8004e7e:	e7a7      	b.n	8004dd0 <_malloc_r+0x24>
 8004e80:	002c      	movs	r4, r5
 8004e82:	686d      	ldr	r5, [r5, #4]
 8004e84:	e7af      	b.n	8004de6 <_malloc_r+0x3a>
 8004e86:	230c      	movs	r3, #12
 8004e88:	0030      	movs	r0, r6
 8004e8a:	6033      	str	r3, [r6, #0]
 8004e8c:	f000 f84e 	bl	8004f2c <__malloc_unlock>
 8004e90:	e7cd      	b.n	8004e2e <_malloc_r+0x82>
 8004e92:	46c0      	nop			; (mov r8, r8)
 8004e94:	20000244 	.word	0x20000244

08004e98 <_realloc_r>:
 8004e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e9a:	0007      	movs	r7, r0
 8004e9c:	000e      	movs	r6, r1
 8004e9e:	0014      	movs	r4, r2
 8004ea0:	2900      	cmp	r1, #0
 8004ea2:	d105      	bne.n	8004eb0 <_realloc_r+0x18>
 8004ea4:	0011      	movs	r1, r2
 8004ea6:	f7ff ff81 	bl	8004dac <_malloc_r>
 8004eaa:	0005      	movs	r5, r0
 8004eac:	0028      	movs	r0, r5
 8004eae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004eb0:	2a00      	cmp	r2, #0
 8004eb2:	d103      	bne.n	8004ebc <_realloc_r+0x24>
 8004eb4:	f7ff ff0e 	bl	8004cd4 <_free_r>
 8004eb8:	0025      	movs	r5, r4
 8004eba:	e7f7      	b.n	8004eac <_realloc_r+0x14>
 8004ebc:	f000 f83e 	bl	8004f3c <_malloc_usable_size_r>
 8004ec0:	9001      	str	r0, [sp, #4]
 8004ec2:	4284      	cmp	r4, r0
 8004ec4:	d803      	bhi.n	8004ece <_realloc_r+0x36>
 8004ec6:	0035      	movs	r5, r6
 8004ec8:	0843      	lsrs	r3, r0, #1
 8004eca:	42a3      	cmp	r3, r4
 8004ecc:	d3ee      	bcc.n	8004eac <_realloc_r+0x14>
 8004ece:	0021      	movs	r1, r4
 8004ed0:	0038      	movs	r0, r7
 8004ed2:	f7ff ff6b 	bl	8004dac <_malloc_r>
 8004ed6:	1e05      	subs	r5, r0, #0
 8004ed8:	d0e8      	beq.n	8004eac <_realloc_r+0x14>
 8004eda:	9b01      	ldr	r3, [sp, #4]
 8004edc:	0022      	movs	r2, r4
 8004ede:	429c      	cmp	r4, r3
 8004ee0:	d900      	bls.n	8004ee4 <_realloc_r+0x4c>
 8004ee2:	001a      	movs	r2, r3
 8004ee4:	0031      	movs	r1, r6
 8004ee6:	0028      	movs	r0, r5
 8004ee8:	f7ff fed7 	bl	8004c9a <memcpy>
 8004eec:	0031      	movs	r1, r6
 8004eee:	0038      	movs	r0, r7
 8004ef0:	f7ff fef0 	bl	8004cd4 <_free_r>
 8004ef4:	e7da      	b.n	8004eac <_realloc_r+0x14>
	...

08004ef8 <_sbrk_r>:
 8004ef8:	2300      	movs	r3, #0
 8004efa:	b570      	push	{r4, r5, r6, lr}
 8004efc:	4d06      	ldr	r5, [pc, #24]	; (8004f18 <_sbrk_r+0x20>)
 8004efe:	0004      	movs	r4, r0
 8004f00:	0008      	movs	r0, r1
 8004f02:	602b      	str	r3, [r5, #0]
 8004f04:	f7fb fe36 	bl	8000b74 <_sbrk>
 8004f08:	1c43      	adds	r3, r0, #1
 8004f0a:	d103      	bne.n	8004f14 <_sbrk_r+0x1c>
 8004f0c:	682b      	ldr	r3, [r5, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d000      	beq.n	8004f14 <_sbrk_r+0x1c>
 8004f12:	6023      	str	r3, [r4, #0]
 8004f14:	bd70      	pop	{r4, r5, r6, pc}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	2000024c 	.word	0x2000024c

08004f1c <__malloc_lock>:
 8004f1c:	b510      	push	{r4, lr}
 8004f1e:	4802      	ldr	r0, [pc, #8]	; (8004f28 <__malloc_lock+0xc>)
 8004f20:	f000 f814 	bl	8004f4c <__retarget_lock_acquire_recursive>
 8004f24:	bd10      	pop	{r4, pc}
 8004f26:	46c0      	nop			; (mov r8, r8)
 8004f28:	20000250 	.word	0x20000250

08004f2c <__malloc_unlock>:
 8004f2c:	b510      	push	{r4, lr}
 8004f2e:	4802      	ldr	r0, [pc, #8]	; (8004f38 <__malloc_unlock+0xc>)
 8004f30:	f000 f80d 	bl	8004f4e <__retarget_lock_release_recursive>
 8004f34:	bd10      	pop	{r4, pc}
 8004f36:	46c0      	nop			; (mov r8, r8)
 8004f38:	20000250 	.word	0x20000250

08004f3c <_malloc_usable_size_r>:
 8004f3c:	1f0b      	subs	r3, r1, #4
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	1f18      	subs	r0, r3, #4
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	da01      	bge.n	8004f4a <_malloc_usable_size_r+0xe>
 8004f46:	580b      	ldr	r3, [r1, r0]
 8004f48:	18c0      	adds	r0, r0, r3
 8004f4a:	4770      	bx	lr

08004f4c <__retarget_lock_acquire_recursive>:
 8004f4c:	4770      	bx	lr

08004f4e <__retarget_lock_release_recursive>:
 8004f4e:	4770      	bx	lr

08004f50 <_init>:
 8004f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f52:	46c0      	nop			; (mov r8, r8)
 8004f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f56:	bc08      	pop	{r3}
 8004f58:	469e      	mov	lr, r3
 8004f5a:	4770      	bx	lr

08004f5c <_fini>:
 8004f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f5e:	46c0      	nop			; (mov r8, r8)
 8004f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f62:	bc08      	pop	{r3}
 8004f64:	469e      	mov	lr, r3
 8004f66:	4770      	bx	lr
