INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/MidtermLab/MidtermLab.srcs/sources_1/new/clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/MidtermLab/MidtermLab.srcs/sources_1/new/grey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/MidtermLab/MidtermLab.srcs/sources_1/new/grey_counter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_counter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/MidtermLab/MidtermLab.srcs/sim_1/new/grey_counter_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_counter_top_tb
