// Seed: 2888242647
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = ~id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  assign {id_0, id_1, id_0, 1, (1 && id_1 && 1 && 1), 1 + id_1, 1} = id_0;
  assign id_2 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_5 = 1 + 1;
  wire id_6;
  logic [7:0] id_7;
  assign id_4 = id_7[""];
endmodule
