{
  "module_name": "lan966x_vcap_ag_api.c",
  "hash_id": "732aad875031ccc9d9f95c58ac62dcb4adc6a0023d3e0cfa775035ad4bb8afbb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/microchip/lan966x/lan966x_vcap_ag_api.c",
  "human_readable_source": "\n\n#include <linux/types.h>\n#include <linux/kernel.h>\n\n#include \"lan966x_vcap_ag_api.h\"\n\n \nstatic const struct vcap_field is1_normal_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 0,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_INDEX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 1,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 3,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 12,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 14,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 15,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 16,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 17,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_TPID0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 18,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 19,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 31,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 32,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 35,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_ETYPE_LEN_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 83,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ETYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 84,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_IP_SNAP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 100,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP4_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 101,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAGMENT] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 102,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAG_OFS_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 103,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_OPTIONS_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 104,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_DSCP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 105,\n\t\t.width = 6,\n\t},\n\t[VCAP_KF_L3_IP4_SIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 111,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_TCP_UDP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 143,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_TCP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 144,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_SPORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 145,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L4_RNG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 161,\n\t\t.width = 8,\n\t},\n};\n\nstatic const struct vcap_field is1_5tuple_ip4_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 0,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_INDEX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 1,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 3,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 12,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 14,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 15,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 16,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 17,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_TPID0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 18,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 19,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 31,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 32,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_8021Q_TPID1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 35,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 36,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 48,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 49,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_IP4_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 52,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAGMENT] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 53,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAG_OFS_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 54,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_OPTIONS_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 55,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_DSCP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 56,\n\t\t.width = 6,\n\t},\n\t[VCAP_KF_L3_IP4_DIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 62,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_IP4_SIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 94,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_IP_PROTO] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 126,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_TCP_UDP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 134,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_TCP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 135,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_RNG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 136,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IP_PAYLOAD_5TUPLE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 144,\n\t\t.width = 32,\n\t},\n};\n\nstatic const struct vcap_field is1_normal_ip6_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_INDEX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 2,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 4,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 14,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 15,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 16,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 17,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 18,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_TPID0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 19,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 20,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 32,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 33,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_8021Q_TPID1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 36,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 37,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 49,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 50,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 53,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L3_DSCP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 101,\n\t\t.width = 6,\n\t},\n\t[VCAP_KF_L3_IP6_SIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 107,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_IP_PROTO] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 235,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_TCP_UDP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 243,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_RNG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 244,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IP_PAYLOAD_S1_IP6] = {\n\t\t.type = VCAP_FIELD_U112,\n\t\t.offset = 252,\n\t\t.width = 112,\n\t},\n};\n\nstatic const struct vcap_field is1_7tuple_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_INDEX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 2,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 4,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 14,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 15,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 16,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 17,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 18,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_TPID0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 19,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 20,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 32,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 33,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_8021Q_TPID1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 36,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 37,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 49,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 50,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_DMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 53,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 101,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_ETYPE_LEN_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 149,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ETYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 150,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_IP_SNAP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 166,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP4_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 167,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAGMENT] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 168,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAG_OFS_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 169,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_OPTIONS_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 170,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_DSCP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 171,\n\t\t.width = 6,\n\t},\n\t[VCAP_KF_L3_IP6_DIP_MSB] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 177,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L3_IP6_DIP] = {\n\t\t.type = VCAP_FIELD_U64,\n\t\t.offset = 193,\n\t\t.width = 64,\n\t},\n\t[VCAP_KF_L3_IP6_SIP_MSB] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 257,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L3_IP6_SIP] = {\n\t\t.type = VCAP_FIELD_U64,\n\t\t.offset = 273,\n\t\t.width = 64,\n\t},\n\t[VCAP_KF_TCP_UDP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 337,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_TCP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 338,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_SPORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 339,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L4_RNG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 355,\n\t\t.width = 8,\n\t},\n};\n\nstatic const struct vcap_field is1_5tuple_ip6_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_INDEX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 2,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 4,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 14,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 15,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 16,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 17,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 18,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_TPID0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 19,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 20,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 32,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 33,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_8021Q_TPID1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 36,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 37,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 49,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 50,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L3_DSCP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 53,\n\t\t.width = 6,\n\t},\n\t[VCAP_KF_L3_IP6_DIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 59,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_IP6_SIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 187,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_IP_PROTO] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 315,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_TCP_UDP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 323,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_RNG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 324,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IP_PAYLOAD_5TUPLE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 332,\n\t\t.width = 32,\n\t},\n};\n\nstatic const struct vcap_field is1_dbl_vid_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_INDEX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 2,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 4,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 14,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 15,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 16,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 17,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 18,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_TPID0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 19,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 20,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 32,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 33,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_8021Q_TPID1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 36,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 37,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI1] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 49,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 50,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_ETYPE_LEN_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 53,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ETYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 54,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_IP_SNAP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 70,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IP4_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 71,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAGMENT] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 72,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAG_OFS_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 73,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_OPTIONS_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 74,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_DSCP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 75,\n\t\t.width = 6,\n\t},\n\t[VCAP_KF_TCP_UDP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 81,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_TCP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 82,\n\t\t.width = 1,\n\t},\n};\n\nstatic const struct vcap_field is1_rt_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 2,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_IF_IGR_PORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 3,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 6,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 7,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 8,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 9,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_RT_VLAN_IDX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 57,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_RT_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 60,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_RT_FRMID] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 62,\n\t\t.width = 32,\n\t},\n};\n\nstatic const struct vcap_field is1_dmac_vid_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_INDEX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 2,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 4,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_8021CB_R_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 14,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 15,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_TPID0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 16,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 17,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 29,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 30,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_DMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 33,\n\t\t.width = 48,\n\t},\n};\n\nstatic const struct vcap_field is2_mac_etype_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_DMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 43,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 91,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_ETYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 139,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L2_FRM_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 155,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_L2_PAYLOAD0] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 159,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L2_PAYLOAD1] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 175,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L2_PAYLOAD2] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 183,\n\t\t.width = 3,\n\t},\n};\n\nstatic const struct vcap_field is2_mac_llc_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_DMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 43,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 91,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L2_LLC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 139,\n\t\t.width = 40,\n\t},\n};\n\nstatic const struct vcap_field is2_mac_snap_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_DMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 43,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 91,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L2_SNAP] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 139,\n\t\t.width = 40,\n\t},\n};\n\nstatic const struct vcap_field is2_arp_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 43,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_ARP_ADDR_SPACE_OK_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 91,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ARP_PROTO_SPACE_OK_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 92,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ARP_LEN_OK_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 93,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ARP_TGT_MATCH_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 94,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ARP_SENDER_MATCH_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 95,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ARP_OPCODE_UNKNOWN_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 96,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ARP_OPCODE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 97,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_L3_IP4_DIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 99,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_IP4_SIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 131,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_DIP_EQ_SIP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 163,\n\t\t.width = 1,\n\t},\n};\n\nstatic const struct vcap_field is2_ip4_tcp_udp_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_IP4_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 43,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAGMENT] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 44,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAG_OFS_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 45,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_OPTIONS_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 46,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_TTL_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 47,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_TOS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 48,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L3_IP4_DIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 56,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_IP4_SIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 88,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_DIP_EQ_SIP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 120,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_TCP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 121,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_DPORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 122,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L4_SPORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 138,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L4_RNG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 154,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L4_SPORT_EQ_DPORT_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 162,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_SEQUENCE_EQ0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 163,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_FIN] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 164,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_SYN] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 165,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_RST] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 166,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_PSH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 167,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_ACK] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 168,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_URG] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 169,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_1588_DOM] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 170,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L4_1588_VER] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 178,\n\t\t.width = 4,\n\t},\n};\n\nstatic const struct vcap_field is2_ip4_other_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_IP4_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 43,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAGMENT] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 44,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_FRAG_OFS_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 45,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_OPTIONS_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 46,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_TTL_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 47,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_TOS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 48,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L3_IP4_DIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 56,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_IP4_SIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 88,\n\t\t.width = 32,\n\t},\n\t[VCAP_KF_L3_DIP_EQ_SIP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 120,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_IP_PROTO] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 121,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L3_PAYLOAD] = {\n\t\t.type = VCAP_FIELD_U56,\n\t\t.offset = 129,\n\t\t.width = 56,\n\t},\n};\n\nstatic const struct vcap_field is2_ip6_std_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L3_TTL_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 43,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_IP6_SIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 44,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_IP_PROTO] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 172,\n\t\t.width = 8,\n\t},\n};\n\nstatic const struct vcap_field is2_oam_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 25,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 26,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 27,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L2_DMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 43,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 91,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_OAM_MEL_FLAGS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 139,\n\t\t.width = 7,\n\t},\n\t[VCAP_KF_OAM_VER] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 146,\n\t\t.width = 5,\n\t},\n\t[VCAP_KF_OAM_OPCODE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 151,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_OAM_FLAGS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 159,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_OAM_MEPID] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 167,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_OAM_CCM_CNTS_EQ0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 183,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_OAM_Y1731_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 184,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_OAM_DETECTED] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 185,\n\t\t.width = 1,\n\t},\n};\n\nstatic const struct vcap_field is2_ip6_tcp_udp_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 2,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 3,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 11,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 20,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 21,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 25,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 37,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 38,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L3_TTL_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 41,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_TOS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 42,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L3_IP6_DIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 50,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_IP6_SIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 178,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_DIP_EQ_SIP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 306,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_TCP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 307,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_DPORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 308,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L4_SPORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 324,\n\t\t.width = 16,\n\t},\n\t[VCAP_KF_L4_RNG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 340,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L4_SPORT_EQ_DPORT_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 348,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_SEQUENCE_EQ0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 349,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_FIN] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 350,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_SYN] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 351,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_RST] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 352,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_PSH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 353,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_ACK] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 354,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_URG] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 355,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L4_1588_DOM] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 356,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L4_1588_VER] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 364,\n\t\t.width = 4,\n\t},\n};\n\nstatic const struct vcap_field is2_ip6_other_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_KF_LOOKUP_FIRST_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 2,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_LOOKUP_PAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 3,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_IF_IGR_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 11,\n\t\t.width = 9,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 20,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 21,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 22,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 23,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 24,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 25,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 37,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 38,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L3_TTL_GT0] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 41,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_TOS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 42,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L3_IP6_DIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 50,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_IP6_SIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 178,\n\t\t.width = 128,\n\t},\n\t[VCAP_KF_L3_DIP_EQ_SIP_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 306,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L3_IP_PROTO] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 307,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L3_PAYLOAD] = {\n\t\t.type = VCAP_FIELD_U56,\n\t\t.offset = 315,\n\t\t.width = 56,\n\t},\n};\n\nstatic const struct vcap_field is2_smac_sip4_keyfield[] = {\n\t[VCAP_KF_IF_IGR_PORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 4,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L3_IP4_SIP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 52,\n\t\t.width = 32,\n\t},\n};\n\nstatic const struct vcap_field is2_smac_sip6_keyfield[] = {\n\t[VCAP_KF_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_IF_IGR_PORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 4,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_L2_SMAC] = {\n\t\t.type = VCAP_FIELD_U48,\n\t\t.offset = 8,\n\t\t.width = 48,\n\t},\n\t[VCAP_KF_L3_IP6_SIP] = {\n\t\t.type = VCAP_FIELD_U128,\n\t\t.offset = 56,\n\t\t.width = 128,\n\t},\n};\n\nstatic const struct vcap_field es0_vid_keyfield[] = {\n\t[VCAP_KF_IF_EGR_PORT_NO] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_IF_IGR_PORT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 4,\n\t\t.width = 4,\n\t},\n\t[VCAP_KF_ISDX_GT0_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 8,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_ISDX_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 9,\n\t\t.width = 8,\n\t},\n\t[VCAP_KF_L2_MC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 17,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_L2_BC_IS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 18,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_VID_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 19,\n\t\t.width = 12,\n\t},\n\t[VCAP_KF_8021Q_DEI_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 31,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_8021Q_PCP_CLS] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 32,\n\t\t.width = 3,\n\t},\n\t[VCAP_KF_L3_DPL_CLS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 35,\n\t\t.width = 1,\n\t},\n\t[VCAP_KF_RTP_ID] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 36,\n\t\t.width = 10,\n\t},\n\t[VCAP_KF_PDU_TYPE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 46,\n\t\t.width = 4,\n\t},\n};\n\n \nstatic const struct vcap_set is1_keyfield_set[] = {\n\t[VCAP_KFS_NORMAL] = {\n\t\t.type_id = 0,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_5TUPLE_IP4] = {\n\t\t.type_id = 1,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_NORMAL_IP6] = {\n\t\t.type_id = 0,\n\t\t.sw_per_item = 4,\n\t\t.sw_cnt = 1,\n\t},\n\t[VCAP_KFS_7TUPLE] = {\n\t\t.type_id = 1,\n\t\t.sw_per_item = 4,\n\t\t.sw_cnt = 1,\n\t},\n\t[VCAP_KFS_5TUPLE_IP6] = {\n\t\t.type_id = 2,\n\t\t.sw_per_item = 4,\n\t\t.sw_cnt = 1,\n\t},\n\t[VCAP_KFS_DBL_VID] = {\n\t\t.type_id = 0,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 4,\n\t},\n\t[VCAP_KFS_RT] = {\n\t\t.type_id = 1,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 4,\n\t},\n\t[VCAP_KFS_DMAC_VID] = {\n\t\t.type_id = 2,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 4,\n\t},\n};\n\nstatic const struct vcap_set is2_keyfield_set[] = {\n\t[VCAP_KFS_MAC_ETYPE] = {\n\t\t.type_id = 0,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_MAC_LLC] = {\n\t\t.type_id = 1,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_MAC_SNAP] = {\n\t\t.type_id = 2,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_ARP] = {\n\t\t.type_id = 3,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_IP4_TCP_UDP] = {\n\t\t.type_id = 4,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_IP4_OTHER] = {\n\t\t.type_id = 5,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_IP6_STD] = {\n\t\t.type_id = 6,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_OAM] = {\n\t\t.type_id = 7,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_KFS_IP6_TCP_UDP] = {\n\t\t.type_id = 0,\n\t\t.sw_per_item = 4,\n\t\t.sw_cnt = 1,\n\t},\n\t[VCAP_KFS_IP6_OTHER] = {\n\t\t.type_id = 1,\n\t\t.sw_per_item = 4,\n\t\t.sw_cnt = 1,\n\t},\n\t[VCAP_KFS_SMAC_SIP4] = {\n\t\t.type_id = -1,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 4,\n\t},\n\t[VCAP_KFS_SMAC_SIP6] = {\n\t\t.type_id = 8,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n};\n\nstatic const struct vcap_set es0_keyfield_set[] = {\n\t[VCAP_KFS_VID] = {\n\t\t.type_id = -1,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 1,\n\t},\n};\n\n \nstatic const struct vcap_field *is1_keyfield_set_map[] = {\n\t[VCAP_KFS_NORMAL] = is1_normal_keyfield,\n\t[VCAP_KFS_5TUPLE_IP4] = is1_5tuple_ip4_keyfield,\n\t[VCAP_KFS_NORMAL_IP6] = is1_normal_ip6_keyfield,\n\t[VCAP_KFS_7TUPLE] = is1_7tuple_keyfield,\n\t[VCAP_KFS_5TUPLE_IP6] = is1_5tuple_ip6_keyfield,\n\t[VCAP_KFS_DBL_VID] = is1_dbl_vid_keyfield,\n\t[VCAP_KFS_RT] = is1_rt_keyfield,\n\t[VCAP_KFS_DMAC_VID] = is1_dmac_vid_keyfield,\n};\n\nstatic const struct vcap_field *is2_keyfield_set_map[] = {\n\t[VCAP_KFS_MAC_ETYPE] = is2_mac_etype_keyfield,\n\t[VCAP_KFS_MAC_LLC] = is2_mac_llc_keyfield,\n\t[VCAP_KFS_MAC_SNAP] = is2_mac_snap_keyfield,\n\t[VCAP_KFS_ARP] = is2_arp_keyfield,\n\t[VCAP_KFS_IP4_TCP_UDP] = is2_ip4_tcp_udp_keyfield,\n\t[VCAP_KFS_IP4_OTHER] = is2_ip4_other_keyfield,\n\t[VCAP_KFS_IP6_STD] = is2_ip6_std_keyfield,\n\t[VCAP_KFS_OAM] = is2_oam_keyfield,\n\t[VCAP_KFS_IP6_TCP_UDP] = is2_ip6_tcp_udp_keyfield,\n\t[VCAP_KFS_IP6_OTHER] = is2_ip6_other_keyfield,\n\t[VCAP_KFS_SMAC_SIP4] = is2_smac_sip4_keyfield,\n\t[VCAP_KFS_SMAC_SIP6] = is2_smac_sip6_keyfield,\n};\n\nstatic const struct vcap_field *es0_keyfield_set_map[] = {\n\t[VCAP_KFS_VID] = es0_vid_keyfield,\n};\n\n \nstatic int is1_keyfield_set_map_size[] = {\n\t[VCAP_KFS_NORMAL] = ARRAY_SIZE(is1_normal_keyfield),\n\t[VCAP_KFS_5TUPLE_IP4] = ARRAY_SIZE(is1_5tuple_ip4_keyfield),\n\t[VCAP_KFS_NORMAL_IP6] = ARRAY_SIZE(is1_normal_ip6_keyfield),\n\t[VCAP_KFS_7TUPLE] = ARRAY_SIZE(is1_7tuple_keyfield),\n\t[VCAP_KFS_5TUPLE_IP6] = ARRAY_SIZE(is1_5tuple_ip6_keyfield),\n\t[VCAP_KFS_DBL_VID] = ARRAY_SIZE(is1_dbl_vid_keyfield),\n\t[VCAP_KFS_RT] = ARRAY_SIZE(is1_rt_keyfield),\n\t[VCAP_KFS_DMAC_VID] = ARRAY_SIZE(is1_dmac_vid_keyfield),\n};\n\nstatic int is2_keyfield_set_map_size[] = {\n\t[VCAP_KFS_MAC_ETYPE] = ARRAY_SIZE(is2_mac_etype_keyfield),\n\t[VCAP_KFS_MAC_LLC] = ARRAY_SIZE(is2_mac_llc_keyfield),\n\t[VCAP_KFS_MAC_SNAP] = ARRAY_SIZE(is2_mac_snap_keyfield),\n\t[VCAP_KFS_ARP] = ARRAY_SIZE(is2_arp_keyfield),\n\t[VCAP_KFS_IP4_TCP_UDP] = ARRAY_SIZE(is2_ip4_tcp_udp_keyfield),\n\t[VCAP_KFS_IP4_OTHER] = ARRAY_SIZE(is2_ip4_other_keyfield),\n\t[VCAP_KFS_IP6_STD] = ARRAY_SIZE(is2_ip6_std_keyfield),\n\t[VCAP_KFS_OAM] = ARRAY_SIZE(is2_oam_keyfield),\n\t[VCAP_KFS_IP6_TCP_UDP] = ARRAY_SIZE(is2_ip6_tcp_udp_keyfield),\n\t[VCAP_KFS_IP6_OTHER] = ARRAY_SIZE(is2_ip6_other_keyfield),\n\t[VCAP_KFS_SMAC_SIP4] = ARRAY_SIZE(is2_smac_sip4_keyfield),\n\t[VCAP_KFS_SMAC_SIP6] = ARRAY_SIZE(is2_smac_sip6_keyfield),\n};\n\nstatic int es0_keyfield_set_map_size[] = {\n\t[VCAP_KFS_VID] = ARRAY_SIZE(es0_vid_keyfield),\n};\n\n \nstatic const struct vcap_field is1_s1_actionfield[] = {\n\t[VCAP_AF_TYPE] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 0,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_DSCP_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 1,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_DSCP_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 2,\n\t\t.width = 6,\n\t},\n\t[VCAP_AF_QOS_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 8,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_QOS_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 9,\n\t\t.width = 3,\n\t},\n\t[VCAP_AF_DP_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 12,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_DP_VAL] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 13,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_PAG_OVERRIDE_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 14,\n\t\t.width = 8,\n\t},\n\t[VCAP_AF_PAG_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 22,\n\t\t.width = 8,\n\t},\n\t[VCAP_AF_ISDX_REPLACE_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 30,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_ISDX_ADD_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 31,\n\t\t.width = 8,\n\t},\n\t[VCAP_AF_VID_REPLACE_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 39,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_VID_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 40,\n\t\t.width = 12,\n\t},\n\t[VCAP_AF_PCP_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 67,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_PCP_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 68,\n\t\t.width = 3,\n\t},\n\t[VCAP_AF_DEI_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 71,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_DEI_VAL] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 72,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_VLAN_POP_CNT_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 73,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_VLAN_POP_CNT] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 74,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_CUSTOM_ACE_TYPE_ENA] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 76,\n\t\t.width = 4,\n\t},\n\t[VCAP_AF_SFID_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 80,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_SFID_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 81,\n\t\t.width = 8,\n\t},\n\t[VCAP_AF_SGID_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 89,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_SGID_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 90,\n\t\t.width = 8,\n\t},\n\t[VCAP_AF_POLICE_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 98,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_POLICE_IDX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 99,\n\t\t.width = 9,\n\t},\n\t[VCAP_AF_OAM_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 108,\n\t\t.width = 3,\n\t},\n\t[VCAP_AF_MRP_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 111,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_DLR_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 113,\n\t\t.width = 2,\n\t},\n};\n\nstatic const struct vcap_field is2_base_type_actionfield[] = {\n\t[VCAP_AF_HIT_ME_ONCE] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 0,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_CPU_COPY_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 1,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_CPU_QUEUE_NUM] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 2,\n\t\t.width = 3,\n\t},\n\t[VCAP_AF_MASK_MODE] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 5,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_MIRROR_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 7,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_LRN_DIS] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 8,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_POLICE_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 9,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_POLICE_IDX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 10,\n\t\t.width = 9,\n\t},\n\t[VCAP_AF_POLICE_VCAP_ONLY] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 19,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_PORT_MASK] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 20,\n\t\t.width = 8,\n\t},\n\t[VCAP_AF_REW_OP] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 28,\n\t\t.width = 16,\n\t},\n\t[VCAP_AF_ISDX_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 44,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_ACL_ID] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 45,\n\t\t.width = 6,\n\t},\n};\n\nstatic const struct vcap_field is2_smac_sip_actionfield[] = {\n\t[VCAP_AF_CPU_COPY_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 0,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_CPU_QUEUE_NUM] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 1,\n\t\t.width = 3,\n\t},\n\t[VCAP_AF_FWD_KILL_ENA] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 4,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_HOST_MATCH] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 5,\n\t\t.width = 1,\n\t},\n};\n\nstatic const struct vcap_field es0_vid_actionfield[] = {\n\t[VCAP_AF_PUSH_OUTER_TAG] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 0,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_PUSH_INNER_TAG] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 2,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_TAG_A_TPID_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 3,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_TAG_A_VID_SEL] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 5,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_TAG_A_PCP_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 6,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_TAG_A_DEI_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 8,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_TAG_B_TPID_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 10,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_TAG_B_VID_SEL] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 12,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_TAG_B_PCP_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 13,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_TAG_B_DEI_SEL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 15,\n\t\t.width = 2,\n\t},\n\t[VCAP_AF_VID_A_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 17,\n\t\t.width = 12,\n\t},\n\t[VCAP_AF_PCP_A_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 29,\n\t\t.width = 3,\n\t},\n\t[VCAP_AF_DEI_A_VAL] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 32,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_VID_B_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 33,\n\t\t.width = 12,\n\t},\n\t[VCAP_AF_PCP_B_VAL] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 45,\n\t\t.width = 3,\n\t},\n\t[VCAP_AF_DEI_B_VAL] = {\n\t\t.type = VCAP_FIELD_BIT,\n\t\t.offset = 48,\n\t\t.width = 1,\n\t},\n\t[VCAP_AF_ESDX] = {\n\t\t.type = VCAP_FIELD_U32,\n\t\t.offset = 49,\n\t\t.width = 8,\n\t},\n};\n\n \nstatic const struct vcap_set is1_actionfield_set[] = {\n\t[VCAP_AFS_S1] = {\n\t\t.type_id = 0,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 4,\n\t},\n};\n\nstatic const struct vcap_set is2_actionfield_set[] = {\n\t[VCAP_AFS_BASE_TYPE] = {\n\t\t.type_id = -1,\n\t\t.sw_per_item = 2,\n\t\t.sw_cnt = 2,\n\t},\n\t[VCAP_AFS_SMAC_SIP] = {\n\t\t.type_id = -1,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 4,\n\t},\n};\n\nstatic const struct vcap_set es0_actionfield_set[] = {\n\t[VCAP_AFS_VID] = {\n\t\t.type_id = -1,\n\t\t.sw_per_item = 1,\n\t\t.sw_cnt = 1,\n\t},\n};\n\n \nstatic const struct vcap_field *is1_actionfield_set_map[] = {\n\t[VCAP_AFS_S1] = is1_s1_actionfield,\n};\n\nstatic const struct vcap_field *is2_actionfield_set_map[] = {\n\t[VCAP_AFS_BASE_TYPE] = is2_base_type_actionfield,\n\t[VCAP_AFS_SMAC_SIP] = is2_smac_sip_actionfield,\n};\n\nstatic const struct vcap_field *es0_actionfield_set_map[] = {\n\t[VCAP_AFS_VID] = es0_vid_actionfield,\n};\n\n \nstatic int is1_actionfield_set_map_size[] = {\n\t[VCAP_AFS_S1] = ARRAY_SIZE(is1_s1_actionfield),\n};\n\nstatic int is2_actionfield_set_map_size[] = {\n\t[VCAP_AFS_BASE_TYPE] = ARRAY_SIZE(is2_base_type_actionfield),\n\t[VCAP_AFS_SMAC_SIP] = ARRAY_SIZE(is2_smac_sip_actionfield),\n};\n\nstatic int es0_actionfield_set_map_size[] = {\n\t[VCAP_AFS_VID] = ARRAY_SIZE(es0_vid_actionfield),\n};\n\n \nstatic const struct vcap_typegroup is1_x4_keyfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 3,\n\t\t.value = 4,\n\t},\n\t{\n\t\t.offset = 96,\n\t\t.width = 1,\n\t\t.value = 0,\n\t},\n\t{\n\t\t.offset = 192,\n\t\t.width = 2,\n\t\t.value = 0,\n\t},\n\t{\n\t\t.offset = 288,\n\t\t.width = 1,\n\t\t.value = 0,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup is1_x2_keyfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 2,\n\t\t.value = 2,\n\t},\n\t{\n\t\t.offset = 96,\n\t\t.width = 1,\n\t\t.value = 0,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup is1_x1_keyfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 1,\n\t\t.value = 1,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup is2_x4_keyfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 3,\n\t\t.value = 4,\n\t},\n\t{\n\t\t.offset = 96,\n\t\t.width = 1,\n\t\t.value = 0,\n\t},\n\t{\n\t\t.offset = 192,\n\t\t.width = 2,\n\t\t.value = 0,\n\t},\n\t{\n\t\t.offset = 288,\n\t\t.width = 1,\n\t\t.value = 0,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup is2_x2_keyfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 2,\n\t\t.value = 2,\n\t},\n\t{\n\t\t.offset = 96,\n\t\t.width = 1,\n\t\t.value = 0,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup is2_x1_keyfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 1,\n\t\t.value = 1,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup es0_x1_keyfield_set_typegroups[] = {\n\t{}\n};\n\nstatic const struct vcap_typegroup *is1_keyfield_set_typegroups[] = {\n\t[4] = is1_x4_keyfield_set_typegroups,\n\t[2] = is1_x2_keyfield_set_typegroups,\n\t[1] = is1_x1_keyfield_set_typegroups,\n\t[5] = NULL,\n};\n\nstatic const struct vcap_typegroup *is2_keyfield_set_typegroups[] = {\n\t[4] = is2_x4_keyfield_set_typegroups,\n\t[2] = is2_x2_keyfield_set_typegroups,\n\t[1] = is2_x1_keyfield_set_typegroups,\n\t[5] = NULL,\n};\n\nstatic const struct vcap_typegroup *es0_keyfield_set_typegroups[] = {\n\t[1] = es0_x1_keyfield_set_typegroups,\n\t[2] = NULL,\n};\n\nstatic const struct vcap_typegroup is1_x1_actionfield_set_typegroups[] = {\n\t{}\n};\n\nstatic const struct vcap_typegroup is2_x2_actionfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 2,\n\t\t.value = 2,\n\t},\n\t{\n\t\t.offset = 31,\n\t\t.width = 1,\n\t\t.value = 0,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup is2_x1_actionfield_set_typegroups[] = {\n\t{\n\t\t.offset = 0,\n\t\t.width = 1,\n\t\t.value = 1,\n\t},\n\t{}\n};\n\nstatic const struct vcap_typegroup es0_x1_actionfield_set_typegroups[] = {\n\t{}\n};\n\nstatic const struct vcap_typegroup *is1_actionfield_set_typegroups[] = {\n\t[1] = is1_x1_actionfield_set_typegroups,\n\t[5] = NULL,\n};\n\nstatic const struct vcap_typegroup *is2_actionfield_set_typegroups[] = {\n\t[2] = is2_x2_actionfield_set_typegroups,\n\t[1] = is2_x1_actionfield_set_typegroups,\n\t[5] = NULL,\n};\n\nstatic const struct vcap_typegroup *es0_actionfield_set_typegroups[] = {\n\t[1] = es0_x1_actionfield_set_typegroups,\n\t[2] = NULL,\n};\n\n \nstatic const char * const vcap_keyfield_set_names[] = {\n\t[VCAP_KFS_NO_VALUE]                      =  \"(None)\",\n\t[VCAP_KFS_5TUPLE_IP4]                    =  \"VCAP_KFS_5TUPLE_IP4\",\n\t[VCAP_KFS_5TUPLE_IP6]                    =  \"VCAP_KFS_5TUPLE_IP6\",\n\t[VCAP_KFS_7TUPLE]                        =  \"VCAP_KFS_7TUPLE\",\n\t[VCAP_KFS_ARP]                           =  \"VCAP_KFS_ARP\",\n\t[VCAP_KFS_DBL_VID]                       =  \"VCAP_KFS_DBL_VID\",\n\t[VCAP_KFS_DMAC_VID]                      =  \"VCAP_KFS_DMAC_VID\",\n\t[VCAP_KFS_ETAG]                          =  \"VCAP_KFS_ETAG\",\n\t[VCAP_KFS_IP4_OTHER]                     =  \"VCAP_KFS_IP4_OTHER\",\n\t[VCAP_KFS_IP4_TCP_UDP]                   =  \"VCAP_KFS_IP4_TCP_UDP\",\n\t[VCAP_KFS_IP4_VID]                       =  \"VCAP_KFS_IP4_VID\",\n\t[VCAP_KFS_IP6_OTHER]                     =  \"VCAP_KFS_IP6_OTHER\",\n\t[VCAP_KFS_IP6_STD]                       =  \"VCAP_KFS_IP6_STD\",\n\t[VCAP_KFS_IP6_TCP_UDP]                   =  \"VCAP_KFS_IP6_TCP_UDP\",\n\t[VCAP_KFS_IP6_VID]                       =  \"VCAP_KFS_IP6_VID\",\n\t[VCAP_KFS_IP_7TUPLE]                     =  \"VCAP_KFS_IP_7TUPLE\",\n\t[VCAP_KFS_ISDX]                          =  \"VCAP_KFS_ISDX\",\n\t[VCAP_KFS_LL_FULL]                       =  \"VCAP_KFS_LL_FULL\",\n\t[VCAP_KFS_MAC_ETYPE]                     =  \"VCAP_KFS_MAC_ETYPE\",\n\t[VCAP_KFS_MAC_LLC]                       =  \"VCAP_KFS_MAC_LLC\",\n\t[VCAP_KFS_MAC_SNAP]                      =  \"VCAP_KFS_MAC_SNAP\",\n\t[VCAP_KFS_NORMAL]                        =  \"VCAP_KFS_NORMAL\",\n\t[VCAP_KFS_NORMAL_5TUPLE_IP4]             =  \"VCAP_KFS_NORMAL_5TUPLE_IP4\",\n\t[VCAP_KFS_NORMAL_7TUPLE]                 =  \"VCAP_KFS_NORMAL_7TUPLE\",\n\t[VCAP_KFS_NORMAL_IP6]                    =  \"VCAP_KFS_NORMAL_IP6\",\n\t[VCAP_KFS_OAM]                           =  \"VCAP_KFS_OAM\",\n\t[VCAP_KFS_PURE_5TUPLE_IP4]               =  \"VCAP_KFS_PURE_5TUPLE_IP4\",\n\t[VCAP_KFS_RT]                            =  \"VCAP_KFS_RT\",\n\t[VCAP_KFS_SMAC_SIP4]                     =  \"VCAP_KFS_SMAC_SIP4\",\n\t[VCAP_KFS_SMAC_SIP6]                     =  \"VCAP_KFS_SMAC_SIP6\",\n\t[VCAP_KFS_VID]                           =  \"VCAP_KFS_VID\",\n};\n\n \nstatic const char * const vcap_actionfield_set_names[] = {\n\t[VCAP_AFS_NO_VALUE]                      =  \"(None)\",\n\t[VCAP_AFS_BASE_TYPE]                     =  \"VCAP_AFS_BASE_TYPE\",\n\t[VCAP_AFS_CLASSIFICATION]                =  \"VCAP_AFS_CLASSIFICATION\",\n\t[VCAP_AFS_CLASS_REDUCED]                 =  \"VCAP_AFS_CLASS_REDUCED\",\n\t[VCAP_AFS_ES0]                           =  \"VCAP_AFS_ES0\",\n\t[VCAP_AFS_FULL]                          =  \"VCAP_AFS_FULL\",\n\t[VCAP_AFS_S1]                            =  \"VCAP_AFS_S1\",\n\t[VCAP_AFS_SMAC_SIP]                      =  \"VCAP_AFS_SMAC_SIP\",\n\t[VCAP_AFS_VID]                           =  \"VCAP_AFS_VID\",\n};\n\n \nstatic const char * const vcap_keyfield_names[] = {\n\t[VCAP_KF_NO_VALUE]                       =  \"(None)\",\n\t[VCAP_KF_8021BR_ECID_BASE]               =  \"8021BR_ECID_BASE\",\n\t[VCAP_KF_8021BR_ECID_EXT]                =  \"8021BR_ECID_EXT\",\n\t[VCAP_KF_8021BR_E_TAGGED]                =  \"8021BR_E_TAGGED\",\n\t[VCAP_KF_8021BR_GRP]                     =  \"8021BR_GRP\",\n\t[VCAP_KF_8021BR_IGR_ECID_BASE]           =  \"8021BR_IGR_ECID_BASE\",\n\t[VCAP_KF_8021BR_IGR_ECID_EXT]            =  \"8021BR_IGR_ECID_EXT\",\n\t[VCAP_KF_8021CB_R_TAGGED_IS]             =  \"8021CB_R_TAGGED_IS\",\n\t[VCAP_KF_8021Q_DEI0]                     =  \"8021Q_DEI0\",\n\t[VCAP_KF_8021Q_DEI1]                     =  \"8021Q_DEI1\",\n\t[VCAP_KF_8021Q_DEI2]                     =  \"8021Q_DEI2\",\n\t[VCAP_KF_8021Q_DEI_CLS]                  =  \"8021Q_DEI_CLS\",\n\t[VCAP_KF_8021Q_PCP0]                     =  \"8021Q_PCP0\",\n\t[VCAP_KF_8021Q_PCP1]                     =  \"8021Q_PCP1\",\n\t[VCAP_KF_8021Q_PCP2]                     =  \"8021Q_PCP2\",\n\t[VCAP_KF_8021Q_PCP_CLS]                  =  \"8021Q_PCP_CLS\",\n\t[VCAP_KF_8021Q_TPID]                     =  \"8021Q_TPID\",\n\t[VCAP_KF_8021Q_TPID0]                    =  \"8021Q_TPID0\",\n\t[VCAP_KF_8021Q_TPID1]                    =  \"8021Q_TPID1\",\n\t[VCAP_KF_8021Q_TPID2]                    =  \"8021Q_TPID2\",\n\t[VCAP_KF_8021Q_VID0]                     =  \"8021Q_VID0\",\n\t[VCAP_KF_8021Q_VID1]                     =  \"8021Q_VID1\",\n\t[VCAP_KF_8021Q_VID2]                     =  \"8021Q_VID2\",\n\t[VCAP_KF_8021Q_VID_CLS]                  =  \"8021Q_VID_CLS\",\n\t[VCAP_KF_8021Q_VLAN_DBL_TAGGED_IS]       =  \"8021Q_VLAN_DBL_TAGGED_IS\",\n\t[VCAP_KF_8021Q_VLAN_TAGGED_IS]           =  \"8021Q_VLAN_TAGGED_IS\",\n\t[VCAP_KF_8021Q_VLAN_TAGS]                =  \"8021Q_VLAN_TAGS\",\n\t[VCAP_KF_ACL_GRP_ID]                     =  \"ACL_GRP_ID\",\n\t[VCAP_KF_ARP_ADDR_SPACE_OK_IS]           =  \"ARP_ADDR_SPACE_OK_IS\",\n\t[VCAP_KF_ARP_LEN_OK_IS]                  =  \"ARP_LEN_OK_IS\",\n\t[VCAP_KF_ARP_OPCODE]                     =  \"ARP_OPCODE\",\n\t[VCAP_KF_ARP_OPCODE_UNKNOWN_IS]          =  \"ARP_OPCODE_UNKNOWN_IS\",\n\t[VCAP_KF_ARP_PROTO_SPACE_OK_IS]          =  \"ARP_PROTO_SPACE_OK_IS\",\n\t[VCAP_KF_ARP_SENDER_MATCH_IS]            =  \"ARP_SENDER_MATCH_IS\",\n\t[VCAP_KF_ARP_TGT_MATCH_IS]               =  \"ARP_TGT_MATCH_IS\",\n\t[VCAP_KF_COSID_CLS]                      =  \"COSID_CLS\",\n\t[VCAP_KF_ES0_ISDX_KEY_ENA]               =  \"ES0_ISDX_KEY_ENA\",\n\t[VCAP_KF_ETYPE]                          =  \"ETYPE\",\n\t[VCAP_KF_ETYPE_LEN_IS]                   =  \"ETYPE_LEN_IS\",\n\t[VCAP_KF_HOST_MATCH]                     =  \"HOST_MATCH\",\n\t[VCAP_KF_IF_EGR_PORT_MASK]               =  \"IF_EGR_PORT_MASK\",\n\t[VCAP_KF_IF_EGR_PORT_MASK_RNG]           =  \"IF_EGR_PORT_MASK_RNG\",\n\t[VCAP_KF_IF_EGR_PORT_NO]                 =  \"IF_EGR_PORT_NO\",\n\t[VCAP_KF_IF_IGR_PORT]                    =  \"IF_IGR_PORT\",\n\t[VCAP_KF_IF_IGR_PORT_MASK]               =  \"IF_IGR_PORT_MASK\",\n\t[VCAP_KF_IF_IGR_PORT_MASK_L3]            =  \"IF_IGR_PORT_MASK_L3\",\n\t[VCAP_KF_IF_IGR_PORT_MASK_RNG]           =  \"IF_IGR_PORT_MASK_RNG\",\n\t[VCAP_KF_IF_IGR_PORT_MASK_SEL]           =  \"IF_IGR_PORT_MASK_SEL\",\n\t[VCAP_KF_IF_IGR_PORT_SEL]                =  \"IF_IGR_PORT_SEL\",\n\t[VCAP_KF_IP4_IS]                         =  \"IP4_IS\",\n\t[VCAP_KF_IP_MC_IS]                       =  \"IP_MC_IS\",\n\t[VCAP_KF_IP_PAYLOAD_5TUPLE]              =  \"IP_PAYLOAD_5TUPLE\",\n\t[VCAP_KF_IP_PAYLOAD_S1_IP6]              =  \"IP_PAYLOAD_S1_IP6\",\n\t[VCAP_KF_IP_SNAP_IS]                     =  \"IP_SNAP_IS\",\n\t[VCAP_KF_ISDX_CLS]                       =  \"ISDX_CLS\",\n\t[VCAP_KF_ISDX_GT0_IS]                    =  \"ISDX_GT0_IS\",\n\t[VCAP_KF_L2_BC_IS]                       =  \"L2_BC_IS\",\n\t[VCAP_KF_L2_DMAC]                        =  \"L2_DMAC\",\n\t[VCAP_KF_L2_FRM_TYPE]                    =  \"L2_FRM_TYPE\",\n\t[VCAP_KF_L2_FWD_IS]                      =  \"L2_FWD_IS\",\n\t[VCAP_KF_L2_LLC]                         =  \"L2_LLC\",\n\t[VCAP_KF_L2_MAC]                         =  \"L2_MAC\",\n\t[VCAP_KF_L2_MC_IS]                       =  \"L2_MC_IS\",\n\t[VCAP_KF_L2_PAYLOAD0]                    =  \"L2_PAYLOAD0\",\n\t[VCAP_KF_L2_PAYLOAD1]                    =  \"L2_PAYLOAD1\",\n\t[VCAP_KF_L2_PAYLOAD2]                    =  \"L2_PAYLOAD2\",\n\t[VCAP_KF_L2_PAYLOAD_ETYPE]               =  \"L2_PAYLOAD_ETYPE\",\n\t[VCAP_KF_L2_SMAC]                        =  \"L2_SMAC\",\n\t[VCAP_KF_L2_SNAP]                        =  \"L2_SNAP\",\n\t[VCAP_KF_L3_DIP_EQ_SIP_IS]               =  \"L3_DIP_EQ_SIP_IS\",\n\t[VCAP_KF_L3_DPL_CLS]                     =  \"L3_DPL_CLS\",\n\t[VCAP_KF_L3_DSCP]                        =  \"L3_DSCP\",\n\t[VCAP_KF_L3_DST_IS]                      =  \"L3_DST_IS\",\n\t[VCAP_KF_L3_FRAGMENT]                    =  \"L3_FRAGMENT\",\n\t[VCAP_KF_L3_FRAGMENT_TYPE]               =  \"L3_FRAGMENT_TYPE\",\n\t[VCAP_KF_L3_FRAG_INVLD_L4_LEN]           =  \"L3_FRAG_INVLD_L4_LEN\",\n\t[VCAP_KF_L3_FRAG_OFS_GT0]                =  \"L3_FRAG_OFS_GT0\",\n\t[VCAP_KF_L3_IP4_DIP]                     =  \"L3_IP4_DIP\",\n\t[VCAP_KF_L3_IP4_SIP]                     =  \"L3_IP4_SIP\",\n\t[VCAP_KF_L3_IP6_DIP]                     =  \"L3_IP6_DIP\",\n\t[VCAP_KF_L3_IP6_DIP_MSB]                 =  \"L3_IP6_DIP_MSB\",\n\t[VCAP_KF_L3_IP6_SIP]                     =  \"L3_IP6_SIP\",\n\t[VCAP_KF_L3_IP6_SIP_MSB]                 =  \"L3_IP6_SIP_MSB\",\n\t[VCAP_KF_L3_IP_PROTO]                    =  \"L3_IP_PROTO\",\n\t[VCAP_KF_L3_OPTIONS_IS]                  =  \"L3_OPTIONS_IS\",\n\t[VCAP_KF_L3_PAYLOAD]                     =  \"L3_PAYLOAD\",\n\t[VCAP_KF_L3_RT_IS]                       =  \"L3_RT_IS\",\n\t[VCAP_KF_L3_TOS]                         =  \"L3_TOS\",\n\t[VCAP_KF_L3_TTL_GT0]                     =  \"L3_TTL_GT0\",\n\t[VCAP_KF_L4_1588_DOM]                    =  \"L4_1588_DOM\",\n\t[VCAP_KF_L4_1588_VER]                    =  \"L4_1588_VER\",\n\t[VCAP_KF_L4_ACK]                         =  \"L4_ACK\",\n\t[VCAP_KF_L4_DPORT]                       =  \"L4_DPORT\",\n\t[VCAP_KF_L4_FIN]                         =  \"L4_FIN\",\n\t[VCAP_KF_L4_PAYLOAD]                     =  \"L4_PAYLOAD\",\n\t[VCAP_KF_L4_PSH]                         =  \"L4_PSH\",\n\t[VCAP_KF_L4_RNG]                         =  \"L4_RNG\",\n\t[VCAP_KF_L4_RST]                         =  \"L4_RST\",\n\t[VCAP_KF_L4_SEQUENCE_EQ0_IS]             =  \"L4_SEQUENCE_EQ0_IS\",\n\t[VCAP_KF_L4_SPORT]                       =  \"L4_SPORT\",\n\t[VCAP_KF_L4_SPORT_EQ_DPORT_IS]           =  \"L4_SPORT_EQ_DPORT_IS\",\n\t[VCAP_KF_L4_SYN]                         =  \"L4_SYN\",\n\t[VCAP_KF_L4_URG]                         =  \"L4_URG\",\n\t[VCAP_KF_LOOKUP_FIRST_IS]                =  \"LOOKUP_FIRST_IS\",\n\t[VCAP_KF_LOOKUP_GEN_IDX]                 =  \"LOOKUP_GEN_IDX\",\n\t[VCAP_KF_LOOKUP_GEN_IDX_SEL]             =  \"LOOKUP_GEN_IDX_SEL\",\n\t[VCAP_KF_LOOKUP_INDEX]                   =  \"LOOKUP_INDEX\",\n\t[VCAP_KF_LOOKUP_PAG]                     =  \"LOOKUP_PAG\",\n\t[VCAP_KF_MIRROR_PROBE]                   =  \"MIRROR_PROBE\",\n\t[VCAP_KF_OAM_CCM_CNTS_EQ0]               =  \"OAM_CCM_CNTS_EQ0\",\n\t[VCAP_KF_OAM_DETECTED]                   =  \"OAM_DETECTED\",\n\t[VCAP_KF_OAM_FLAGS]                      =  \"OAM_FLAGS\",\n\t[VCAP_KF_OAM_MEL_FLAGS]                  =  \"OAM_MEL_FLAGS\",\n\t[VCAP_KF_OAM_MEPID]                      =  \"OAM_MEPID\",\n\t[VCAP_KF_OAM_OPCODE]                     =  \"OAM_OPCODE\",\n\t[VCAP_KF_OAM_VER]                        =  \"OAM_VER\",\n\t[VCAP_KF_OAM_Y1731_IS]                   =  \"OAM_Y1731_IS\",\n\t[VCAP_KF_PDU_TYPE]                       =  \"PDU_TYPE\",\n\t[VCAP_KF_PROT_ACTIVE]                    =  \"PROT_ACTIVE\",\n\t[VCAP_KF_RTP_ID]                         =  \"RTP_ID\",\n\t[VCAP_KF_RT_FRMID]                       =  \"RT_FRMID\",\n\t[VCAP_KF_RT_TYPE]                        =  \"RT_TYPE\",\n\t[VCAP_KF_RT_VLAN_IDX]                    =  \"RT_VLAN_IDX\",\n\t[VCAP_KF_TCP_IS]                         =  \"TCP_IS\",\n\t[VCAP_KF_TCP_UDP_IS]                     =  \"TCP_UDP_IS\",\n\t[VCAP_KF_TYPE]                           =  \"TYPE\",\n};\n\n \nstatic const char * const vcap_actionfield_names[] = {\n\t[VCAP_AF_NO_VALUE]                       =  \"(None)\",\n\t[VCAP_AF_ACL_ID]                         =  \"ACL_ID\",\n\t[VCAP_AF_CLS_VID_SEL]                    =  \"CLS_VID_SEL\",\n\t[VCAP_AF_CNT_ID]                         =  \"CNT_ID\",\n\t[VCAP_AF_COPY_PORT_NUM]                  =  \"COPY_PORT_NUM\",\n\t[VCAP_AF_COPY_QUEUE_NUM]                 =  \"COPY_QUEUE_NUM\",\n\t[VCAP_AF_CPU_COPY_ENA]                   =  \"CPU_COPY_ENA\",\n\t[VCAP_AF_CPU_QU]                         =  \"CPU_QU\",\n\t[VCAP_AF_CPU_QUEUE_NUM]                  =  \"CPU_QUEUE_NUM\",\n\t[VCAP_AF_CUSTOM_ACE_TYPE_ENA]            =  \"CUSTOM_ACE_TYPE_ENA\",\n\t[VCAP_AF_DEI_A_VAL]                      =  \"DEI_A_VAL\",\n\t[VCAP_AF_DEI_B_VAL]                      =  \"DEI_B_VAL\",\n\t[VCAP_AF_DEI_C_VAL]                      =  \"DEI_C_VAL\",\n\t[VCAP_AF_DEI_ENA]                        =  \"DEI_ENA\",\n\t[VCAP_AF_DEI_VAL]                        =  \"DEI_VAL\",\n\t[VCAP_AF_DLR_SEL]                        =  \"DLR_SEL\",\n\t[VCAP_AF_DP_ENA]                         =  \"DP_ENA\",\n\t[VCAP_AF_DP_VAL]                         =  \"DP_VAL\",\n\t[VCAP_AF_DSCP_ENA]                       =  \"DSCP_ENA\",\n\t[VCAP_AF_DSCP_SEL]                       =  \"DSCP_SEL\",\n\t[VCAP_AF_DSCP_VAL]                       =  \"DSCP_VAL\",\n\t[VCAP_AF_ES2_REW_CMD]                    =  \"ES2_REW_CMD\",\n\t[VCAP_AF_ESDX]                           =  \"ESDX\",\n\t[VCAP_AF_FWD_KILL_ENA]                   =  \"FWD_KILL_ENA\",\n\t[VCAP_AF_FWD_MODE]                       =  \"FWD_MODE\",\n\t[VCAP_AF_FWD_SEL]                        =  \"FWD_SEL\",\n\t[VCAP_AF_HIT_ME_ONCE]                    =  \"HIT_ME_ONCE\",\n\t[VCAP_AF_HOST_MATCH]                     =  \"HOST_MATCH\",\n\t[VCAP_AF_IGNORE_PIPELINE_CTRL]           =  \"IGNORE_PIPELINE_CTRL\",\n\t[VCAP_AF_INTR_ENA]                       =  \"INTR_ENA\",\n\t[VCAP_AF_ISDX_ADD_REPLACE_SEL]           =  \"ISDX_ADD_REPLACE_SEL\",\n\t[VCAP_AF_ISDX_ADD_VAL]                   =  \"ISDX_ADD_VAL\",\n\t[VCAP_AF_ISDX_ENA]                       =  \"ISDX_ENA\",\n\t[VCAP_AF_ISDX_REPLACE_ENA]               =  \"ISDX_REPLACE_ENA\",\n\t[VCAP_AF_ISDX_VAL]                       =  \"ISDX_VAL\",\n\t[VCAP_AF_LOOP_ENA]                       =  \"LOOP_ENA\",\n\t[VCAP_AF_LRN_DIS]                        =  \"LRN_DIS\",\n\t[VCAP_AF_MAP_IDX]                        =  \"MAP_IDX\",\n\t[VCAP_AF_MAP_KEY]                        =  \"MAP_KEY\",\n\t[VCAP_AF_MAP_LOOKUP_SEL]                 =  \"MAP_LOOKUP_SEL\",\n\t[VCAP_AF_MASK_MODE]                      =  \"MASK_MODE\",\n\t[VCAP_AF_MATCH_ID]                       =  \"MATCH_ID\",\n\t[VCAP_AF_MATCH_ID_MASK]                  =  \"MATCH_ID_MASK\",\n\t[VCAP_AF_MIRROR_ENA]                     =  \"MIRROR_ENA\",\n\t[VCAP_AF_MIRROR_PROBE]                   =  \"MIRROR_PROBE\",\n\t[VCAP_AF_MIRROR_PROBE_ID]                =  \"MIRROR_PROBE_ID\",\n\t[VCAP_AF_MRP_SEL]                        =  \"MRP_SEL\",\n\t[VCAP_AF_NXT_IDX]                        =  \"NXT_IDX\",\n\t[VCAP_AF_NXT_IDX_CTRL]                   =  \"NXT_IDX_CTRL\",\n\t[VCAP_AF_OAM_SEL]                        =  \"OAM_SEL\",\n\t[VCAP_AF_PAG_OVERRIDE_MASK]              =  \"PAG_OVERRIDE_MASK\",\n\t[VCAP_AF_PAG_VAL]                        =  \"PAG_VAL\",\n\t[VCAP_AF_PCP_A_VAL]                      =  \"PCP_A_VAL\",\n\t[VCAP_AF_PCP_B_VAL]                      =  \"PCP_B_VAL\",\n\t[VCAP_AF_PCP_C_VAL]                      =  \"PCP_C_VAL\",\n\t[VCAP_AF_PCP_ENA]                        =  \"PCP_ENA\",\n\t[VCAP_AF_PCP_VAL]                        =  \"PCP_VAL\",\n\t[VCAP_AF_PIPELINE_ACT]                   =  \"PIPELINE_ACT\",\n\t[VCAP_AF_PIPELINE_FORCE_ENA]             =  \"PIPELINE_FORCE_ENA\",\n\t[VCAP_AF_PIPELINE_PT]                    =  \"PIPELINE_PT\",\n\t[VCAP_AF_POLICE_ENA]                     =  \"POLICE_ENA\",\n\t[VCAP_AF_POLICE_IDX]                     =  \"POLICE_IDX\",\n\t[VCAP_AF_POLICE_REMARK]                  =  \"POLICE_REMARK\",\n\t[VCAP_AF_POLICE_VCAP_ONLY]               =  \"POLICE_VCAP_ONLY\",\n\t[VCAP_AF_POP_VAL]                        =  \"POP_VAL\",\n\t[VCAP_AF_PORT_MASK]                      =  \"PORT_MASK\",\n\t[VCAP_AF_PUSH_CUSTOMER_TAG]              =  \"PUSH_CUSTOMER_TAG\",\n\t[VCAP_AF_PUSH_INNER_TAG]                 =  \"PUSH_INNER_TAG\",\n\t[VCAP_AF_PUSH_OUTER_TAG]                 =  \"PUSH_OUTER_TAG\",\n\t[VCAP_AF_QOS_ENA]                        =  \"QOS_ENA\",\n\t[VCAP_AF_QOS_VAL]                        =  \"QOS_VAL\",\n\t[VCAP_AF_REW_OP]                         =  \"REW_OP\",\n\t[VCAP_AF_RT_DIS]                         =  \"RT_DIS\",\n\t[VCAP_AF_SFID_ENA]                       =  \"SFID_ENA\",\n\t[VCAP_AF_SFID_VAL]                       =  \"SFID_VAL\",\n\t[VCAP_AF_SGID_ENA]                       =  \"SGID_ENA\",\n\t[VCAP_AF_SGID_VAL]                       =  \"SGID_VAL\",\n\t[VCAP_AF_SWAP_MACS_ENA]                  =  \"SWAP_MACS_ENA\",\n\t[VCAP_AF_TAG_A_DEI_SEL]                  =  \"TAG_A_DEI_SEL\",\n\t[VCAP_AF_TAG_A_PCP_SEL]                  =  \"TAG_A_PCP_SEL\",\n\t[VCAP_AF_TAG_A_TPID_SEL]                 =  \"TAG_A_TPID_SEL\",\n\t[VCAP_AF_TAG_A_VID_SEL]                  =  \"TAG_A_VID_SEL\",\n\t[VCAP_AF_TAG_B_DEI_SEL]                  =  \"TAG_B_DEI_SEL\",\n\t[VCAP_AF_TAG_B_PCP_SEL]                  =  \"TAG_B_PCP_SEL\",\n\t[VCAP_AF_TAG_B_TPID_SEL]                 =  \"TAG_B_TPID_SEL\",\n\t[VCAP_AF_TAG_B_VID_SEL]                  =  \"TAG_B_VID_SEL\",\n\t[VCAP_AF_TAG_C_DEI_SEL]                  =  \"TAG_C_DEI_SEL\",\n\t[VCAP_AF_TAG_C_PCP_SEL]                  =  \"TAG_C_PCP_SEL\",\n\t[VCAP_AF_TAG_C_TPID_SEL]                 =  \"TAG_C_TPID_SEL\",\n\t[VCAP_AF_TAG_C_VID_SEL]                  =  \"TAG_C_VID_SEL\",\n\t[VCAP_AF_TYPE]                           =  \"TYPE\",\n\t[VCAP_AF_UNTAG_VID_ENA]                  =  \"UNTAG_VID_ENA\",\n\t[VCAP_AF_VID_A_VAL]                      =  \"VID_A_VAL\",\n\t[VCAP_AF_VID_B_VAL]                      =  \"VID_B_VAL\",\n\t[VCAP_AF_VID_C_VAL]                      =  \"VID_C_VAL\",\n\t[VCAP_AF_VID_REPLACE_ENA]                =  \"VID_REPLACE_ENA\",\n\t[VCAP_AF_VID_VAL]                        =  \"VID_VAL\",\n\t[VCAP_AF_VLAN_POP_CNT]                   =  \"VLAN_POP_CNT\",\n\t[VCAP_AF_VLAN_POP_CNT_ENA]               =  \"VLAN_POP_CNT_ENA\",\n};\n\n \nconst struct vcap_info lan966x_vcaps[] = {\n\t[VCAP_TYPE_IS1] = {\n\t\t.name = \"is1\",\n\t\t.rows = 192,\n\t\t.sw_count = 4,\n\t\t.sw_width = 96,\n\t\t.sticky_width = 32,\n\t\t.act_width = 123,\n\t\t.default_cnt = 0,\n\t\t.require_cnt_dis = 1,\n\t\t.version = 1,\n\t\t.keyfield_set = is1_keyfield_set,\n\t\t.keyfield_set_size = ARRAY_SIZE(is1_keyfield_set),\n\t\t.actionfield_set = is1_actionfield_set,\n\t\t.actionfield_set_size = ARRAY_SIZE(is1_actionfield_set),\n\t\t.keyfield_set_map = is1_keyfield_set_map,\n\t\t.keyfield_set_map_size = is1_keyfield_set_map_size,\n\t\t.actionfield_set_map = is1_actionfield_set_map,\n\t\t.actionfield_set_map_size = is1_actionfield_set_map_size,\n\t\t.keyfield_set_typegroups = is1_keyfield_set_typegroups,\n\t\t.actionfield_set_typegroups = is1_actionfield_set_typegroups,\n\t},\n\t[VCAP_TYPE_IS2] = {\n\t\t.name = \"is2\",\n\t\t.rows = 64,\n\t\t.sw_count = 4,\n\t\t.sw_width = 96,\n\t\t.sticky_width = 32,\n\t\t.act_width = 31,\n\t\t.default_cnt = 11,\n\t\t.require_cnt_dis = 1,\n\t\t.version = 1,\n\t\t.keyfield_set = is2_keyfield_set,\n\t\t.keyfield_set_size = ARRAY_SIZE(is2_keyfield_set),\n\t\t.actionfield_set = is2_actionfield_set,\n\t\t.actionfield_set_size = ARRAY_SIZE(is2_actionfield_set),\n\t\t.keyfield_set_map = is2_keyfield_set_map,\n\t\t.keyfield_set_map_size = is2_keyfield_set_map_size,\n\t\t.actionfield_set_map = is2_actionfield_set_map,\n\t\t.actionfield_set_map_size = is2_actionfield_set_map_size,\n\t\t.keyfield_set_typegroups = is2_keyfield_set_typegroups,\n\t\t.actionfield_set_typegroups = is2_actionfield_set_typegroups,\n\t},\n\t[VCAP_TYPE_ES0] = {\n\t\t.name = \"es0\",\n\t\t.rows = 256,\n\t\t.sw_count = 1,\n\t\t.sw_width = 96,\n\t\t.sticky_width = 1,\n\t\t.act_width = 65,\n\t\t.default_cnt = 8,\n\t\t.require_cnt_dis = 0,\n\t\t.version = 1,\n\t\t.keyfield_set = es0_keyfield_set,\n\t\t.keyfield_set_size = ARRAY_SIZE(es0_keyfield_set),\n\t\t.actionfield_set = es0_actionfield_set,\n\t\t.actionfield_set_size = ARRAY_SIZE(es0_actionfield_set),\n\t\t.keyfield_set_map = es0_keyfield_set_map,\n\t\t.keyfield_set_map_size = es0_keyfield_set_map_size,\n\t\t.actionfield_set_map = es0_actionfield_set_map,\n\t\t.actionfield_set_map_size = es0_actionfield_set_map_size,\n\t\t.keyfield_set_typegroups = es0_keyfield_set_typegroups,\n\t\t.actionfield_set_typegroups = es0_actionfield_set_typegroups,\n\t},\n};\n\nconst struct vcap_statistics lan966x_vcap_stats = {\n\t.name = \"lan966x\",\n\t.count = 3,\n\t.keyfield_set_names = vcap_keyfield_set_names,\n\t.actionfield_set_names = vcap_actionfield_set_names,\n\t.keyfield_names = vcap_keyfield_names,\n\t.actionfield_names = vcap_actionfield_names,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}