# Fri May 04 02:13:16 2018

Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":34:38:34:49|Tristate driver secondary_15 (in view: work.PSU_Top_Level(verilog)) on net secondary_15 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":34:26:34:35|Tristate driver primary_15 (in view: work.PSU_Top_Level(verilog)) on net primary_15 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":34:19:34:23|Tristate driver cs_15 (in view: work.PSU_Top_Level(verilog)) on net cs_15 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":34:11:34:16|Tristate driver sck_15 (in view: work.PSU_Top_Level(verilog)) on net sck_15 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":32:35:32:45|Tristate driver secondary_5 (in view: work.PSU_Top_Level(verilog)) on net secondary_5 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":32:24:32:32|Tristate driver primary_5 (in view: work.PSU_Top_Level(verilog)) on net primary_5 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":32:18:32:21|Tristate driver cs_5 (in view: work.PSU_Top_Level(verilog)) on net cs_5 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":32:11:32:15|Tristate driver sck_5 (in view: work.PSU_Top_Level(verilog)) on net sck_5 (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":30:38:30:49|Tristate driver secondary_fb (in view: work.PSU_Top_Level(verilog)) on net secondary_fb (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.
@N: MO111 :"c:\pid project\pid_controller\hdl\psu_top_level.v":30:26:30:35|Tristate driver primary_fb (in view: work.PSU_Top_Level(verilog)) on net primary_fb (in view: work.PSU_Top_Level(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

Encoding state machine state[2:0] (in view: work.PSU_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\pid project\pid_controller\hdl\psu_controller.v":35:0:35:5|Found counter in view:work.PSU_controller(verilog) instance cnt[8:0] 
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_4_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Found counter in view:work.controller_Z1(verilog) instance count[15:0] 
Encoding state machine state[13:0] (in view: work.controller_Z1(verilog))
original code -> new code
   000000 -> 00000000000001
   000001 -> 00000000000010
   000010 -> 00000000000100
   000011 -> 00000000001000
   000100 -> 00000000010000
   000101 -> 00000000100000
   000110 -> 00000001000000
   000111 -> 00000010000000
   001000 -> 00000100000000
   001001 -> 00001000000000
   001010 -> 00010000000000
   001011 -> 00100000000000
   001110 -> 01000000000000
   001111 -> 10000000000000
@N: MF184 :"c:\pid project\pid_controller\hdl\error_calc.v":40:19:40:36|Found 13 by 13 bit subtractor, 'un2_diffreg_0_0[12:0]'
@N: MF176 |Default generator successful 
Encoding state machine state[2:0] (in view: work.integral_calc_13s_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF176 |Default generator successful 
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs1_a_1[12:0]'
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs0_a_0[12:0]'
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs1_a_1[12:0]'
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs0_a_0[12:0]'
@N: MF184 :"c:\pid project\pid_controller\hdl\derivative_calc.v":33:21:33:43|Found 13 by 13 bit subtractor, 'un2_deriv_out_0_0[12:0]'
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[0] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[1] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[2] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[3] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[4] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[5] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[6] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[7] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[8] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[9] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[10] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[11] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[6:0] (in view: work.pid_sum_13s(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MF176 |Default generator successful 
@N: MF238 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Found 13-bit incrementor, 'inf_abs1_a_2[12:0]'
@N: MF238 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Found 26-bit incrementor, 'inf_abs2_a_0[25:0]'
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MO231 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found counter in view:work.spi_ctl_12s(verilog) instance cnt[15:0] 
Encoding state machine state[1:0] (in view: work.spi_ctl_12s(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.pwm_ctl_157_32s_13s_188_1s_100000_0_1_2_3(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":50:0:50:5|There are no possible illegal states for state machine state[3:0] (in view: work.pwm_ctl_157_32s_13s_188_1s_100000_0_1_2_3(verilog)); safe FSM implementation is not required.
@N: MF176 |Default generator successful 
@N: MF238 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":98:28:98:37|Found 24-bit incrementor, 'un1_nsum_adj[23:0]'
@N: MO231 :"c:\pid project\pid_controller\hdl\pwm_tx.v":51:0:51:5|Found counter in view:work.pwm_tx_157_32s_13s_10_188_157_100000(verilog) instance counter[31:0] 
@N: MF179 :"c:\pid project\pid_controller\hdl\pwm_tx.v":58:33:58:52|Found 32 by 32 bit less-than operator ('<') un1_counter (in view: work.pwm_tx_157_32s_13s_10_188_157_100000(verilog))
@N: MF179 :"c:\pid project\pid_controller\hdl\pwm_tx.v":55:33:55:57|Found 32 by 32 bit less-than operator ('<') un1_counter_2 (in view: work.pwm_tx_157_32s_13s_10_188_157_100000(verilog))
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":186:0:186:5|Found up-down counter in view:work.constant_gen(verilog) instance k_pfb[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":186:0:186:5|Found up-down counter in view:work.constant_gen(verilog) instance k_ifb[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":153:0:153:5|Found up-down counter in view:work.constant_gen(verilog) instance k_p12[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":153:0:153:5|Found up-down counter in view:work.constant_gen(verilog) instance k_i12[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":120:0:120:5|Found up-down counter in view:work.constant_gen(verilog) instance k_p15[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":120:0:120:5|Found up-down counter in view:work.constant_gen(verilog) instance k_i15[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":87:0:87:5|Found up-down counter in view:work.constant_gen(verilog) instance k_p33[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":87:0:87:5|Found up-down counter in view:work.constant_gen(verilog) instance k_i33[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":54:0:54:5|Found up-down counter in view:work.constant_gen(verilog) instance k_p5[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":54:0:54:5|Found up-down counter in view:work.constant_gen(verilog) instance k_i5[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":186:0:186:5|Found up-down counter in view:work.constant_gen(verilog) instance target_vfb[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":153:0:153:5|Found up-down counter in view:work.constant_gen(verilog) instance target_v12[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":120:0:120:5|Found up-down counter in view:work.constant_gen(verilog) instance target_v15[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":87:0:87:5|Found up-down counter in view:work.constant_gen(verilog) instance target_v33[12:0]  
@N: MO230 :"c:\pid project\pid_controller\hdl\constant_gen.v":54:0:54:5|Found up-down counter in view:work.constant_gen(verilog) instance target_v5[12:0]  
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":186:0:186:5|Removing sequential instance k_pfb[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":153:0:153:5|Removing sequential instance k_i12[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":153:0:153:5|Removing sequential instance k_p12[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":186:0:186:5|Removing sequential instance k_ifb[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":120:0:120:5|Removing sequential instance k_i15[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":120:0:120:5|Removing sequential instance k_p15[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":54:0:54:5|Removing sequential instance k_i5[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":54:0:54:5|Removing sequential instance k_p5[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":120:0:120:5|Removing sequential instance target_v15[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":153:0:153:5|Removing sequential instance target_v12[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":186:0:186:5|Removing sequential instance target_vfb[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\constant_gen.v":54:0:54:5|Removing sequential instance target_v5[12] (in view: work.constant_gen(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 124MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 151MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 152MB peak: 185MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 185MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:40s; Memory used current: 227MB peak: 228MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 225MB peak: 228MB)


Finished preparing to map (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 220MB peak: 228MB)


Finished technology mapping (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 262MB peak: 268MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                     Fanout, notes                     
---------------------------------------------------------------------------------
PSU_CTL.state[0] / Q                           43                                
CG.k_i33[0] / Q                                54                                
CG.k_i33[1] / Q                                36                                
CG.k_i33[3] / Q                                28                                
CG.k_i33[4] / Q                                25                                
CG.k_i33[5] / Q                                32                                
CG.k_i33[6] / Q                                53                                
CG.k_i33[7] / Q                                31                                
CG.k_i33[9] / Q                                41                                
CG.k_i33[10] / Q                               29                                
CG.k_i33[11] / Q                               29                                
PID_33.CONTROLLER.state[2] / Q                 62                                
PID_33.CONTROLLER.state[5] / Q                 847                               
PID_33.CONTROLLER.state[13] / Q                32                                
PID_33.INTSR.sr_0_[12] / Q                     43                                
PID_33.INTCALC.integ[25] / Q                   41                                
PID_33.SUM.sumreg[39] / Q                      88                                
PID_33.PWM_TX.un1_counter_4[0] / Y             30                                
PID_33.SUM.state[1] / Q                        41                                
PID_33.SUM.state[2] / Q                        92                                
PID_33.SUM.p_adj[0] / Q                        26                                
PID_33.AVG_CALC.state[0] / Q                   51                                
n_rst_pad / Y                                  1491 : 1490 asynchronous set/reset
choose_cont_pad[0] / Y                         49                                
choose_cont_pad[1] / Y                         45                                
choose_cont_pad[2] / Y                         27                                
choose_cont_pad[3] / Y                         46                                
choose_const_pad[0] / Y                        27                                
PID_33.SUM.next_sum_0_sqmuxa_1 / Y             26                                
PID_33.SUM.next_sum_1_sqmuxa_2 / Y             27                                
PID_33.SUM.next_sum_0_sqmuxa_2 / Y             28                                
PID_33.SUM.next_sum_1_sqmuxa / Y               27                                
PID_33.SUM.next_sum_0_sqmuxa / Y               26                                
PID_33.SUM.next_ireg_3.m1_1 / Y                26                                
CG.target_vfb_0_sqmuxa / Y                     25                                
CG.target_v15_0_sqmuxa / Y                     29                                
CG.k_i33_0_sqmuxa / Y                          29                                
PID_33.INTCALC.un1_next_int_0_iv[13] / Y       37                                
CG.k_p33_0_sqmuxa / Y                          27                                
PID_33.SUM.un1_state_1_0_a2 / Y                40                                
PID_33.SUM.un1_next_sum_1_iv[26] / Y           41                                
PID_33.PWM_CTL.next_off_div_0_sqmuxa_0 / Y     32                                
CG.k_p15_0_sqmuxa / Y                          28                                
CG.k_i15_0_sqmuxa / Y                          30                                
CG.k_p12_0_sqmuxa / Y                          31                                
CG.k_pfb_0_sqmuxa / Y                          28                                
CG.k_p5_0_sqmuxa_1 / Y                         26                                
CG.k_i5_0_sqmuxa_1 / Y                         28                                
CG.k_ifb_0_sqmuxa / Y                          30                                
PID_33.INTCALC.state_tr2_1 / Y                 29                                
=================================================================================

@N: FP130 |Promoting Net n_rst_c on CLKBUF  n_rst_pad 
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: FP130 |Promoting Net PID_33.int_enable on CLKINT  I_497 
@N: FP130 |Promoting Net PID_33.SUM.state[2] on CLKINT  I_498 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:43s; Memory used current: 262MB peak: 268MB)

Replicating Combinational Instance PID_33.INTCALC.state_tr2_1, fanout 29 segments 2
Replicating Combinational Instance CG.k_ifb_0_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance CG.k_i5_0_sqmuxa_1, fanout 28 segments 2
Replicating Combinational Instance CG.k_p5_0_sqmuxa_1, fanout 26 segments 2
Replicating Combinational Instance CG.k_pfb_0_sqmuxa, fanout 28 segments 2
Replicating Combinational Instance CG.k_p12_0_sqmuxa, fanout 31 segments 2
Replicating Combinational Instance CG.k_i15_0_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance CG.k_p15_0_sqmuxa, fanout 28 segments 2
Replicating Combinational Instance PID_33.PWM_CTL.next_off_div_0_sqmuxa_0, fanout 32 segments 2
Replicating Combinational Instance PID_33.SUM.un1_next_sum_1_iv[26], fanout 41 segments 2
Replicating Combinational Instance PID_33.SUM.un1_state_1_0_a2, fanout 40 segments 2
Replicating Combinational Instance CG.k_p33_0_sqmuxa, fanout 27 segments 2
Replicating Combinational Instance PID_33.INTCALC.un1_next_int_0_iv[13], fanout 37 segments 2
Replicating Combinational Instance CG.k_i33_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance CG.target_v15_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance CG.target_vfb_0_sqmuxa, fanout 25 segments 2
Replicating Combinational Instance PID_33.SUM.next_ireg_3.m1_1, fanout 26 segments 2
Replicating Combinational Instance PID_33.SUM.next_sum_0_sqmuxa, fanout 26 segments 2
Replicating Combinational Instance PID_33.SUM.next_sum_1_sqmuxa, fanout 28 segments 2
Replicating Combinational Instance PID_33.SUM.next_sum_0_sqmuxa_2, fanout 28 segments 2
Replicating Combinational Instance PID_33.SUM.next_sum_1_sqmuxa_2, fanout 28 segments 2
Replicating Combinational Instance PID_33.SUM.next_sum_0_sqmuxa_1, fanout 26 segments 2
Buffering choose_const_c[0], fanout 27 segments 2
Buffering choose_cont_c[3], fanout 46 segments 2
Buffering choose_cont_c[2], fanout 27 segments 2
Buffering choose_cont_c[1], fanout 45 segments 2
Buffering choose_cont_c[0], fanout 49 segments 3
Replicating Sequential Instance PID_33.AVG_CALC.state[0], fanout 51 segments 3
Replicating Sequential Instance PID_33.SUM.p_adj[0], fanout 26 segments 2
Replicating Sequential Instance PID_33.SUM.state[1], fanout 43 segments 2
Replicating Combinational Instance PID_33.PWM_TX.un1_counter_4[0], fanout 30 segments 2
Replicating Sequential Instance PID_33.SUM.sumreg[39], fanout 88 segments 4
Replicating Sequential Instance PID_33.INTCALC.integ[25], fanout 43 segments 2
Replicating Sequential Instance PID_33.INTSR.sr_0_[12], fanout 45 segments 2
Replicating Sequential Instance PID_33.CONTROLLER.state[13], fanout 32 segments 2
Replicating Sequential Instance PID_33.CONTROLLER.state[2], fanout 62 segments 3
Replicating Sequential Instance CG.k_i33[11], fanout 29 segments 2
Replicating Sequential Instance CG.k_i33[10], fanout 29 segments 2
Replicating Sequential Instance CG.k_i33[9], fanout 41 segments 2
Replicating Sequential Instance CG.k_i33[7], fanout 31 segments 2
Replicating Sequential Instance CG.k_i33[6], fanout 53 segments 3
Replicating Sequential Instance CG.k_i33[5], fanout 32 segments 2
Replicating Sequential Instance CG.k_i33[4], fanout 25 segments 2
Replicating Sequential Instance CG.k_i33[3], fanout 29 segments 2
Replicating Sequential Instance CG.k_i33[1], fanout 37 segments 2
Replicating Sequential Instance CG.k_i33[0], fanout 54 segments 3
Replicating Sequential Instance PSU_CTL.state[0], fanout 44 segments 2
Replicating Combinational Instance INC_SIG.sig_out, fanout 29 segments 2

Added 6 Buffers
Added 49 Cells via replication
	Added 25 Sequential Cells via replication
	Added 24 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:43s; Memory used current: 263MB peak: 268MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1419 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 96 clock pin(s) of sequential element(s)
0 instances converted, 96 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0003       clk                 port                   1419       CG.k_pfb[11]   
=======================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PID_33.PLL.Core     PLL                    65         PID_33.PWM_TX.off_reg[31]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       PID_33.PLL.Core     PLL                    31         PID_33.SPI.SPI_RDYSIG.sig_prev     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 220MB peak: 268MB)

Writing Analyst data base C:\PID Project\PID_Controller\synthesis\synwork\PSU_Top_Level_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 227MB peak: 268MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 232MB peak: 268MB)


Start final timing analysis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 227MB peak: 268MB)

@W: MT420 |Found inferred clock PSU_Top_Level|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock pll_80|YC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_33.PLL.YC"
@W: MT420 |Found inferred clock pll_80|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_33.PLL.GLA"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 04 02:14:03 2018
#


Top view:               PSU_Top_Level
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -18.276

                              Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------
PSU_Top_Level|clk             100.0 MHz     35.4 MHz      10.000        28.276        -18.276     inferred     Inferred_clkgroup_0
pll_80|GLA_inferred_clock     100.0 MHz     42.0 MHz      10.000        23.814        -13.814     inferred     Inferred_clkgroup_1
pll_80|YC_inferred_clock      100.0 MHz     105.0 MHz     10.000        9.525         0.474       inferred     Inferred_clkgroup_2
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------
PSU_Top_Level|clk          PSU_Top_Level|clk          |  10.000      -18.276  |  No paths    -      |  No paths    -      |  No paths    -    
PSU_Top_Level|clk          pll_80|GLA_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_80|GLA_inferred_clock  PSU_Top_Level|clk          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_80|GLA_inferred_clock  pll_80|GLA_inferred_clock  |  10.000      -13.814  |  No paths    -      |  No paths    -      |  No paths    -    
pll_80|YC_inferred_clock   PSU_Top_Level|clk          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_80|YC_inferred_clock   pll_80|YC_inferred_clock   |  10.000      0.475    |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PSU_Top_Level|clk
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                   Arrival            
Instance                Reference             Type         Pin     Net             Time        Slack  
                        Clock                                                                         
------------------------------------------------------------------------------------------------------
INC_SIG.sig_prev        PSU_Top_Level|clk     DFN1C0       Q       sig_prev        0.580       -18.276
INC_SIG.sig_old         PSU_Top_Level|clk     DFN1P0       Q       sig_old_i_0     0.580       -17.883
CG.k_i33[5]             PSU_Top_Level|clk     DFN1P0       Q       k_i33[5]        0.737       -17.755
CG.k_i33[7]             PSU_Top_Level|clk     DFN1C0       Q       k_i33[7]        0.737       -17.708
CG.k_i33[10]            PSU_Top_Level|clk     DFN1C0       Q       k_i33[10]       0.737       -17.647
PID_33.SUM.i_adj[1]     PSU_Top_Level|clk     DFN1E1C0     Q       i_adj[1]        0.737       -17.511
CG.k_i33[9]             PSU_Top_Level|clk     DFN1C0       Q       k_i33[9]        0.737       -17.026
CG.k_i33_0[5]           PSU_Top_Level|clk     DFN1P0       Q       k_i33_0[5]      0.737       -16.842
CG.k_i33_0[11]          PSU_Top_Level|clk     DFN1C0       Q       k_i33_0[11]     0.737       -16.778
CG.k_i33_0[9]           PSU_Top_Level|clk     DFN1C0       Q       k_i33_0[9]      0.737       -16.765
======================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                       Required            
Instance                Reference             Type         Pin     Net                 Time         Slack  
                        Clock                                                                              
-----------------------------------------------------------------------------------------------------------
CG.k_p12[11]            PSU_Top_Level|clk     DFN1C0       D       k_p12_n11           9.427        -18.276
CG.k_i15[11]            PSU_Top_Level|clk     DFN1C0       D       k_i15_n11           9.427        -18.176
PID_33.SUM.ireg[21]     PSU_Top_Level|clk     DFN1E1C0     D       next_ireg_3[21]     9.496        -17.755
CG.k_ifb[11]            PSU_Top_Level|clk     DFN1C0       D       k_ifb_n11           9.427        -17.320
CG.k_p12[10]            PSU_Top_Level|clk     DFN1C0       D       k_p12_n10           9.427        -16.892
PID_33.SUM.ireg[22]     PSU_Top_Level|clk     DFN1E1C0     D       next_ireg_3[22]     9.496        -16.529
PID_33.SUM.ireg[23]     PSU_Top_Level|clk     DFN1E1C0     D       next_ireg_3[23]     9.496        -16.481
PID_33.SUM.ireg[15]     PSU_Top_Level|clk     DFN1E1C0     D       next_ireg_3[15]     9.496        -16.470
CG.k_i15[10]            PSU_Top_Level|clk     DFN1C0       D       k_i15_n10           9.427        -16.273
PID_33.SUM.ireg[13]     PSU_Top_Level|clk     DFN1E1C0     D       next_ireg_3[13]     9.496        -16.022
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      27.702
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.276

    Number of logic level(s):                20
    Starting point:                          INC_SIG.sig_prev / Q
    Ending point:                            CG.k_p12[11] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
INC_SIG.sig_prev              DFN1C0     Q        Out     0.580     0.580       -         
sig_prev                      Net        -        -       0.806     -           3         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      A        In      -         1.387       -         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      Y        Out     0.488     1.875       -         
inc_constd_0                  Net        -        -       2.127     -           15        
CG.k_p12_0_sqmuxa_0           NOR3C      C        In      -         4.002       -         
CG.k_p12_0_sqmuxa_0           NOR3C      Y        Out     0.666     4.668       -         
k_p12_0_sqmuxa_0              Net        -        -       2.172     -           16        
CG.G_12                       AOI1       C        In      -         6.840       -         
CG.G_12                       AOI1       Y        Out     0.487     7.327       -         
N_192                         Net        -        -       1.184     -           4         
CG.k_p12_RNI31J77[1]          OA1        A        In      -         8.511       -         
CG.k_p12_RNI31J77[1]          OA1        Y        Out     0.732     9.242       -         
k_p12_c1_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIKROHG_0[0]        OA1B       B        In      -         10.049      -         
CG.k_p12_RNIKROHG_0[0]        OA1B       Y        Out     0.732     10.780      -         
N_730                         Net        -        -       0.386     -           2         
CG.k_p12_RNI7NDB11[2]         AO1        C        In      -         11.166      -         
CG.k_p12_RNI7NDB11[2]         AO1        Y        Out     0.633     11.799      -         
k_p12_c2                      Net        -        -       0.386     -           2         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      A        In      -         12.185      -         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      Y        Out     0.627     12.812      -         
N_733                         Net        -        -       0.322     -           1         
CG.k_p12_RNI60LJ72[3]         AO1        C        In      -         13.133      -         
CG.k_p12_RNI60LJ72[3]         AO1        Y        Out     0.633     13.766      -         
k_p12_c3                      Net        -        -       0.386     -           2         
CG.k_p12_RNIPGUFD2[3]         AO1A       B        In      -         14.152      -         
CG.k_p12_RNIPGUFD2[3]         AO1A       Y        Out     0.598     14.750      -         
k_p12_c4                      Net        -        -       0.806     -           3         
CG.k_p12_RNI59DQF2[3]         NOR2A      A        In      -         15.556      -         
CG.k_p12_RNI59DQF2[3]         NOR2A      Y        Out     0.627     16.183      -         
N_739                         Net        -        -       0.386     -           2         
CG.k_p12_RNI9PTGO2[6]         OA1        A        In      -         16.569      -         
CG.k_p12_RNI9PTGO2[6]         OA1        Y        Out     0.732     17.301      -         
k_p12_c6_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIFEVPG5[6]         OR3A       B        In      -         18.107      -         
CG.k_p12_RNIFEVPG5[6]         OR3A       Y        Out     0.714     18.822      -         
k_p12_c7_0_tz                 Net        -        -       0.322     -           1         
CG.k_p12_RNIJJR1H5[7]         NOR2B      B        In      -         19.143      -         
CG.k_p12_RNIJJR1H5[7]         NOR2B      Y        Out     0.627     19.770      -         
k_p12_c7_0                    Net        -        -       0.386     -           2         
CG.k_p12_RNI22RR1B[7]         OR2        A        In      -         20.156      -         
CG.k_p12_RNI22RR1B[7]         OR2        Y        Out     0.507     20.664      -         
k_p12_c7                      Net        -        -       0.386     -           2         
CG.k_p12_RNIEQ964B[7]         NOR2A      A        In      -         21.049      -         
CG.k_p12_RNIEQ964B[7]         NOR2A      Y        Out     0.627     21.677      -         
N_748                         Net        -        -       0.322     -           1         
CG.k_p12_RNI1RFK8M[8]         OR2        B        In      -         21.998      -         
CG.k_p12_RNI1RFK8M[8]         OR2        Y        Out     0.646     22.645      -         
k_p12_c8                      Net        -        -       0.386     -           2         
CG.k_p12_RNIDJUUAM[8]         NOR2A      A        In      -         23.031      -         
CG.k_p12_RNIDJUUAM[8]         NOR2A      Y        Out     0.627     23.658      -         
N_751                         Net        -        -       0.322     -           1         
CG.k_p12_RNIIJFVH11[9]        OR2        B        In      -         23.980      -         
CG.k_p12_RNIIJFVH11[9]        OR2        Y        Out     0.646     24.626      -         
k_p12_c9                      Net        -        -       0.386     -           2         
CG.k_p12_RNO_0[11]            AO13       A        In      -         25.012      -         
CG.k_p12_RNO_0[11]            AO13       Y        Out     1.062     26.074      -         
k_p12_c10                     Net        -        -       0.322     -           1         
CG.k_p12_RNO[11]              XNOR3      C        In      -         26.395      -         
CG.k_p12_RNO[11]              XNOR3      Y        Out     0.985     27.381      -         
k_p12_n11                     Net        -        -       0.322     -           1         
CG.k_p12[11]                  DFN1C0     D        In      -         27.702      -         
==========================================================================================
Total path delay (propagation time + setup) of 28.276 is 14.551(51.5%) logic and 13.724(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      27.686
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.260

    Number of logic level(s):                20
    Starting point:                          INC_SIG.sig_prev / Q
    Ending point:                            CG.k_p12[11] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
INC_SIG.sig_prev              DFN1C0     Q        Out     0.580     0.580       -         
sig_prev                      Net        -        -       0.806     -           3         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      A        In      -         1.387       -         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      Y        Out     0.488     1.875       -         
inc_constd_0                  Net        -        -       2.127     -           15        
CG.k_p12_0_sqmuxa_0           NOR3C      C        In      -         4.002       -         
CG.k_p12_0_sqmuxa_0           NOR3C      Y        Out     0.666     4.668       -         
k_p12_0_sqmuxa_0              Net        -        -       2.172     -           16        
CG.G_12                       AOI1       C        In      -         6.840       -         
CG.G_12                       AOI1       Y        Out     0.487     7.327       -         
N_192                         Net        -        -       1.184     -           4         
CG.k_p12_RNI52NV6[0]          OA1B       B        In      -         8.511       -         
CG.k_p12_RNI52NV6[0]          OA1B       Y        Out     0.732     9.242       -         
N_727                         Net        -        -       0.806     -           3         
CG.k_p12_RNIKROHG[0]          OR3A       C        In      -         10.049      -         
CG.k_p12_RNIKROHG[0]          OR3A       Y        Out     0.751     10.800      -         
k_p12_c2_0_tz                 Net        -        -       0.386     -           2         
CG.k_p12_RNI7NDB11[2]         AO1        B        In      -         11.185      -         
CG.k_p12_RNI7NDB11[2]         AO1        Y        Out     0.598     11.783      -         
k_p12_c2                      Net        -        -       0.386     -           2         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      A        In      -         12.169      -         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      Y        Out     0.627     12.796      -         
N_733                         Net        -        -       0.322     -           1         
CG.k_p12_RNI60LJ72[3]         AO1        C        In      -         13.118      -         
CG.k_p12_RNI60LJ72[3]         AO1        Y        Out     0.633     13.750      -         
k_p12_c3                      Net        -        -       0.386     -           2         
CG.k_p12_RNIPGUFD2[3]         AO1A       B        In      -         14.136      -         
CG.k_p12_RNIPGUFD2[3]         AO1A       Y        Out     0.598     14.734      -         
k_p12_c4                      Net        -        -       0.806     -           3         
CG.k_p12_RNI59DQF2[3]         NOR2A      A        In      -         15.540      -         
CG.k_p12_RNI59DQF2[3]         NOR2A      Y        Out     0.627     16.168      -         
N_739                         Net        -        -       0.386     -           2         
CG.k_p12_RNI9PTGO2[6]         OA1        A        In      -         16.554      -         
CG.k_p12_RNI9PTGO2[6]         OA1        Y        Out     0.732     17.285      -         
k_p12_c6_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIFEVPG5[6]         OR3A       B        In      -         18.092      -         
CG.k_p12_RNIFEVPG5[6]         OR3A       Y        Out     0.714     18.806      -         
k_p12_c7_0_tz                 Net        -        -       0.322     -           1         
CG.k_p12_RNIJJR1H5[7]         NOR2B      B        In      -         19.127      -         
CG.k_p12_RNIJJR1H5[7]         NOR2B      Y        Out     0.627     19.755      -         
k_p12_c7_0                    Net        -        -       0.386     -           2         
CG.k_p12_RNI22RR1B[7]         OR2        A        In      -         20.141      -         
CG.k_p12_RNI22RR1B[7]         OR2        Y        Out     0.507     20.648      -         
k_p12_c7                      Net        -        -       0.386     -           2         
CG.k_p12_RNIEQ964B[7]         NOR2A      A        In      -         21.034      -         
CG.k_p12_RNIEQ964B[7]         NOR2A      Y        Out     0.627     21.661      -         
N_748                         Net        -        -       0.322     -           1         
CG.k_p12_RNI1RFK8M[8]         OR2        B        In      -         21.983      -         
CG.k_p12_RNI1RFK8M[8]         OR2        Y        Out     0.646     22.629      -         
k_p12_c8                      Net        -        -       0.386     -           2         
CG.k_p12_RNIDJUUAM[8]         NOR2A      A        In      -         23.015      -         
CG.k_p12_RNIDJUUAM[8]         NOR2A      Y        Out     0.627     23.642      -         
N_751                         Net        -        -       0.322     -           1         
CG.k_p12_RNIIJFVH11[9]        OR2        B        In      -         23.964      -         
CG.k_p12_RNIIJFVH11[9]        OR2        Y        Out     0.646     24.610      -         
k_p12_c9                      Net        -        -       0.386     -           2         
CG.k_p12_RNO_0[11]            AO13       A        In      -         24.996      -         
CG.k_p12_RNO_0[11]            AO13       Y        Out     1.062     26.058      -         
k_p12_c10                     Net        -        -       0.322     -           1         
CG.k_p12_RNO[11]              XNOR3      C        In      -         26.380      -         
CG.k_p12_RNO[11]              XNOR3      Y        Out     0.985     27.365      -         
k_p12_n11                     Net        -        -       0.322     -           1         
CG.k_p12[11]                  DFN1C0     D        In      -         27.686      -         
==========================================================================================
Total path delay (propagation time + setup) of 28.260 is 14.536(51.4%) logic and 13.724(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      27.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.223

    Number of logic level(s):                20
    Starting point:                          INC_SIG.sig_prev / Q
    Ending point:                            CG.k_p12[11] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
INC_SIG.sig_prev              DFN1C0     Q        Out     0.580     0.580       -         
sig_prev                      Net        -        -       0.806     -           3         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      A        In      -         1.387       -         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      Y        Out     0.488     1.875       -         
inc_constd_0                  Net        -        -       2.127     -           15        
CG.k_p12_0_sqmuxa_0           NOR3C      C        In      -         4.002       -         
CG.k_p12_0_sqmuxa_0           NOR3C      Y        Out     0.666     4.668       -         
k_p12_0_sqmuxa_0              Net        -        -       2.172     -           16        
CG.G_12                       AOI1       C        In      -         6.840       -         
CG.G_12                       AOI1       Y        Out     0.487     7.327       -         
N_192                         Net        -        -       1.184     -           4         
CG.k_p12_RNI31J77[1]          OA1        A        In      -         8.511       -         
CG.k_p12_RNI31J77[1]          OA1        Y        Out     0.732     9.242       -         
k_p12_c1_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIKROHG[0]          OR3A       B        In      -         10.049      -         
CG.k_p12_RNIKROHG[0]          OR3A       Y        Out     0.714     10.763      -         
k_p12_c2_0_tz                 Net        -        -       0.386     -           2         
CG.k_p12_RNI7NDB11[2]         AO1        B        In      -         11.149      -         
CG.k_p12_RNI7NDB11[2]         AO1        Y        Out     0.598     11.747      -         
k_p12_c2                      Net        -        -       0.386     -           2         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      A        In      -         12.132      -         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      Y        Out     0.627     12.760      -         
N_733                         Net        -        -       0.322     -           1         
CG.k_p12_RNI60LJ72[3]         AO1        C        In      -         13.081      -         
CG.k_p12_RNI60LJ72[3]         AO1        Y        Out     0.633     13.714      -         
k_p12_c3                      Net        -        -       0.386     -           2         
CG.k_p12_RNIPGUFD2[3]         AO1A       B        In      -         14.100      -         
CG.k_p12_RNIPGUFD2[3]         AO1A       Y        Out     0.598     14.698      -         
k_p12_c4                      Net        -        -       0.806     -           3         
CG.k_p12_RNI59DQF2[3]         NOR2A      A        In      -         15.504      -         
CG.k_p12_RNI59DQF2[3]         NOR2A      Y        Out     0.627     16.131      -         
N_739                         Net        -        -       0.386     -           2         
CG.k_p12_RNI9PTGO2[6]         OA1        A        In      -         16.517      -         
CG.k_p12_RNI9PTGO2[6]         OA1        Y        Out     0.732     17.249      -         
k_p12_c6_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIFEVPG5[6]         OR3A       B        In      -         18.055      -         
CG.k_p12_RNIFEVPG5[6]         OR3A       Y        Out     0.714     18.769      -         
k_p12_c7_0_tz                 Net        -        -       0.322     -           1         
CG.k_p12_RNIJJR1H5[7]         NOR2B      B        In      -         19.091      -         
CG.k_p12_RNIJJR1H5[7]         NOR2B      Y        Out     0.627     19.718      -         
k_p12_c7_0                    Net        -        -       0.386     -           2         
CG.k_p12_RNI22RR1B[7]         OR2        A        In      -         20.104      -         
CG.k_p12_RNI22RR1B[7]         OR2        Y        Out     0.507     20.611      -         
k_p12_c7                      Net        -        -       0.386     -           2         
CG.k_p12_RNIEQ964B[7]         NOR2A      A        In      -         20.997      -         
CG.k_p12_RNIEQ964B[7]         NOR2A      Y        Out     0.627     21.625      -         
N_748                         Net        -        -       0.322     -           1         
CG.k_p12_RNI1RFK8M[8]         OR2        B        In      -         21.946      -         
CG.k_p12_RNI1RFK8M[8]         OR2        Y        Out     0.646     22.593      -         
k_p12_c8                      Net        -        -       0.386     -           2         
CG.k_p12_RNIDJUUAM[8]         NOR2A      A        In      -         22.979      -         
CG.k_p12_RNIDJUUAM[8]         NOR2A      Y        Out     0.627     23.606      -         
N_751                         Net        -        -       0.322     -           1         
CG.k_p12_RNIIJFVH11[9]        OR2        B        In      -         23.927      -         
CG.k_p12_RNIIJFVH11[9]        OR2        Y        Out     0.646     24.574      -         
k_p12_c9                      Net        -        -       0.386     -           2         
CG.k_p12_RNO_0[11]            AO13       A        In      -         24.960      -         
CG.k_p12_RNO_0[11]            AO13       Y        Out     1.062     26.022      -         
k_p12_c10                     Net        -        -       0.322     -           1         
CG.k_p12_RNO[11]              XNOR3      C        In      -         26.343      -         
CG.k_p12_RNO[11]              XNOR3      Y        Out     0.985     27.328      -         
k_p12_n11                     Net        -        -       0.322     -           1         
CG.k_p12[11]                  DFN1C0     D        In      -         27.650      -         
==========================================================================================
Total path delay (propagation time + setup) of 28.223 is 14.499(51.4%) logic and 13.724(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      27.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.196

    Number of logic level(s):                20
    Starting point:                          INC_SIG.sig_prev / Q
    Ending point:                            CG.k_p12[11] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
INC_SIG.sig_prev              DFN1C0     Q        Out     0.580     0.580       -         
sig_prev                      Net        -        -       0.806     -           3         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      A        In      -         1.387       -         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      Y        Out     0.488     1.875       -         
inc_constd_0                  Net        -        -       2.127     -           15        
CG.k_p12_0_sqmuxa_0           NOR3C      C        In      -         4.002       -         
CG.k_p12_0_sqmuxa_0           NOR3C      Y        Out     0.666     4.668       -         
k_p12_0_sqmuxa_0              Net        -        -       2.172     -           16        
CG.G_12                       AOI1       C        In      -         6.840       -         
CG.G_12                       AOI1       Y        Out     0.487     7.327       -         
N_192                         Net        -        -       1.184     -           4         
CG.k_p12_RNI52NV6[0]          OA1B       B        In      -         8.511       -         
CG.k_p12_RNI52NV6[0]          OA1B       Y        Out     0.732     9.242       -         
N_727                         Net        -        -       0.806     -           3         
CG.k_p12_RNIKROHG_0[0]        OA1B       A        In      -         10.049      -         
CG.k_p12_RNIKROHG_0[0]        OA1B       Y        Out     0.652     10.700      -         
N_730                         Net        -        -       0.386     -           2         
CG.k_p12_RNI7NDB11[2]         AO1        C        In      -         11.086      -         
CG.k_p12_RNI7NDB11[2]         AO1        Y        Out     0.633     11.719      -         
k_p12_c2                      Net        -        -       0.386     -           2         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      A        In      -         12.105      -         
CG.k_p12_RNIJFSL31_0[2]       NOR2A      Y        Out     0.627     12.732      -         
N_733                         Net        -        -       0.322     -           1         
CG.k_p12_RNI60LJ72[3]         AO1        C        In      -         13.054      -         
CG.k_p12_RNI60LJ72[3]         AO1        Y        Out     0.633     13.686      -         
k_p12_c3                      Net        -        -       0.386     -           2         
CG.k_p12_RNIPGUFD2[3]         AO1A       B        In      -         14.072      -         
CG.k_p12_RNIPGUFD2[3]         AO1A       Y        Out     0.598     14.670      -         
k_p12_c4                      Net        -        -       0.806     -           3         
CG.k_p12_RNI59DQF2[3]         NOR2A      A        In      -         15.476      -         
CG.k_p12_RNI59DQF2[3]         NOR2A      Y        Out     0.627     16.104      -         
N_739                         Net        -        -       0.386     -           2         
CG.k_p12_RNI9PTGO2[6]         OA1        A        In      -         16.489      -         
CG.k_p12_RNI9PTGO2[6]         OA1        Y        Out     0.732     17.221      -         
k_p12_c6_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIFEVPG5[6]         OR3A       B        In      -         18.027      -         
CG.k_p12_RNIFEVPG5[6]         OR3A       Y        Out     0.714     18.742      -         
k_p12_c7_0_tz                 Net        -        -       0.322     -           1         
CG.k_p12_RNIJJR1H5[7]         NOR2B      B        In      -         19.063      -         
CG.k_p12_RNIJJR1H5[7]         NOR2B      Y        Out     0.627     19.691      -         
k_p12_c7_0                    Net        -        -       0.386     -           2         
CG.k_p12_RNI22RR1B[7]         OR2        A        In      -         20.076      -         
CG.k_p12_RNI22RR1B[7]         OR2        Y        Out     0.507     20.584      -         
k_p12_c7                      Net        -        -       0.386     -           2         
CG.k_p12_RNIEQ964B[7]         NOR2A      A        In      -         20.970      -         
CG.k_p12_RNIEQ964B[7]         NOR2A      Y        Out     0.627     21.597      -         
N_748                         Net        -        -       0.322     -           1         
CG.k_p12_RNI1RFK8M[8]         OR2        B        In      -         21.918      -         
CG.k_p12_RNI1RFK8M[8]         OR2        Y        Out     0.646     22.565      -         
k_p12_c8                      Net        -        -       0.386     -           2         
CG.k_p12_RNIDJUUAM[8]         NOR2A      A        In      -         22.951      -         
CG.k_p12_RNIDJUUAM[8]         NOR2A      Y        Out     0.627     23.578      -         
N_751                         Net        -        -       0.322     -           1         
CG.k_p12_RNIIJFVH11[9]        OR2        B        In      -         23.900      -         
CG.k_p12_RNIIJFVH11[9]        OR2        Y        Out     0.646     24.546      -         
k_p12_c9                      Net        -        -       0.386     -           2         
CG.k_p12_RNO_0[11]            AO13       A        In      -         24.932      -         
CG.k_p12_RNO_0[11]            AO13       Y        Out     1.062     25.994      -         
k_p12_c10                     Net        -        -       0.322     -           1         
CG.k_p12_RNO[11]              XNOR3      C        In      -         26.315      -         
CG.k_p12_RNO[11]              XNOR3      Y        Out     0.985     27.301      -         
k_p12_n11                     Net        -        -       0.322     -           1         
CG.k_p12[11]                  DFN1C0     D        In      -         27.622      -         
==========================================================================================
Total path delay (propagation time + setup) of 28.196 is 14.471(51.3%) logic and 13.724(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      27.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.196

    Number of logic level(s):                20
    Starting point:                          INC_SIG.sig_prev / Q
    Ending point:                            CG.k_p12[11] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
INC_SIG.sig_prev              DFN1C0     Q        Out     0.580     0.580       -         
sig_prev                      Net        -        -       0.806     -           3         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      A        In      -         1.387       -         
INC_SIG.sig_old_RNIK1HQ_0     NOR2B      Y        Out     0.488     1.875       -         
inc_constd_0                  Net        -        -       2.127     -           15        
CG.k_p12_0_sqmuxa_0           NOR3C      C        In      -         4.002       -         
CG.k_p12_0_sqmuxa_0           NOR3C      Y        Out     0.666     4.668       -         
k_p12_0_sqmuxa_0              Net        -        -       2.172     -           16        
CG.G_12                       AOI1       C        In      -         6.840       -         
CG.G_12                       AOI1       Y        Out     0.487     7.327       -         
N_192                         Net        -        -       1.184     -           4         
CG.k_p12_RNI31J77[1]          OA1        A        In      -         8.511       -         
CG.k_p12_RNI31J77[1]          OA1        Y        Out     0.732     9.242       -         
k_p12_c1_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIKROHG_0[0]        OA1B       B        In      -         10.049      -         
CG.k_p12_RNIKROHG_0[0]        OA1B       Y        Out     0.732     10.780      -         
N_730                         Net        -        -       0.386     -           2         
CG.k_p12_RNI0K7SI[0]          OR2A       B        In      -         11.166      -         
CG.k_p12_RNI0K7SI[0]          OR2A       Y        Out     0.646     11.813      -         
k_p12_c3_0_tz_0               Net        -        -       0.322     -           1         
CG.k_p12_RNIJFSL31[2]         AO1        C        In      -         12.134      -         
CG.k_p12_RNIJFSL31[2]         AO1        Y        Out     0.633     12.767      -         
k_p12_c3_0_tz                 Net        -        -       0.322     -           1         
CG.k_p12_RNI60LJ72[3]         AO1        B        In      -         13.088      -         
CG.k_p12_RNI60LJ72[3]         AO1        Y        Out     0.598     13.686      -         
k_p12_c3                      Net        -        -       0.386     -           2         
CG.k_p12_RNIPGUFD2[3]         AO1A       B        In      -         14.072      -         
CG.k_p12_RNIPGUFD2[3]         AO1A       Y        Out     0.598     14.670      -         
k_p12_c4                      Net        -        -       0.806     -           3         
CG.k_p12_RNI59DQF2[3]         NOR2A      A        In      -         15.476      -         
CG.k_p12_RNI59DQF2[3]         NOR2A      Y        Out     0.627     16.103      -         
N_739                         Net        -        -       0.386     -           2         
CG.k_p12_RNI9PTGO2[6]         OA1        A        In      -         16.489      -         
CG.k_p12_RNI9PTGO2[6]         OA1        Y        Out     0.732     17.221      -         
k_p12_c6_0                    Net        -        -       0.806     -           3         
CG.k_p12_RNIFEVPG5[6]         OR3A       B        In      -         18.027      -         
CG.k_p12_RNIFEVPG5[6]         OR3A       Y        Out     0.714     18.741      -         
k_p12_c7_0_tz                 Net        -        -       0.322     -           1         
CG.k_p12_RNIJJR1H5[7]         NOR2B      B        In      -         19.063      -         
CG.k_p12_RNIJJR1H5[7]         NOR2B      Y        Out     0.627     19.690      -         
k_p12_c7_0                    Net        -        -       0.386     -           2         
CG.k_p12_RNI22RR1B[7]         OR2        A        In      -         20.076      -         
CG.k_p12_RNI22RR1B[7]         OR2        Y        Out     0.507     20.584      -         
k_p12_c7                      Net        -        -       0.386     -           2         
CG.k_p12_RNIEQ964B[7]         NOR2A      A        In      -         20.969      -         
CG.k_p12_RNIEQ964B[7]         NOR2A      Y        Out     0.627     21.597      -         
N_748                         Net        -        -       0.322     -           1         
CG.k_p12_RNI1RFK8M[8]         OR2        B        In      -         21.918      -         
CG.k_p12_RNI1RFK8M[8]         OR2        Y        Out     0.646     22.565      -         
k_p12_c8                      Net        -        -       0.386     -           2         
CG.k_p12_RNIDJUUAM[8]         NOR2A      A        In      -         22.951      -         
CG.k_p12_RNIDJUUAM[8]         NOR2A      Y        Out     0.627     23.578      -         
N_751                         Net        -        -       0.322     -           1         
CG.k_p12_RNIIJFVH11[9]        OR2        B        In      -         23.900      -         
CG.k_p12_RNIIJFVH11[9]        OR2        Y        Out     0.646     24.546      -         
k_p12_c9                      Net        -        -       0.386     -           2         
CG.k_p12_RNO_0[11]            AO13       A        In      -         24.932      -         
CG.k_p12_RNO_0[11]            AO13       Y        Out     1.062     25.994      -         
k_p12_c10                     Net        -        -       0.322     -           1         
CG.k_p12_RNO[11]              XNOR3      C        In      -         26.315      -         
CG.k_p12_RNO[11]              XNOR3      Y        Out     0.985     27.301      -         
k_p12_n11                     Net        -        -       0.322     -           1         
CG.k_p12[11]                  DFN1C0     D        In      -         27.622      -         
==========================================================================================
Total path delay (propagation time + setup) of 28.196 is 14.535(51.6%) logic and 13.660(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_80|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival            
Instance                      Reference                     Type         Pin     Net             Time        Slack  
                              Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------
PID_33.PWM_TX.counter[1]      pll_80|GLA_inferred_clock     DFN1C0       Q       counter[1]      0.737       -13.814
PID_33.PWM_TX.counter[0]      pll_80|GLA_inferred_clock     DFN1C0       Q       counter[0]      0.737       -13.701
PID_33.PWM_TX.counter[2]      pll_80|GLA_inferred_clock     DFN1C0       Q       counter[2]      0.737       -12.914
PID_33.PWM_TX.counter[3]      pll_80|GLA_inferred_clock     DFN1C0       Q       counter[3]      0.737       -12.419
PID_33.PWM_TX.counter[4]      pll_80|GLA_inferred_clock     DFN1C0       Q       counter[4]      0.737       -12.203
PID_33.PWM_TX.off_reg[10]     pll_80|GLA_inferred_clock     DFN1E1C0     Q       off_reg[10]     0.737       -11.587
PID_33.PWM_TX.off_reg[13]     pll_80|GLA_inferred_clock     DFN1E1C0     Q       off_reg[13]     0.737       -11.434
PID_33.PWM_TX.off_reg[8]      pll_80|GLA_inferred_clock     DFN1E1C0     Q       off_reg[8]      0.737       -11.408
PID_33.PWM_TX.off_reg[7]      pll_80|GLA_inferred_clock     DFN1E1P0     Q       off_reg[7]      0.737       -11.394
PID_33.PWM_TX.off_reg[12]     pll_80|GLA_inferred_clock     DFN1E1C0     Q       off_reg[12]     0.737       -11.295
====================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                         Required            
Instance                      Reference                     Type       Pin     Net             Time         Slack  
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_33.PWM_TX.counter[31]     pll_80|GLA_inferred_clock     DFN1C0     D       counter_n31     9.427        -13.814
PID_33.PWM_TX.counter[30]     pll_80|GLA_inferred_clock     DFN1C0     D       counter_n30     9.427        -12.865
PID_33.PWM_TX.counter[29]     pll_80|GLA_inferred_clock     DFN1C0     D       counter_n29     9.427        -11.965
PID_33.PWM_TX.counter[2]      pll_80|GLA_inferred_clock     DFN1C0     D       counter_n2      9.427        -11.587
PID_33.PWM_TX.counter[3]      pll_80|GLA_inferred_clock     DFN1C0     D       counter_n3      9.427        -11.587
PID_33.PWM_TX.counter[4]      pll_80|GLA_inferred_clock     DFN1C0     D       counter_n4      9.427        -11.587
PID_33.PWM_TX.counter[5]      pll_80|GLA_inferred_clock     DFN1C0     D       counter_n5      9.427        -11.587
PID_33.PWM_TX.counter[6]      pll_80|GLA_inferred_clock     DFN1C0     D       counter_n6      9.427        -11.587
PID_33.PWM_TX.counter[7]      pll_80|GLA_inferred_clock     DFN1C0     D       counter_n7      9.427        -11.587
PID_33.PWM_TX.counter[8]      pll_80|GLA_inferred_clock     DFN1C0     D       counter_n8      9.427        -11.587
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      23.241
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.814

    Number of logic level(s):                22
    Starting point:                          PID_33.PWM_TX.counter[1] / Q
    Ending point:                            PID_33.PWM_TX.counter[31] / D
    The start point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
PID_33.PWM_TX.counter[1]               DFN1C0     Q        Out     0.737     0.737       -         
counter[1]                             Net        -        -       1.423     -           6         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      B        In      -         2.160       -         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      Y        Out     0.627     2.788       -         
counter_c1                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      A        In      -         3.174       -         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      Y        Out     0.514     3.688       -         
counter_c2                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      B        In      -         4.494       -         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      Y        Out     0.627     5.122       -         
counter_c4                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      A        In      -         5.508       -         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      Y        Out     0.514     6.022       -         
counter_c5                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      A        In      -         6.408       -         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      Y        Out     0.514     6.922       -         
counter_c6                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      A        In      -         7.308       -         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      Y        Out     0.514     7.822       -         
counter_c7                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      A        In      -         8.208       -         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      Y        Out     0.514     8.723       -         
counter_c8                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      A        In      -         9.108       -         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      Y        Out     0.514     9.623       -         
counter_c9                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      B        In      -         10.429      -         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      Y        Out     0.627     11.057      -         
counter_c18                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      A        In      -         11.442      -         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      Y        Out     0.514     11.957      -         
counter_c19                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      A        In      -         12.342      -         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      Y        Out     0.514     12.857      -         
counter_c20                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      A        In      -         13.243      -         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      Y        Out     0.514     13.757      -         
counter_c21                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      A        In      -         14.143      -         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      Y        Out     0.514     14.657      -         
counter_c22                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      A        In      -         15.043      -         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      Y        Out     0.514     15.557      -         
counter_c23                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      A        In      -         15.943      -         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      Y        Out     0.514     16.458      -         
counter_c24                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      A        In      -         16.843      -         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      Y        Out     0.514     17.358      -         
counter_c25                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      A        In      -         17.744      -         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      Y        Out     0.514     18.258      -         
counter_c26                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      A        In      -         18.644      -         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      Y        Out     0.514     19.158      -         
counter_c27                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      A        In      -         19.544      -         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      Y        Out     0.514     20.058      -         
counter_c28                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      A        In      -         20.444      -         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      Y        Out     0.514     20.959      -         
counter_c29                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNO_0[31]        NOR2B      B        In      -         21.345      -         
PID_33.PWM_TX.counter_RNO_0[31]        NOR2B      Y        Out     0.627     21.972      -         
counter_63_0                           Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter_RNO[31]          XA1B       B        In      -         22.293      -         
PID_33.PWM_TX.counter_RNO[31]          XA1B       Y        Out     0.626     22.919      -         
counter_n31                            Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter[31]              DFN1C0     D        In      -         23.241      -         
===================================================================================================
Total path delay (propagation time + setup) of 23.814 is 13.190(55.4%) logic and 10.624(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      23.128
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.701

    Number of logic level(s):                22
    Starting point:                          PID_33.PWM_TX.counter[0] / Q
    Ending point:                            PID_33.PWM_TX.counter[31] / D
    The start point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
PID_33.PWM_TX.counter[0]               DFN1C0     Q        Out     0.737     0.737       -         
counter[0]                             Net        -        -       1.423     -           6         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      A        In      -         2.160       -         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      Y        Out     0.514     2.675       -         
counter_c1                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      A        In      -         3.061       -         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      Y        Out     0.514     3.575       -         
counter_c2                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      B        In      -         4.381       -         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      Y        Out     0.627     5.009       -         
counter_c4                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      A        In      -         5.394       -         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      Y        Out     0.514     5.909       -         
counter_c5                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      A        In      -         6.295       -         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      Y        Out     0.514     6.809       -         
counter_c6                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      A        In      -         7.195       -         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      Y        Out     0.514     7.709       -         
counter_c7                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      A        In      -         8.095       -         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      Y        Out     0.514     8.610       -         
counter_c8                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      A        In      -         8.995       -         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      Y        Out     0.514     9.510       -         
counter_c9                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      B        In      -         10.316      -         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      Y        Out     0.627     10.944      -         
counter_c18                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      A        In      -         11.329      -         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      Y        Out     0.514     11.844      -         
counter_c19                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      A        In      -         12.230      -         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      Y        Out     0.514     12.744      -         
counter_c20                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      A        In      -         13.130      -         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      Y        Out     0.514     13.644      -         
counter_c21                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      A        In      -         14.030      -         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      Y        Out     0.514     14.544      -         
counter_c22                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      A        In      -         14.930      -         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      Y        Out     0.514     15.445      -         
counter_c23                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      A        In      -         15.830      -         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      Y        Out     0.514     16.345      -         
counter_c24                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      A        In      -         16.730      -         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      Y        Out     0.514     17.245      -         
counter_c25                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      A        In      -         17.631      -         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      Y        Out     0.514     18.145      -         
counter_c26                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      A        In      -         18.531      -         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      Y        Out     0.514     19.045      -         
counter_c27                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      A        In      -         19.431      -         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      Y        Out     0.514     19.945      -         
counter_c28                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      A        In      -         20.331      -         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      Y        Out     0.514     20.846      -         
counter_c29                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNO_0[31]        NOR2B      B        In      -         21.232      -         
PID_33.PWM_TX.counter_RNO_0[31]        NOR2B      Y        Out     0.627     21.859      -         
counter_63_0                           Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter_RNO[31]          XA1B       B        In      -         22.180      -         
PID_33.PWM_TX.counter_RNO[31]          XA1B       Y        Out     0.626     22.806      -         
counter_n31                            Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter[31]              DFN1C0     D        In      -         23.128      -         
===================================================================================================
Total path delay (propagation time + setup) of 23.701 is 13.077(55.2%) logic and 10.624(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      22.340
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.914

    Number of logic level(s):                21
    Starting point:                          PID_33.PWM_TX.counter[2] / Q
    Ending point:                            PID_33.PWM_TX.counter[31] / D
    The start point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
PID_33.PWM_TX.counter[2]               DFN1C0     Q        Out     0.737     0.737       -         
counter[2]                             Net        -        -       1.423     -           6         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      B        In      -         2.160       -         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      Y        Out     0.627     2.788       -         
counter_c2                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      B        In      -         3.594       -         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      Y        Out     0.627     4.221       -         
counter_c4                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      A        In      -         4.607       -         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      Y        Out     0.514     5.122       -         
counter_c5                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      A        In      -         5.508       -         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      Y        Out     0.514     6.022       -         
counter_c6                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      A        In      -         6.408       -         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      Y        Out     0.514     6.922       -         
counter_c7                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      A        In      -         7.308       -         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      Y        Out     0.514     7.822       -         
counter_c8                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      A        In      -         8.208       -         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      Y        Out     0.514     8.723       -         
counter_c9                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      B        In      -         9.529       -         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      Y        Out     0.627     10.156      -         
counter_c18                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      A        In      -         10.542      -         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      Y        Out     0.514     11.057      -         
counter_c19                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      A        In      -         11.442      -         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      Y        Out     0.514     11.957      -         
counter_c20                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      A        In      -         12.342      -         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      Y        Out     0.514     12.857      -         
counter_c21                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      A        In      -         13.243      -         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      Y        Out     0.514     13.757      -         
counter_c22                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      A        In      -         14.143      -         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      Y        Out     0.514     14.657      -         
counter_c23                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      A        In      -         15.043      -         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      Y        Out     0.514     15.557      -         
counter_c24                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      A        In      -         15.943      -         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      Y        Out     0.514     16.458      -         
counter_c25                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      A        In      -         16.843      -         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      Y        Out     0.514     17.358      -         
counter_c26                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      A        In      -         17.744      -         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      Y        Out     0.514     18.258      -         
counter_c27                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      A        In      -         18.644      -         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      Y        Out     0.514     19.158      -         
counter_c28                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      A        In      -         19.544      -         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      Y        Out     0.514     20.058      -         
counter_c29                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNO_0[31]        NOR2B      B        In      -         20.444      -         
PID_33.PWM_TX.counter_RNO_0[31]        NOR2B      Y        Out     0.627     21.072      -         
counter_63_0                           Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter_RNO[31]          XA1B       B        In      -         21.393      -         
PID_33.PWM_TX.counter_RNO[31]          XA1B       Y        Out     0.626     22.019      -         
counter_n31                            Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter[31]              DFN1C0     D        In      -         22.340      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.914 is 12.676(55.3%) logic and 10.238(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      22.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.865

    Number of logic level(s):                21
    Starting point:                          PID_33.PWM_TX.counter[1] / Q
    Ending point:                            PID_33.PWM_TX.counter[30] / D
    The start point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
PID_33.PWM_TX.counter[1]               DFN1C0     Q        Out     0.737     0.737       -         
counter[1]                             Net        -        -       1.423     -           6         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      B        In      -         2.160       -         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      Y        Out     0.627     2.788       -         
counter_c1                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      A        In      -         3.174       -         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      Y        Out     0.514     3.688       -         
counter_c2                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      B        In      -         4.494       -         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      Y        Out     0.627     5.122       -         
counter_c4                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      A        In      -         5.508       -         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      Y        Out     0.514     6.022       -         
counter_c5                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      A        In      -         6.408       -         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      Y        Out     0.514     6.922       -         
counter_c6                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      A        In      -         7.308       -         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      Y        Out     0.514     7.822       -         
counter_c7                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      A        In      -         8.208       -         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      Y        Out     0.514     8.723       -         
counter_c8                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      A        In      -         9.108       -         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      Y        Out     0.514     9.623       -         
counter_c9                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      B        In      -         10.429      -         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      Y        Out     0.627     11.057      -         
counter_c18                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      A        In      -         11.442      -         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      Y        Out     0.514     11.957      -         
counter_c19                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      A        In      -         12.342      -         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      Y        Out     0.514     12.857      -         
counter_c20                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      A        In      -         13.243      -         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      Y        Out     0.514     13.757      -         
counter_c21                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      A        In      -         14.143      -         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      Y        Out     0.514     14.657      -         
counter_c22                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      A        In      -         15.043      -         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      Y        Out     0.514     15.557      -         
counter_c23                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      A        In      -         15.943      -         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      Y        Out     0.514     16.458      -         
counter_c24                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      A        In      -         16.843      -         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      Y        Out     0.514     17.358      -         
counter_c25                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      A        In      -         17.744      -         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      Y        Out     0.514     18.258      -         
counter_c26                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      A        In      -         18.644      -         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      Y        Out     0.514     19.158      -         
counter_c27                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      A        In      -         19.544      -         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      Y        Out     0.514     20.058      -         
counter_c28                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      A        In      -         20.444      -         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      Y        Out     0.514     20.959      -         
counter_c29                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNO[30]          XA1B       B        In      -         21.345      -         
PID_33.PWM_TX.counter_RNO[30]          XA1B       Y        Out     0.626     21.970      -         
counter_n30                            Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter[30]              DFN1C0     D        In      -         22.292      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.865 is 12.563(54.9%) logic and 10.302(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      22.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.752

    Number of logic level(s):                21
    Starting point:                          PID_33.PWM_TX.counter[0] / Q
    Ending point:                            PID_33.PWM_TX.counter[30] / D
    The start point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_80|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
PID_33.PWM_TX.counter[0]               DFN1C0     Q        Out     0.737     0.737       -         
counter[0]                             Net        -        -       1.423     -           6         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      A        In      -         2.160       -         
PID_33.PWM_TX.counter_RNIBD31[0]       NOR2B      Y        Out     0.514     2.675       -         
counter_c1                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      A        In      -         3.061       -         
PID_33.PWM_TX.counter_RNII5L1[2]       NOR2B      Y        Out     0.514     3.575       -         
counter_c2                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      B        In      -         4.381       -         
PID_33.PWM_TX.counter_RNI3PO2[4]       NOR2B      Y        Out     0.627     5.009       -         
counter_c4                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      A        In      -         5.394       -         
PID_33.PWM_TX.counter_RNIDKA3[5]       NOR2B      Y        Out     0.514     5.909       -         
counter_c5                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      A        In      -         6.295       -         
PID_33.PWM_TX.counter_RNIOGS3[6]       NOR2B      Y        Out     0.514     6.809       -         
counter_c6                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      A        In      -         7.195       -         
PID_33.PWM_TX.counter_RNI4EE4[7]       NOR2B      Y        Out     0.514     7.709       -         
counter_c7                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      A        In      -         8.095       -         
PID_33.PWM_TX.counter_RNIHC05[8]       NOR2B      Y        Out     0.514     8.610       -         
counter_c8                             Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      A        In      -         8.995       -         
PID_33.PWM_TX.counter_RNIVBI5[9]       NOR2B      Y        Out     0.514     9.510       -         
counter_c9                             Net        -        -       0.806     -           3         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      B        In      -         10.316      -         
PID_33.PWM_TX.counter_RNI9GNP[9]       NOR2B      Y        Out     0.627     10.944      -         
counter_c18                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      A        In      -         11.329      -         
PID_33.PWM_TX.counter_RNI8BVR[19]      NOR2B      Y        Out     0.514     11.844      -         
counter_c19                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      A        In      -         12.230      -         
PID_33.PWM_TX.counter_RNIVU7U[20]      NOR2B      Y        Out     0.514     12.744      -         
counter_c20                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      A        In      -         13.130      -         
PID_33.PWM_TX.counter_RNINJG01[21]     NOR2B      Y        Out     0.514     13.644      -         
counter_c21                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      A        In      -         14.030      -         
PID_33.PWM_TX.counter_RNIG9P21[22]     NOR2B      Y        Out     0.514     14.544      -         
counter_c22                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      A        In      -         14.930      -         
PID_33.PWM_TX.counter_RNIA0251[23]     NOR2B      Y        Out     0.514     15.445      -         
counter_c23                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      A        In      -         15.830      -         
PID_33.PWM_TX.counter_RNI5OA71[24]     NOR2B      Y        Out     0.514     16.345      -         
counter_c24                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      A        In      -         16.730      -         
PID_33.PWM_TX.counter_RNI1HJ91[25]     NOR2B      Y        Out     0.514     17.245      -         
counter_c25                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      A        In      -         17.631      -         
PID_33.PWM_TX.counter_RNIUASB1[26]     NOR2B      Y        Out     0.514     18.145      -         
counter_c26                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      A        In      -         18.531      -         
PID_33.PWM_TX.counter_RNIS55E1[27]     NOR2B      Y        Out     0.514     19.045      -         
counter_c27                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      A        In      -         19.431      -         
PID_33.PWM_TX.counter_RNIR1EG1[28]     NOR2B      Y        Out     0.514     19.945      -         
counter_c28                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      A        In      -         20.331      -         
PID_33.PWM_TX.counter_RNIRUMI1[29]     NOR2B      Y        Out     0.514     20.846      -         
counter_c29                            Net        -        -       0.386     -           2         
PID_33.PWM_TX.counter_RNO[30]          XA1B       B        In      -         21.232      -         
PID_33.PWM_TX.counter_RNO[30]          XA1B       Y        Out     0.626     21.857      -         
counter_n30                            Net        -        -       0.322     -           1         
PID_33.PWM_TX.counter[30]              DFN1C0     D        In      -         22.179      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.752 is 12.450(54.7%) logic and 10.302(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_80|YC_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                    Arrival          
Instance                      Reference                    Type       Pin     Net         Time        Slack
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[0]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[0]      0.580       0.474
PID_33.SPI.SPICTL.cnt[1]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[1]      0.580       0.598
PID_33.SPI.SPICTL.cnt[5]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[5]      0.737       0.890
PID_33.SPI.SPICTL.cnt[4]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[4]      0.737       1.003
PID_33.SPI.SPICTL.cnt[8]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[8]      0.737       1.345
PID_33.SPI.SPICTL.cnt[7]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[7]      0.737       1.458
PID_33.SPI.SPICTL.cnt[3]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[3]      0.737       1.677
PID_33.SPI.SPICTL.cnt[10]     pll_80|YC_inferred_clock     DFN1C0     Q       cnt[10]     0.737       1.696
PID_33.SPI.SPICTL.cnt[2]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[2]      0.580       1.907
PID_33.SPI.SPICTL.cnt[6]      pll_80|YC_inferred_clock     DFN1C0     Q       cnt[6]      0.737       1.941
===========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                      Required          
Instance                      Reference                    Type         Pin     Net         Time         Slack
                              Clock                                                                           
--------------------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[15]     pll_80|YC_inferred_clock     DFN1C0       D       cnt_n15     9.461        0.474
PID_33.SPI.SPICTL.cnt[6]      pll_80|YC_inferred_clock     DFN1C0       D       N_16        9.427        0.511
PID_33.SPI.SPICTL.cnt[14]     pll_80|YC_inferred_clock     DFN1C0       D       cnt_n14     9.461        0.561
PID_33.SPI.SPICTL.cnt[13]     pll_80|YC_inferred_clock     DFN1C0       D       cnt_n13     9.461        0.577
PID_33.SPI.SPICTL.cnt[12]     pll_80|YC_inferred_clock     DFN1C0       D       cnt_n12     9.427        1.331
PID_33.SPI.SPICTL.cnt[5]      pll_80|YC_inferred_clock     DFN1C0       D       N_18        9.461        1.468
PID_33.SPI.SPICTL.cnt[9]      pll_80|YC_inferred_clock     DFN1C0       D       cnt_n9      9.461        1.599
PID_33.SPI.SPICTL.cnt[4]      pll_80|YC_inferred_clock     DFN1C0       D       N_20        9.461        1.743
PID_33.SPI.VD_STP.sr[0]       pll_80|YC_inferred_clock     DFN1E0C0     E       N_29        9.392        1.997
PID_33.SPI.VD_STP.sr[1]       pll_80|YC_inferred_clock     DFN1E0C0     E       N_29        9.392        1.997
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      8.987
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.474

    Number of logic level(s):                5
    Starting point:                          PID_33.SPI.SPICTL.cnt[0] / Q
    Ending point:                            PID_33.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            pll_80|YC_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_80|YC_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[0]              DFN1C0     Q        Out     0.580     0.580       -         
cnt[0]                                Net        -        -       1.279     -           5         
PID_33.SPI.SPICTL.cnt_RNI9KSO[1]      OR2B       B        In      -         1.860       -         
PID_33.SPI.SPICTL.cnt_RNI9KSO[1]      OR2B       Y        Out     0.516     2.376       -         
N_30                                  Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_RNIVVA51[2]     OR2A       B        In      -         3.182       -         
PID_33.SPI.SPICTL.cnt_RNIVVA51[2]     OR2A       Y        Out     0.646     3.829       -         
N_31                                  Net        -        -       1.279     -           5         
PID_33.SPI.SPICTL.cnt_RNI0OVH4[3]     NOR3B      C        In      -         5.108       -         
PID_33.SPI.SPICTL.cnt_RNI0OVH4[3]     NOR3B      Y        Out     0.488     5.596       -         
cnt_N_13_mux                          Net        -        -       1.184     -           4         
PID_33.SPI.SPICTL.cnt_RNO_0[15]       OR3B       B        In      -         6.780       -         
PID_33.SPI.SPICTL.cnt_RNO_0[15]       OR3B       Y        Out     0.624     7.404       -         
N_75                                  Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_RNO[15]         XA1A       B        In      -         7.725       -         
PID_33.SPI.SPICTL.cnt_RNO[15]         XA1A       Y        Out     0.940     8.665       -         
cnt_n15                               Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt[15]             DFN1C0     D        In      -         8.987       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 4.334(45.5%) logic and 5.191(54.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 227MB peak: 268MB)


Finished timing report (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 227MB peak: 268MB)

--------------------------------------------------------------------------------
Target Part: A3PE1500_PQFP208_STD
Report for cell PSU_Top_Level.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    27      1.0       27.0
             AND2A     6      1.0        6.0
              AND3    67      1.0       67.0
               AO1   438      1.0      438.0
              AO13   110      1.0      110.0
              AO16     1      1.0        1.0
              AO18    22      1.0       22.0
              AO1A    33      1.0       33.0
              AO1B    65      1.0       65.0
              AO1C    28      1.0       28.0
              AO1D     4      1.0        4.0
              AOI1     9      1.0        9.0
             AOI1A    10      1.0       10.0
             AOI1B    15      1.0       15.0
               AX1     4      1.0        4.0
              AX1A     5      1.0        5.0
              AX1B    11      1.0       11.0
              AX1C    27      1.0       27.0
              AX1D    98      1.0       98.0
              AX1E     7      1.0        7.0
              AXO2     1      1.0        1.0
              AXO3     1      1.0        1.0
             AXOI5    38      1.0       38.0
              BUFF     6      1.0        6.0
            CLKINT     2      0.0        0.0
               GND    23      0.0        0.0
               INV     8      1.0        8.0
              MAJ3   112      1.0      112.0
              MIN3    12      1.0       12.0
               MX2   347      1.0      347.0
              MX2A    11      1.0       11.0
              MX2B    24      1.0       24.0
              MX2C    48      1.0       48.0
              NOR2    95      1.0       95.0
             NOR2A   278      1.0      278.0
             NOR2B   837      1.0      837.0
              NOR3    45      1.0       45.0
             NOR3A    49      1.0       49.0
             NOR3B    63      1.0       63.0
             NOR3C   208      1.0      208.0
               OA1   132      1.0      132.0
              OA1A    53      1.0       53.0
              OA1B    52      1.0       52.0
              OA1C    10      1.0       10.0
              OAI1     4      1.0        4.0
               OR2   279      1.0      279.0
              OR2A    86      1.0       86.0
              OR2B    13      1.0       13.0
               OR3   123      1.0      123.0
              OR3A    10      1.0       10.0
              OR3B     8      1.0        8.0
              OR3C     3      1.0        3.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    23      0.0        0.0
               XA1   198      1.0      198.0
              XA1A    19      1.0       19.0
              XA1B    84      1.0       84.0
              XA1C     6      1.0        6.0
             XAI1A     1      1.0        1.0
             XNOR2   278      1.0      278.0
             XNOR3   137      1.0      137.0
               XO1    31      1.0       31.0
              XO1A    25      1.0       25.0
              XOR2   297      1.0      297.0
              XOR3   139      1.0      139.0
              ZOR3     1      1.0        1.0
             ZOR3I    11      1.0       11.0


            DFN1C0   273      1.0      273.0
          DFN1E0C0    82      1.0       82.0
          DFN1E0P0     5      1.0        5.0
          DFN1E1C0  1111      1.0     1111.0
          DFN1E1P0     5      1.0        5.0
            DFN1P0    39      1.0       39.0
                   -----          ----------
             TOTAL  6735              6685.0


  IO Cell usage:
              cell count
            CLKBUF     2
             INBUF    11
            OUTBUF    13
           TRIBUFF    16
                   -----
             TOTAL    42


Core Cells         : 6685 of 38400 (17%)
IO Cells           : 42

  RAM/ROM Usage Summary
Block Rams : 0 of 60 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 44MB peak: 268MB)

Process took 0h:00m:46s realtime, 0h:00m:45s cputime
# Fri May 04 02:14:03 2018

###########################################################]
