{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.52539e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.43172e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.37679e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.43172e-05,
	"finish__design__instance__count__class:fill_cell": 190,
	"finish__design__instance__area__class:fill_cell": 1450.14,
	"finish__design__instance__count__class:tap_cell": 16,
	"finish__design__instance__area__class:tap_cell": 20.0192,
	"finish__design__instance__count__class:timing_repair_buffer": 6,
	"finish__design__instance__area__class:timing_repair_buffer": 60.0576,
	"finish__design__instance__count__class:sequential_cell": 1,
	"finish__design__instance__area__class:sequential_cell": 25.024,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5,
	"finish__design__instance__area__class:multi_input_combinational_cell": 21.2704,
	"finish__design__instance__count": 218,
	"finish__design__instance__area": 1576.51,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 3.94626,
	"finish__timing__hold__ws": 0.35452,
	"finish__timing__fmax__clock:core_clock": 9.48998e+08,
	"finish__timing__fmax": 9.48998e+08,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.90729,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.968032,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.58614e-06,
	"finish__power__switching__total": 2.19366e-07,
	"finish__power__leakage__total": 4.77761e-11,
	"finish__power__total": 9.80556e-06,
	"finish__design__io": 15,
	"finish__design__die__area": 1923.26,
	"finish__design__core__area": 1576.51,
	"finish__design__instance__count": 28,
	"finish__design__instance__area": 126.371,
	"finish__design__instance__count__stdcell": 28,
	"finish__design__instance__area__stdcell": 126.371,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0801587,
	"finish__design__instance__utilization__stdcell": 0.0801587,
	"finish__design__rows": 14,
	"finish__design__rows:unithd": 14,
	"finish__design__sites": 1260,
	"finish__design__sites:unithd": 1260,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}