{'crc_comb_out': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['crc_init_justified']],
                  'DLines': ['455:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d3ced0>]},
 'crc_init_justified': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['crc_init', 'crc_init_sel', 'm']],
                        'DLines': ['451:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d3ccd0>]},
 'crc_init_sel': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['crc_poly_size', 'CRC_SIZE', 'm']],
                  'DLines': ['450:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d3c990>]},
 'crc_out': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['sel_out', 'l', 'crc_comb_out', 'FRAME_SIZE']],
             'DLines': ['442:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d3ded0>]},
 'crc_poly_size_reversed': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['crc_poly_size', 'CRC_SIZE', 'l']],
                            'DLines': ['440:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d3d890>]},
 'poly_mux': {'CDeps': [[]],
              'CLines': [[]],
              'Clocked': False,
              'DDeps': [['crc_poly'], ['crc_poly', 'poly_sel', 'k']],
              'DLines': ['426:D', '432:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d1d1d0>,
                              <pyverilog.vparser.ast.Assign object at 0x7f0104d1de90>]},
 'poly_sel': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['crc_poly_size', 'k']],
              'DLines': ['431:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d1db90>]},
 'sel_out': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['crc_poly_size_reversed', 'l']],
             'DLines': ['441:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d3db50>]}}
