# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/carryselect.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:11 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/carryselect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity Carryselect
# -- Compiling architecture STRUCTURAL of Carryselect
# -- Compiling architecture BEHAVIORAL of Carryselect
# -- Loading entity Carryselect
# -- Compiling configuration CFG_Carryselect_STRUCTURAL
# -- Loading entity Carryselect
# -- Loading architecture STRUCTURAL of Carryselect
# -- Loading entity FA
# -- Loading entity MUX21_GENERIC
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_Carryselect_BEHAVIORAL
# -- Loading entity Carryselect
# -- Loading architecture BEHAVIORAL of Carryselect
# End time: 19:14:12 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/constants.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:12 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 19:14:12 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/fa.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:12 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:14:12 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/carryselect.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:16 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/carryselect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity Carryselect
# -- Compiling architecture STRUCTURAL of Carryselect
# -- Compiling architecture BEHAVIORAL of Carryselect
# -- Loading entity Carryselect
# -- Compiling configuration CFG_Carryselect_STRUCTURAL
# -- Loading entity Carryselect
# -- Loading architecture STRUCTURAL of Carryselect
# -- Loading entity FA
# -- Loading entity MUX21_GENERIC
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_Carryselect_BEHAVIORAL
# -- Loading entity Carryselect
# -- Loading architecture BEHAVIORAL of Carryselect
# End time: 19:14:16 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/constants.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:16 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 19:14:16 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/fa.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:16 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:14:17 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/G.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:17 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# End time: 19:14:17 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/iv.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:17 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling configuration CFG_IV_BEHAVIORAL
# -- Loading entity IV
# -- Loading architecture BEHAVIORAL of IV
# End time: 19:14:17 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/mux21_generic.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:17 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture BEHAVIORAL_1 of MUX21_GENERIC
# -- Compiling architecture BEHAVIORAL_2 of MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# -- Compiling architecture BEHAVIORAL_3 of MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# -- Compiling architecture STRUCTURAL of MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_2
# -- Loading entity MUX21_GENERIC
# -- Loading architecture BEHAVIORAL_2 of MUX21_GENERIC
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_1
# -- Loading entity MUX21_GENERIC
# -- Loading architecture BEHAVIORAL_1 of MUX21_GENERIC
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_3
# -- Loading entity MUX21_GENERIC
# -- Loading architecture BEHAVIORAL_3 of MUX21_GENERIC
# -- Compiling configuration CFG_MUX21_STRUCTURAL
# -- Loading entity MUX21_GENERIC
# -- Loading architecture STRUCTURAL of MUX21_GENERIC
# -- Loading entity IV
# -- Loading entity ND2
# -- Loading configuration cfg_iv_behavioral
# -- Loading configuration cfg_nd2_arch2
# ** Warning: /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/mux21_generic.vhd(110): (vcom-1263) Component configuration "all : ND2" applies to no component instantiation statements.
# End time: 19:14:17 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/nd2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:18 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/nd2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND2
# -- Compiling architecture ARCH1 of ND2
# -- Compiling architecture ARCH2 of ND2
# -- Loading entity ND2
# -- Compiling configuration CFG_ND2_ARCH1
# -- Loading entity ND2
# -- Loading architecture ARCH1 of ND2
# -- Compiling configuration CFG_ND2_ARCH2
# -- Loading entity ND2
# -- Loading architecture ARCH2 of ND2
# End time: 19:14:18 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/p4_adder.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:18 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sparseTree
# -- Loading entity sum_generator
# End time: 19:14:18 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/Pg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:18 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/Pg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Pg
# -- Compiling architecture behavioral of Pg
# End time: 19:14:18 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/PgNetwork.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:19 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/PgNetwork.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity PgNetwork
# -- Compiling architecture behavioral of PgNetwork
# -- Compiling configuration cfg_PgNetwork
# -- Loading entity PgNetwork
# -- Loading architecture behavioral of PgNetwork
# End time: 19:14:19 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/sparsetree.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:19 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/sparsetree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Compiling entity sparseTree
# -- Compiling architecture structural of sparseTree
# -- Compiling configuration cfg_sparseTree
# -- Loading entity sparseTree
# -- Loading architecture structural of sparseTree
# -- Loading entity PgNetwork
# -- Loading entity G
# -- Loading entity Pg
# End time: 19:14:19 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/sum_generator.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:19 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/sum_generator.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_sum_generator_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity Carryselect
# -- Loading configuration cfg_carryselect_behavioral
# End time: 19:14:19 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/tb_p4_adder.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:20 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/MSLabs/gr51_lab02/ex2.1.4/sim/tb_p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity TB_P4_ADDER
# -- Compiling architecture TEST of TB_P4_ADDER
# End time: 19:14:20 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_p4_adder -t 10ps -voptargs=+acc
# vsim work.tb_p4_adder -t 10ps -voptargs="+acc" 
# Start time: 19:14:38 on Apr 20,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.tb_p4_adder(test)#1
# Loading work.p4_adder(structural)#1
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.sparsetree(structural)#1
# Loading work.pgnetwork(behavioral)#1
# Loading work.g(behavioral)#1
# Loading work.pg(behavioral)#1
# Loading work.sum_generator(structural)#1
# Loading work.carryselect(behavioral)#1
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint sim:/tb_p4_adder/P4_add/*
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/tb_p4_adder/P4_add/carrygen/*
add wave -position insertpoint -window .main_pane.wave1.interior.cs.body.pw.wf sim:/tb_p4_adder/P4_add/carrygen/*
add wave *
run 50 ns
add wave *
# Causality operation skipped due to absence of debug database file
# End time: 19:31:35 on Apr 20,2023, Elapsed time: 0:16:57
# Errors: 0, Warnings: 0
