/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [19:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [9:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = in_data[29] ? celloutsig_0_5z[11] : in_data[12];
  assign celloutsig_0_11z = ~(celloutsig_0_5z[11] & celloutsig_0_10z);
  assign celloutsig_0_20z = ~(celloutsig_0_3z & celloutsig_0_10z);
  assign celloutsig_0_3z = ~((in_data[14] | celloutsig_0_1z[3]) & (celloutsig_0_2z[1] | celloutsig_0_1z[1]));
  assign celloutsig_1_4z = ~((in_data[155] | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_13z = ~((celloutsig_1_0z[1] | celloutsig_1_0z[5]) & (celloutsig_1_4z | celloutsig_1_11z[6]));
  assign celloutsig_0_9z = ~((celloutsig_0_2z[1] | in_data[35]) & (celloutsig_0_8z[0] | celloutsig_0_8z[1]));
  assign celloutsig_0_34z = { celloutsig_0_8z[2:0], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_20z } + { _00_[7:6], celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[138:131] + in_data[159:152];
  assign celloutsig_1_6z = { celloutsig_1_5z[3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } + { celloutsig_1_0z[2:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  reg [19:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 20'h00000;
    else _12_ <= { in_data[92:80], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z };
  assign { _01_[19:15], _00_[7:6], _01_[12:0] } = _12_;
  assign celloutsig_1_1z = { celloutsig_1_0z[1], celloutsig_1_0z } >= { celloutsig_1_0z[1], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[168:164] >= in_data[166:162];
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_3z } >= { celloutsig_0_5z[6:5], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_5z[11:4], celloutsig_0_9z } && celloutsig_0_5z[9:1];
  assign celloutsig_1_3z = ! { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = ! celloutsig_0_5z[4:1];
  assign celloutsig_0_0z = in_data[19:11] < in_data[53:45];
  assign celloutsig_0_4z = celloutsig_0_2z[2:0] < in_data[77:75];
  assign celloutsig_1_7z = celloutsig_1_0z[4:0] % { 1'h1, celloutsig_1_6z[17:14] };
  assign celloutsig_1_12z = { celloutsig_1_5z[7], celloutsig_1_8z } % { 1'h1, in_data[152:149] };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_14z } % { 1'h1, celloutsig_1_11z[10:4], celloutsig_1_12z };
  assign celloutsig_1_8z = celloutsig_1_7z[3:0] * { celloutsig_1_7z[3:1], celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_7z } * celloutsig_1_6z[17:8];
  assign celloutsig_0_7z = { in_data[59:57], celloutsig_0_0z } | celloutsig_0_5z[9:6];
  assign celloutsig_1_18z = & { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z[3:1] };
  assign celloutsig_0_25z = in_data[36] & celloutsig_0_16z;
  assign celloutsig_0_15z = | { celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_28z = | { celloutsig_0_22z[9:0], celloutsig_0_7z };
  assign celloutsig_1_9z = ^ { celloutsig_1_5z[9:1], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = ^ { celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_14z = ^ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[14:10], celloutsig_0_0z } >> { in_data[79:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { _00_[6], _01_[12:1] } >> { celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[181:179], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } << in_data[161:149];
  assign celloutsig_1_11z = { celloutsig_1_7z[3], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z } << { in_data[156:149], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } << { in_data[22:18], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_35z = in_data[58:52] >> celloutsig_0_13z[8:2];
  assign celloutsig_0_23z = celloutsig_0_22z[5:0] >> celloutsig_0_19z[6:1];
  assign celloutsig_1_10z = celloutsig_1_0z[7:5] - { celloutsig_1_8z[1:0], celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_2z[2], celloutsig_0_8z, celloutsig_0_10z } - { in_data[88:87], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[4:1] - celloutsig_0_1z[3:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_19z = 10'h000;
    else if (clkin_data[64]) celloutsig_0_19z = { _00_[7:6], _01_[12:6], celloutsig_0_11z };
  assign _00_[5:0] = celloutsig_0_23z;
  assign _01_[14:13] = _00_[7:6];
  assign { out_data[128], out_data[108:96], out_data[39:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
