INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/project_3/project_3.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_thing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/project_3/project_3.srcs/sim_1/new/adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
