


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; DRAM controller base address
    3 00000000 48000000 
                       DRAM_BASE
                               EQU              0x48000000
    4 00000000 00000000 
                       BANKCFG_OFS
                               EQU              0x00
    5 00000000 00000004 
                       BANKCON1_OFS
                               EQU              0x04
    6 00000000 00000008 
                       BANKCON2_OFS
                               EQU              0x08
    7 00000000 0000000C 
                       BANKCON3_OFS
                               EQU              0x0C
    8 00000000 00000010 
                       REFRESH_OFS
                               EQU              0x10
    9 00000000 00000014 
                       TIMEOUT_OFS
                               EQU              0x14
   10 00000000         
   11 00000000                 PRESERVE8
   12 00000000                 AREA             LOWLEVELINIT, CODE, READONLY
   13 00000000                 ARM
   14 00000000                 EXPORT           ERAM_Init
   15 00000000         ; K4T51163QJ-BCE79(DDR2@400M 5-5-5),64MB,Raw Addr A0~A12
                       ,Column Addr A0~A9
   16 00000000         ; ÉèÖÃDDR0 13Î»ÐÐµØÖ·£¬10Î»ÁÐµØÖ·£¬DDR2½Ó¿Ú£¬16Î»×ÜÏß
   17 00000000         ; DDRÃüÁî¸ù¾ÝnRAS,nCAS,nWE,nCS¿ØÖÆ×ÜÏß·Ö±æ
   18 00000000         ; ActiveÃüÁî,´ò¿ªÐÐ¼°bankµØÖ·
   19 00000000         ; ReadÃüÁî,ÔÚActiveºó,´ò¿ªÁÐµØÖ·¶Á
   20 00000000         ; WriteÃüÁî,ÔÚActiveºó,´ò¿ªÁÐµØÖ·Ð´
   21 00000000         ; PrechargeÃüÁî,¹Ø±Õbank,¸ù¾ÝA[10]È·¶¨¹Ø±ÕÖ¸¶¨»òËùÓÐbank
                       
   22 00000000         ; AUTO REFRESH or SELF REFRESHÃüÁî,Ë¢ÐÂÃüÁî
   23 00000000         ; LOAD MODE REGISTERÃüÁî,Ð´Ä£Ê½¼Ä´æÆ÷
   24 00000000         ERAM_Init
   25 00000000 E3A00312        LDR              R0, =DRAM_BASE
   26 00000004 E59F11B4        LDR              R1, =(2<<17)+(2<<11)+(0<<6)+(1<
<1)+(1<<0)
   27 00000008 E5801000        STR              R1, [R0, #BANKCFG_OFS]
   28 0000000C         ; DQS delay 3,Write buffer,Auto pre-charge,bank address 
                       ÔÚ¸ßÎ»     
   30 0000000C E59F11B0        LDR              R1, =(3<<28)+(1<<26)+(1<<8)+(0<
<7)+          (1<<6)+(0<<5)+(1<<4)
   31 00000010 E5801004        STR              R1, [R0, #BANKCON1_OFS]
   32 00000014         
   33 00000014         ; s3c2416 ddr2¼Ä´æÆ÷µÄclkÉèÖÃÖµÊÇÏà¶ÔHCLKµÄ
   34 00000014         ; RAS [23:20] Row active time 45ns HCLK=133M DDR2=266M 6
                       clock
   35 00000014         ; ActiveÃüÁîµ½PrechargeÃüÁîµÄ×îÐ¡Ê±¼ä45ns
   36 00000014         ; ARFC [19:16] Row cycle time tRFC=105ns 14clock
   37 00000014         ; Ö¸ÁîË¢ÐÂÊ±¼ä105ns
   38 00000014         ; CAS Latency [5:4] CAS latency control 12.5ns 2clock
   39 00000014         ; Read/WriteÃüÁî·¢³öºó¾­¹ý5tCK=12.5nsÊý¾Ý²ÅÓÐÐ§
   40 00000014         ; tRCD [3:2] RAS to CAS delay 12.5ns 2clock



ARM Macro Assembler    Page 2 


   41 00000014         ; ActiveÃüÁîÐè¾­5tCK=12.5nsºó²Å·¢³öRead/WriteÃüÁî
   42 00000014         ; tRP [1:0] Row pre-charge time 12.5ns 2clock
   43 00000014         ; PrechargeÃüÁîµ½·¢ËÍActiveÃüÁî5tCK=12.5ns
   44 00000014         ; ¹ÊÁ½¸öActiveÃüÁîËùÐèµÄ×îÐ¡Ê±¼ä tRC=tRAS+tRP=57.5ns
   45 00000014 E59F11AC        LDR              R1, =(6<<20)+(13<<16)+(3<<4)+(2
<<2)+(2<<0)
   46 00000018 E5801008        STR              R1, [R0, #BANKCON2_OFS]
   47 0000001C         
   48 0000001C         ; issue a PALL(pre-charge all) command,¼´PrechargeÃüÁî
   49 0000001C E5901004        LDR              R1, [R0, #BANKCON1_OFS]
   50 00000020 E3C11003        BIC              R1, R1, #0x03
   51 00000024 E3811001        ORR              R1, R1, #0x01
   52 00000028 E5801004        STR              R1, [R0, #BANKCON1_OFS]
   53 0000002C         
   54 0000002C         ; issue an EMRS(extern mode register) command to EMR(2)
   55 0000002C E3A01102        LDR              R1, =(0x2<<30)+(0<<23)+(0<<19)+
(0<<16)
   56 00000030 E580100C        STR              R1, [R0, #BANKCON3_OFS]
   57 00000034 E5901004        LDR              R1, [R0, #BANKCON1_OFS]
   58 00000038 E3811003        ORR              R1, R1, #0x03
   59 0000003C E5801004        STR              R1, [R0, #BANKCON1_OFS]
   60 00000040         
   61 00000040         ; issue an EMRS(extern mode register) command to EMR(3)
   62 00000040 E3A01103        LDR              R1, =(0x3<<30)
   63 00000044 E580100C        STR              R1, [R0, #BANKCON3_OFS]
   64 00000048 E5901004        LDR              R1, [R0, #BANKCON1_OFS]
   65 0000004C E3811003        ORR              R1, R1, #0x03
   66 00000050 E5801004        STR              R1, [R0, #BANKCON1_OFS]
   67 00000054         
   68 00000054         ; issue an EMRS to enable DLL and RDQS, nDQS, ODT disabl
                       e
   69 00000054 E59F1170        LDR              R1, =0xFFFF0000
   70 00000058 E590200C        LDR              R2, [R0, #BANKCON3_OFS]
   71 0000005C E1C22001        BIC              R2, R2, R1
   74 00000060 E59F1168        LDR              R1, =(0x1<<30)+(0<<28)+(0<<27)+
(1<<26)+        (7<<23)+(0<<19)+(0<<22)+(0<<18)+        (0x0<<17)+(0<<16)
   75 00000064 E1811002        ORR              R1, R1, R2
   76 00000068 E580100C        STR              R1, [R0, #BANKCON3_OFS]
   77 0000006C E5901004        LDR              R1, [R0, #BANKCON1_OFS]
   78 00000070 E3811003        ORR              R1, R1, #0x03
   79 00000074 E5801004        STR              R1, [R0, #BANKCON1_OFS]
   80 00000078         
   81 00000078         ; issue a mode register set command for DLL reset 
   82 00000078 E59F1154        LDR              R1, =0x0000FFFF
   83 0000007C E590200C        LDR              R2, [R0, #BANKCON3_OFS]
   84 00000080 E1C22001        BIC              R2, R2, R1
   85 00000084 E3A01E33        LDR              R1, =(0x1<<9)+(1<<8)+(0<<7)+(3<
<4)
   86 00000088 E1811002        ORR              R1, R1, R2
   87 0000008C E580100C        STR              R1, [R0, #BANKCON3_OFS]
   88 00000090 E5901004        LDR              R1, [R0, #BANKCON1_OFS]
   89 00000094 E3C11003        BIC              R1, R1, #0x03
   90 00000098 E3811002        ORR              R1, R1, #0x02
   91 0000009C E5801004        STR              R1, [R0, #BANKCON1_OFS]
   92 000000A0         
   93 000000A0         ; Issue a PALL(pre-charge all) command 
   94 000000A0 E5901004        LDR              R1, [R0, #BANKCON1_OFS]
   95 000000A4 E3C11003        BIC              R1, R1, #0x03
   96 000000A8 E3811001        ORR              R1, R1, #0x01



ARM Macro Assembler    Page 3 


   97 000000AC E5801004        STR              R1, [R0, #BANKCON1_OFS]
   98 000000B0         
   99 000000B0         ; Issue 2 or more auto-refresh commands
  100 000000B0 E3A01020        LDR              R1, =0x20
  101 000000B4 E5801010        STR              R1, [R0, #REFRESH_OFS]
  102 000000B8         
  103 000000B8         
  104 000000B8         ; Issue a MRS command with LOW to A8 to initialize devic
                       e operation
  105 000000B8 E59F1114        LDR              R1, =0x0000FFFF
  106 000000BC E590200C        LDR              R2, [R0, #BANKCON3_OFS]
  107 000000C0 E1C22001        BIC              R2, R2, R1
  108 000000C4 E3A01E23        LDR              R1, =(0x1<<9)+(0<<8)+(0<<7)+(3<
<4)
  109 000000C8 E1811002        ORR              R1, R1, R2
  110 000000CC E580100C        STR              R1, [R0, #BANKCON3_OFS]
  111 000000D0 E5901004        LDR              R1, [R0, #BANKCON1_OFS]
  112 000000D4 E3C11003        BIC              R1, R1, #0x03
  113 000000D8 E3811002        ORR              R1, R1, #0x02
  114 000000DC E5801004        STR              R1, [R0, #BANKCON1_OFS]
  115 000000E0         
  116 000000E0         ; Wait 200 clock, execute OCD Calibration
  117 000000E0 E3A010C8        LDR              R1, =200
  118 000000E4 E2511001 
                       0       SUBS             R1, R1, #1
  119 000000E8 1AFFFFFD        BNE              %B0
  120 000000EC         
  121 000000EC         ; Issue a EMRS1 command to over OCD Mode Calibration
  122 000000EC E59F10D8        LDR              R1, =0xFFFF0000
  123 000000F0 E590200C        LDR              R2, [R0, #BANKCON3_OFS]
  124 000000F4 E1C22001        BIC              R2, R2, R1
  127 000000F8 E3A01311        LDR              R1, =(0x1<<30)+(0<<28)+(0<<27)+
(1<<26)+        (0<<23)+(0<<19)+(0<<22)+(0<<18)+        (0x0<<17)+(0<<16)
  128 000000FC E1811002        ORR              R1, R1, R2
  129 00000100 E580100C        STR              R1, [R0, #BANKCON3_OFS]
  130 00000104 E5901004        LDR              R1, [R0, #BANKCON1_OFS]
  131 00000108 E3811003        ORR              R1, R1, #0x03
  132 0000010C E5801004        STR              R1, [R0, #BANKCON1_OFS]
  133 00000110         
  134 00000110         ; Refresh period is 7.8us, HCLK=100M, REFCYC=780
  135 00000110 E3A01FC3        LDR              R1, =780
  136 00000114 E5801010        STR              R1, [R0, #REFRESH_OFS]
  137 00000118         
  138 00000118         ; issue a Normal mode
  139 00000118 E5901004        LDR              R1, [R0, #BANKCON1_OFS]
  140 0000011C E3C11003        BIC              R1, R1, #0x03
  141 00000120 E5801004        STR              R1, [R0, #BANKCON1_OFS]
  142 00000124         
  143 00000124 E12FFF1E        BX               LR
  144 00000128         
  145 00000128         
  146 00000128         ; SD/MMC Device Boot Block Assignment
  147 00000128 00000001 
                       eFuseBlockSize
                               EQU              1
  148 00000128 00000001 
                       SdReservedBlockSize
                               EQU              1
  149 00000128 00000010 



ARM Macro Assembler    Page 4 


                       BL1BlockSize
                               EQU              16
  151 00000128 00000012 
                       SdBL1BlockStart
                               EQU              SdReservedBlockSize +        e
FuseBlockSize + BL1BlockSize
  152 00000128 40003FFC 
                       globalBlockSizeHide
                               EQU              0x40003FFC
  153 00000128 40004008 
                       CopyMovitoMem
                               EQU              0x40004008
  154 00000128         
  155 00000128         ; Nand controller base address
  156 00000128 4E000000 
                       NFCONF  EQU              0x4E000000
  157 00000128         
  158 00000128                 EXPORT           __CodeSize__
  159 00000128                 EXPORT           __CodeAddr__
  160 00000128         ; Òý³ö´úÂë°áÒÆº¯Êý£¬ÒÔ¹©Æô¶¯´úÂëµ÷ÓÃ
  161 00000128                 EXPORT           CopyCodeToRAM
  162 00000128         ; ÒýÈëNandÆô¶¯µÄ³õÊ¼»¯º¯Êý¼°Nand¶Áº¯Êý
  163 00000128                 IMPORT           Nand_Init
  164 00000128                 IMPORT           Nand_ReadSkipBad
  165 00000128         ; ÒýÈëÁ´½ÓÆ÷²úÉú·ûºÅ£¬ÒÔÈ·¶¨´úÂëÔËÐÐÎ»ÖÃ£¬±àÒëÉú³ÉµÄ´óÐ¡
                       
  166 00000128                 IMPORT           ||Image$$ER_ROM0$$Base||
  167 00000128                 IMPORT           ||Load$$ER_ROM0$$Length||
  168 00000128                 IMPORT           ||Load$$ER_ROM1$$Length||
  169 00000128                 IMPORT           ||Load$$RW_RAM$$RW$$Length||
  170 00000128         
  171 00000128         ; Á´½ÓÆ÷²úÉú´úÂëÁ´½ÓÔËÐÐÎ»ÖÃ
  172 00000128 00000000 
                       __CodeAddr__
                               DCD              ||Image$$ER_ROM0$$Base||
  173 0000012C         ; Á´½ÓÆ÷¸÷¸ö¶ÎÐè±£´æµÄ´úÂëÒÔ¼°Ðè³õÊ¼´úµÄ±äÁ¿´óÐ¡
  176 0000012C 00000000 
                       __CodeSize__
                               DCD              ||Load$$ER_ROM0$$Length|| +   
   ||Load$$ER_ROM1$$Length|| +      ||Load$$RW_RAM$$RW$$Length||
  177 00000130         
  178 00000130         CopyCodeToRAM
  179 00000130 E92D4000        STMFD            SP!, {LR}   ; ±£´æ·µ»ØµØÖ·
  180 00000134         ; ÅÐ¶ÏNFCONFµÄ×î¸ßÎ»Îª1£¬ËµÃ÷Æô¶¯Éè±¸ÎªNand  
  181 00000134 E3A0044E        LDR              R0, =NFCONF
  182 00000138 E5901000        LDR              R1, [R0]
  183 0000013C E2011102        AND              R1, R1, #0x80000000
  184 00000140 E3510102        CMP              R1, #0x80000000
  185 00000144 1A000007        BNE              MMC_SD_Boot
  186 00000148         
  187 00000148         Nand_Boot
  188 00000148 EBFFFFFE        BL               Nand_Init   ; Nand³õÊ¼»¯
  189 0000014C E3A00000        MOV              R0, #0
  190 00000150 E51F1030        LDR              R1, __CodeAddr__
  191 00000154 E51F2030        LDR              R2, __CodeSize__
  192 00000158 EBFFFFFE        BL               Nand_ReadSkipBad 
                                                            ; µ÷ÓÃNand¶Áº¯Êý
  193 0000015C E1B00000        MOVS             R0, R0      ; ·µ»ØÖµÈ·¶¨º¯Êý³É¹
                                                            ¦»¹ÊÇÊ§°Ü



ARM Macro Assembler    Page 5 


  194 00000160         Nand_Boot_Loop
  195 00000160 1AFFFFFE        BNE              Nand_Boot_Loop ; ·µ»Ø·Ç0ËµÃ÷¿½±
                                                            ´Ê§°Ü
  196 00000164 EA000014        B                AfterCopy
  197 00000168         
  198 00000168         MMC_SD_Boot
  199 00000168         ; ²»ÐèÒª¿¨³õÊ¼»¯
  200 00000168 E3A03000        LDR              R3, =0
  201 0000016C         ; ¿½±´sd¿¨´úÂëµ½Á´½ÓÖ´ÐÐÓòÄÚ´æ´úÂë´¦
  202 0000016C E51F204C        LDR              R2, __CodeAddr__
  203 00000170         
  204 00000170         ; ¼ÆËã´úÂëµÄ´óÐ¡£¬ÒÔblock¼Æ£¬²»×ã512×Ö½ÚµÄËã1¸öblock
  205 00000170         ; ´úÂëµÄ´óÐ¡°üÀ¨Code RO-data RW-data(´úÂëÐè±£´æÐè³õÊ¼»¯µ
                       ÄRWµÄ³õÊ¼Öµ)
  206 00000170         ; ´úÂë±£´æÔÚROMÖÐ,Ó¦´Ó¼ÓÔØÓòµÃµ½ROMµÄ´óÐ¡,¶ø²»ÊÇÖ´ÐÐÓò,±
                       àÒëÆ÷¿ÉÄÜÑ¹Ëõ
  207 00000170         ; ´úÂë¶Î±£´æÔÚ¼ÓÔØÓòµÄROMÖÐ
  208 00000170 E51F004C        LDR              R0, __CodeSize__
  209 00000174 E59F105C        LDR              R1, =0x1ff
  210 00000178 E1100001        TST              R0, R1      ; ÊÇ·ñ²»×ãÒ»¸öblock
                                                            (512Bytes)
  211 0000017C 0A000000        BEQ              %F0         ; ´úÂëÇ¡ºÃblock¶ÔÆë
                                                            £¬²»ÓÃ¼Ó¶àÒ»¸öblock
                                                            
  212 00000180 E2800C02        ADD              R0, R0, #512
  213 00000184 E1A014A0 
                       0       LSR              R1, R0, #9  ; µÃµ½´úÂëµÄblock´ó
                                                            Ð¡
  214 00000188         
  215 00000188         ; ¼ÆËã´úÂëÔÚSD/MMC¿¨ÖÐµÄblockÆðÆôµØÖ·
  216 00000188 E3A04012        LDR              R4, =SdBL1BlockStart
  217 0000018C E59F0048        LDR              R0, =globalBlockSizeHide
  218 00000190 E5900000        LDR              R0, [R0]    ; SD/MMCµÄ×Üblock¿é
                                                            
  219 00000194 E0400004        SUB              R0, R4      ; ¼õÈ¥±£Áô¿é¼°BL1´ó
                                                            Ð¡
  220 00000198 E3510010        CMP              R1, #16     ; ´úÂë²»×ã8k,Ö±½ÓBL
                                                            1´¦¿½±´
  221 0000019C 9A000000        BLS              ParameterOK ; ´úÂëÉÙÓÚ16¸öblock
                                                            Ìø×ª 
  222 000001A0 E0400001        SUB              R0, R1      ; ÔÙ¼õÈ¥´úÂëµÄ´óÐ¡£
                                                            ¬´úÂëµÄblockÎ»ÖÃ
  223 000001A4         
  224 000001A4         ; µ÷ÓÃIROM Movi¿½±´º¯Êý£¬½öÊÊÓÃÓÚIROMÆô¶¯£¬¿¨·ÃÎÊÊ±ÖÓ25M
                        
  225 000001A4         ParameterOK
  226 000001A4 E59F4034        LDR              R4, =CopyMovitoMem
  227 000001A8 E5944000        LDR              R4, [R4]
  228 000001AC E1A0E00F        MOV              LR, PC      ; ×¼±¸º¯ÊýµÄ·µ»ØµØÖ
                                                            ·
  229 000001B0 E12FFF14        BX               R4
  230 000001B4 E1B00000        MOVS             R0, R0      ; ·µ»ØÖµÈ·¶¨º¯Êý³É¹
                                                            ¦»¹ÊÇÊ§°Ü
  231 000001B8         MMC_SD_Boot_Loop
  232 000001B8 0AFFFFFE        BEQ              MMC_SD_Boot_Loop 
                                                            ; ·µ»Ø0ËµÃ÷¿½±´Ê§°Ü
                                                            
  233 000001BC         
  234 000001BC         AfterCopy



ARM Macro Assembler    Page 6 


  235 000001BC E8BD8000        LDMFD            SP!, {PC}   ; º¯Êý·µ»Ø   
  236 000001C0         
  237 000001C0                 END
              00041003 
              34000150 
              006D003A 
              FFFF0000 
              47800000 
              0000FFFF 
              000001FF 
              40003FFC 
              40004008 
Command Line: --debug --xref --diag_suppress=9931 --cpu=ARM926EJ-S --apcs=inter
work --depend=.\objects\lowlevelinit.d -o.\objects\lowlevelinit.o -IC:\Keil_v5\
ARM\RV31\INC -IC:\Keil_v5\ARM\CMSIS\Include -IC:\Keil_v5\ARM\Inc\Samsung --pred
efine="__UVISION_VERSION SETA 523" --list=.\lowlevelinit.lst ..\System\LowLevel
Init.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

 000000E4

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 00000184

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
AfterCopy 000001BC

Symbol: AfterCopy
   Definitions
      At line 234 in file ..\System\LowLevelInit.s
   Uses
      At line 196 in file ..\System\LowLevelInit.s
Comment: AfterCopy used once
CopyCodeToRAM 00000130

Symbol: CopyCodeToRAM
   Definitions
      At line 178 in file ..\System\LowLevelInit.s
   Uses
      At line 161 in file ..\System\LowLevelInit.s
Comment: CopyCodeToRAM used once
ERAM_Init 00000000

Symbol: ERAM_Init
   Definitions
      At line 24 in file ..\System\LowLevelInit.s
   Uses
      At line 14 in file ..\System\LowLevelInit.s
Comment: ERAM_Init used once
LOWLEVELINIT 00000000

Symbol: LOWLEVELINIT
   Definitions
      At line 12 in file ..\System\LowLevelInit.s
   Uses
      None
Comment: LOWLEVELINIT unused
MMC_SD_Boot 00000168

Symbol: MMC_SD_Boot
   Definitions
      At line 198 in file ..\System\LowLevelInit.s
   Uses
      At line 185 in file ..\System\LowLevelInit.s
Comment: MMC_SD_Boot used once
MMC_SD_Boot_Loop 000001B8

Symbol: MMC_SD_Boot_Loop



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 231 in file ..\System\LowLevelInit.s
   Uses
      At line 232 in file ..\System\LowLevelInit.s
Comment: MMC_SD_Boot_Loop used once
Nand_Boot 00000148

Symbol: Nand_Boot
   Definitions
      At line 187 in file ..\System\LowLevelInit.s
   Uses
      None
Comment: Nand_Boot unused
Nand_Boot_Loop 00000160

Symbol: Nand_Boot_Loop
   Definitions
      At line 194 in file ..\System\LowLevelInit.s
   Uses
      At line 195 in file ..\System\LowLevelInit.s
Comment: Nand_Boot_Loop used once
ParameterOK 000001A4

Symbol: ParameterOK
   Definitions
      At line 225 in file ..\System\LowLevelInit.s
   Uses
      At line 221 in file ..\System\LowLevelInit.s
Comment: ParameterOK used once
__CodeAddr__ 00000128

Symbol: __CodeAddr__
   Definitions
      At line 172 in file ..\System\LowLevelInit.s
   Uses
      At line 159 in file ..\System\LowLevelInit.s
      At line 190 in file ..\System\LowLevelInit.s
      At line 202 in file ..\System\LowLevelInit.s

__CodeSize__ 0000012C

Symbol: __CodeSize__
   Definitions
      At line 176 in file ..\System\LowLevelInit.s
   Uses
      At line 158 in file ..\System\LowLevelInit.s
      At line 191 in file ..\System\LowLevelInit.s
      At line 208 in file ..\System\LowLevelInit.s

13 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

BANKCFG_OFS 00000000

Symbol: BANKCFG_OFS
   Definitions
      At line 4 in file ..\System\LowLevelInit.s
   Uses
      At line 27 in file ..\System\LowLevelInit.s
Comment: BANKCFG_OFS used once
BANKCON1_OFS 00000004

Symbol: BANKCON1_OFS
   Definitions
      At line 5 in file ..\System\LowLevelInit.s
   Uses
      At line 31 in file ..\System\LowLevelInit.s
      At line 49 in file ..\System\LowLevelInit.s
      At line 52 in file ..\System\LowLevelInit.s
      At line 57 in file ..\System\LowLevelInit.s
      At line 59 in file ..\System\LowLevelInit.s
      At line 64 in file ..\System\LowLevelInit.s
      At line 66 in file ..\System\LowLevelInit.s
      At line 77 in file ..\System\LowLevelInit.s
      At line 79 in file ..\System\LowLevelInit.s
      At line 88 in file ..\System\LowLevelInit.s
      At line 91 in file ..\System\LowLevelInit.s
      At line 94 in file ..\System\LowLevelInit.s
      At line 97 in file ..\System\LowLevelInit.s
      At line 111 in file ..\System\LowLevelInit.s
      At line 114 in file ..\System\LowLevelInit.s
      At line 130 in file ..\System\LowLevelInit.s
      At line 132 in file ..\System\LowLevelInit.s
      At line 139 in file ..\System\LowLevelInit.s
      At line 141 in file ..\System\LowLevelInit.s

BANKCON2_OFS 00000008

Symbol: BANKCON2_OFS
   Definitions
      At line 6 in file ..\System\LowLevelInit.s
   Uses
      At line 46 in file ..\System\LowLevelInit.s
Comment: BANKCON2_OFS used once
BANKCON3_OFS 0000000C

Symbol: BANKCON3_OFS
   Definitions
      At line 7 in file ..\System\LowLevelInit.s
   Uses
      At line 56 in file ..\System\LowLevelInit.s
      At line 63 in file ..\System\LowLevelInit.s
      At line 70 in file ..\System\LowLevelInit.s
      At line 76 in file ..\System\LowLevelInit.s
      At line 83 in file ..\System\LowLevelInit.s
      At line 87 in file ..\System\LowLevelInit.s
      At line 106 in file ..\System\LowLevelInit.s
      At line 110 in file ..\System\LowLevelInit.s
      At line 123 in file ..\System\LowLevelInit.s
      At line 129 in file ..\System\LowLevelInit.s




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

BL1BlockSize 00000010

Symbol: BL1BlockSize
   Definitions
      At line 149 in file ..\System\LowLevelInit.s
   Uses
      At line 151 in file ..\System\LowLevelInit.s
Comment: BL1BlockSize used once
CopyMovitoMem 40004008

Symbol: CopyMovitoMem
   Definitions
      At line 153 in file ..\System\LowLevelInit.s
   Uses
      At line 226 in file ..\System\LowLevelInit.s
Comment: CopyMovitoMem used once
DRAM_BASE 48000000

Symbol: DRAM_BASE
   Definitions
      At line 3 in file ..\System\LowLevelInit.s
   Uses
      At line 25 in file ..\System\LowLevelInit.s
Comment: DRAM_BASE used once
NFCONF 4E000000

Symbol: NFCONF
   Definitions
      At line 156 in file ..\System\LowLevelInit.s
   Uses
      At line 181 in file ..\System\LowLevelInit.s
Comment: NFCONF used once
REFRESH_OFS 00000010

Symbol: REFRESH_OFS
   Definitions
      At line 8 in file ..\System\LowLevelInit.s
   Uses
      At line 101 in file ..\System\LowLevelInit.s
      At line 136 in file ..\System\LowLevelInit.s

SdBL1BlockStart 00000012

Symbol: SdBL1BlockStart
   Definitions
      At line 151 in file ..\System\LowLevelInit.s
   Uses
      At line 216 in file ..\System\LowLevelInit.s
Comment: SdBL1BlockStart used once
SdReservedBlockSize 00000001

Symbol: SdReservedBlockSize
   Definitions
      At line 148 in file ..\System\LowLevelInit.s
   Uses
      At line 151 in file ..\System\LowLevelInit.s
Comment: SdReservedBlockSize used once
TIMEOUT_OFS 00000014




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Symbol: TIMEOUT_OFS
   Definitions
      At line 9 in file ..\System\LowLevelInit.s
   Uses
      None
Comment: TIMEOUT_OFS unused
eFuseBlockSize 00000001

Symbol: eFuseBlockSize
   Definitions
      At line 147 in file ..\System\LowLevelInit.s
   Uses
      At line 151 in file ..\System\LowLevelInit.s
Comment: eFuseBlockSize used once
globalBlockSizeHide 40003FFC

Symbol: globalBlockSizeHide
   Definitions
      At line 152 in file ..\System\LowLevelInit.s
   Uses
      At line 217 in file ..\System\LowLevelInit.s
Comment: globalBlockSizeHide used once
14 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

Nand_Init 00000000

Symbol: Nand_Init
   Definitions
      At line 163 in file ..\System\LowLevelInit.s
   Uses
      At line 188 in file ..\System\LowLevelInit.s
Comment: Nand_Init used once
Nand_ReadSkipBad 00000000

Symbol: Nand_ReadSkipBad
   Definitions
      At line 164 in file ..\System\LowLevelInit.s
   Uses
      At line 192 in file ..\System\LowLevelInit.s
Comment: Nand_ReadSkipBad used once
|Image$$ER_ROM0$$Base| 00000000

Symbol: |Image$$ER_ROM0$$Base|
   Definitions
      At line 166 in file ..\System\LowLevelInit.s
   Uses
      At line 172 in file ..\System\LowLevelInit.s
Comment: |Image$$ER_ROM0$$Base| used once
|Load$$ER_ROM0$$Length| 00000000

Symbol: |Load$$ER_ROM0$$Length|
   Definitions
      At line 167 in file ..\System\LowLevelInit.s
   Uses
      At line 176 in file ..\System\LowLevelInit.s
Comment: |Load$$ER_ROM0$$Length| used once
|Load$$ER_ROM1$$Length| 00000000

Symbol: |Load$$ER_ROM1$$Length|
   Definitions
      At line 168 in file ..\System\LowLevelInit.s
   Uses
      At line 176 in file ..\System\LowLevelInit.s
Comment: |Load$$ER_ROM1$$Length| used once
|Load$$RW_RAM$$RW$$Length| 00000000

Symbol: |Load$$RW_RAM$$RW$$Length|
   Definitions
      At line 169 in file ..\System\LowLevelInit.s
   Uses
      At line 176 in file ..\System\LowLevelInit.s
Comment: |Load$$RW_RAM$$RW$$Length| used once
6 symbols
366 symbols in table
