#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec  3 11:11:26 2024
# Process ID: 10652
# Current directory: C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1
# Command line: vivado.exe -log audio_output.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_output.tcl
# Log file: C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1/audio_output.vds
# Journal file: C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1\vivado.jou
# Running On: 309x6, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 16949 MB
#-----------------------------------------------------------
source audio_output.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 473.273 ; gain = 177.883
Command: synth_design -top audio_output__Behavioral -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12980
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 921.344 ; gain = 443.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'audio_output' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:40]
WARNING: [Synth 8-614] signal 'sample_data' is read in the process but is not in the sensitivity list [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:58]
WARNING: [Synth 8-614] signal 'temp_data' is read in the process but is not in the sensitivity list [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'audio_output' (0#1) [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.914 ; gain = 549.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.914 ; gain = 549.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.914 ; gain = 549.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.914 ; gain = 549.656
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design audio_output has an empty top module
WARNING: [Synth 8-3917] design audio_output has port audio_out[31] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[30] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[29] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[28] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[27] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[26] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[25] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[24] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[23] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[22] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[21] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[20] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[19] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[18] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[17] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[16] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[15] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[14] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[13] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[12] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[11] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[10] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[9] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[8] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[7] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[6] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[5] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[4] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[3] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[2] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[1] driven by constant 0
WARNING: [Synth 8-3917] design audio_output has port audio_out[0] driven by constant 0
WARNING: [Synth 8-7129] Port sample_data[31] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[30] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[29] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[28] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[27] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[26] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[25] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[24] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[23] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[22] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[21] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[20] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[19] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[18] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[17] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[16] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[15] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[14] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[13] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[12] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[11] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[10] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[9] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[8] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[7] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[6] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[5] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[4] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[3] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[2] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[1] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[0] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module audio_output is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.582 ; gain = 739.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1223.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ec2b94d8
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1321.898 ; gain = 848.625
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1/audio_output.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_output_utilization_synth.rpt -pb audio_output_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 11:11:56 2024...
