{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 21:18:34 2011 " "Info: Processing started: Mon May 30 21:18:34 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hdb3 -c Hdb3 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Hdb3 -c Hdb3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file AddV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addv-AddV " "Info: Found design unit 1: Addv-AddV" {  } { { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/AddV.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddV " "Info: Found entity 1: AddV" {  } { { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/AddV.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddB.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file AddB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddB-AddB " "Info: Found design unit 1: AddB-AddB" {  } { { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/AddB.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddB " "Info: Found entity 1: AddB" {  } { { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/AddB.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Polar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Polar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Polar-Polar " "Info: Found design unit 1: Polar-Polar" {  } { { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/Polar.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Polar " "Info: Found entity 1: Polar" {  } { { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/Polar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hdb3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Hdb3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Hdb3 " "Info: Found entity 1: Hdb3" {  } { { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/Hdb3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hdb3 " "Info: Elaborating entity \"Hdb3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Polar Polar:inst6 " "Info: Elaborating entity \"Polar\" for hierarchy \"Polar:inst6\"" {  } { { "Hdb3.bdf" "inst6" { Schematic "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 32 888 1088 128 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddB AddB:inst4 " "Info: Elaborating entity \"AddB\" for hierarchy \"AddB:inst4\"" {  } { { "Hdb3.bdf" "inst4" { Schematic "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 48 584 824 144 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddV AddV:inst " "Info: Elaborating entity \"AddV\" for hierarchy \"AddV:inst\"" {  } { { "Hdb3.bdf" "inst" { Schematic "C:/Users/tornadomeet/Desktop/Hdb3之fpga实现/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 64 280 488 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 21:18:41 2011 " "Info: Processing ended: Mon May 30 21:18:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
