--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml FPAsim_OK_TOP.twx FPAsim_OK_TOP.ncd -o FPAsim_OK_TOP.twr
FPAsim_OK_TOP.pcf

Design file:              FPAsim_OK_TOP.ncd
Physical constraint file: FPAsim_OK_TOP.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.920ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: label_okHost/mmcm0/CLKIN1
  Logical resource: label_okHost/mmcm0/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: label_okHost/okUH0_ibufg
--------------------------------------------------------------------------------
Slack: 5.920ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: label_okHost/mmcm0/CLKIN1
  Logical resource: label_okHost/mmcm0/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: label_okHost/okUH0_ibufg
--------------------------------------------------------------------------------
Slack: 8.671ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: label_okHost/mmcm0/CLKIN1
  Logical resource: label_okHost/mmcm0/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: label_okHost/okUH0_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: MaterCLK/mmcm_adv_inst/CLKIN1
  Logical resource: MaterCLK/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: MaterCLK/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: MaterCLK/mmcm_adv_inst/CLKIN1
  Logical resource: MaterCLK/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: MaterCLK/clkin1
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: MaterCLK/mmcm_adv_inst/CLKIN1
  Logical resource: MaterCLK/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: MaterCLK/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ui_clk = PERIOD TIMEGRP "ui_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ui_clk = PERIOD TIMEGRP "ui_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: count<3>/SR
  Logical resource: count_0/SR
  Location pin: SLICE_X22Y137.SR
  Clock network: reset_BUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: count<3>/SR
  Logical resource: count_1/SR
  Location pin: SLICE_X22Y137.SR
  Clock network: reset_BUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: count<3>/SR
  Logical resource: count_2/SR
  Location pin: SLICE_X22Y137.SR
  Clock network: reset_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_label_okHost_mmcm0_clk0 = PERIOD TIMEGRP 
"label_okHost_mmcm0_clk0"         TS_okHostClk PHASE 1.488 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30211 paths analyzed, 5498 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.481ns.
--------------------------------------------------------------------------------

Paths for end point label_okHost/core0/core0/a0/atmel_status_fuses_6 (SLICE_X5Y108.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO5     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A2      net (fanout=7)        0.997   label_okHost/core0/core0/a0/pico_instr<5>
    SLICE_X2Y101.AMUX    Tilo                  0.181   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X5Y101.B4      net (fanout=2)        0.414   label_okHost/core0/core0/a0/pc0/sy<4>
    SLICE_X5Y101.BMUX    Tilo                  0.185   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X4Y98.B1       net (fanout=18)       0.856   label_okHost/core0/core0/a0/pico_port_id<4>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_6
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (2.925ns logic, 3.480ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO6     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A3      net (fanout=7)        0.975   label_okHost/core0/core0/a0/pico_instr<6>
    SLICE_X2Y101.AMUX    Tilo                  0.180   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X5Y101.B4      net (fanout=2)        0.414   label_okHost/core0/core0/a0/pc0/sy<4>
    SLICE_X5Y101.BMUX    Tilo                  0.185   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X4Y98.B1       net (fanout=18)       0.856   label_okHost/core0/core0/a0/pico_port_id<4>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_6
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (2.924ns logic, 3.458ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO5     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A2      net (fanout=7)        0.997   label_okHost/core0/core0/a0/pico_instr<5>
    SLICE_X2Y101.A       Tilo                  0.053   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X5Y101.B5      net (fanout=2)        0.751   label_okHost/core0/core0/a0/pc0/sy<5>
    SLICE_X5Y101.B       Tilo                  0.053   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X4Y98.B2       net (fanout=18)       0.719   label_okHost/core0/core0/a0/pico_port_id<5>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_6
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (2.665ns logic, 3.680ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/core0/core0/a0/atmel_status_fuses_14 (SLICE_X5Y108.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_14 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO5     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A2      net (fanout=7)        0.997   label_okHost/core0/core0/a0/pico_instr<5>
    SLICE_X2Y101.AMUX    Tilo                  0.181   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X5Y101.B4      net (fanout=2)        0.414   label_okHost/core0/core0/a0/pc0/sy<4>
    SLICE_X5Y101.BMUX    Tilo                  0.185   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X4Y98.B1       net (fanout=18)       0.856   label_okHost/core0/core0/a0/pico_port_id<4>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_14
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (2.925ns logic, 3.480ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_14 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO6     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A3      net (fanout=7)        0.975   label_okHost/core0/core0/a0/pico_instr<6>
    SLICE_X2Y101.AMUX    Tilo                  0.180   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X5Y101.B4      net (fanout=2)        0.414   label_okHost/core0/core0/a0/pc0/sy<4>
    SLICE_X5Y101.BMUX    Tilo                  0.185   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X4Y98.B1       net (fanout=18)       0.856   label_okHost/core0/core0/a0/pico_port_id<4>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_14
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (2.924ns logic, 3.458ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_14 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO5     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A2      net (fanout=7)        0.997   label_okHost/core0/core0/a0/pico_instr<5>
    SLICE_X2Y101.A       Tilo                  0.053   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X5Y101.B5      net (fanout=2)        0.751   label_okHost/core0/core0/a0/pc0/sy<5>
    SLICE_X5Y101.B       Tilo                  0.053   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X4Y98.B2       net (fanout=18)       0.719   label_okHost/core0/core0/a0/pico_port_id<5>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_14
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (2.665ns logic, 3.680ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/core0/core0/a0/atmel_status_fuses_7 (SLICE_X5Y108.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_7 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO5     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A2      net (fanout=7)        0.997   label_okHost/core0/core0/a0/pico_instr<5>
    SLICE_X2Y101.AMUX    Tilo                  0.181   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X5Y101.B4      net (fanout=2)        0.414   label_okHost/core0/core0/a0/pc0/sy<4>
    SLICE_X5Y101.BMUX    Tilo                  0.185   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X4Y98.B1       net (fanout=18)       0.856   label_okHost/core0/core0/a0/pico_port_id<4>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_7
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (2.925ns logic, 3.480ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_7 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO6     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A3      net (fanout=7)        0.975   label_okHost/core0/core0/a0/pico_instr<6>
    SLICE_X2Y101.AMUX    Tilo                  0.180   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X5Y101.B4      net (fanout=2)        0.414   label_okHost/core0/core0/a0/pc0/sy<4>
    SLICE_X5Y101.BMUX    Tilo                  0.185   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X4Y98.B1       net (fanout=18)       0.856   label_okHost/core0/core0/a0/pico_port_id<4>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_7
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (2.924ns logic, 3.458ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom (RAM)
  Destination:          label_okHost/core0/core0/a0/atmel_status_fuses_7 (FF)
  Requirement:          9.920ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.774 - 0.777)
  Source Clock:         okClk rising at 1.488ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom to label_okHost/core0/core0/a0/atmel_status_fuses_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y40.DO5     Trcko_DOA             2.080   label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
                                                       label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
    SLICE_X2Y101.A2      net (fanout=7)        0.997   label_okHost/core0/core0/a0/pico_instr<5>
    SLICE_X2Y101.A       Tilo                  0.053   label_okHost/core0/core0/a0/pc0/KCPSM6_REG1
                                                       label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X5Y101.B5      net (fanout=2)        0.751   label_okHost/core0/core0/a0/pc0/sy<5>
    SLICE_X5Y101.B       Tilo                  0.053   label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X4Y98.B2       net (fanout=18)       0.719   label_okHost/core0/core0/a0/pico_port_id<5>
    SLICE_X4Y98.B        Tilo                  0.053   label_okHost/core0/core0/a0/pico_in_port_1
                                                       label_okHost/core0/core0/a0/_n0185_inv11
    SLICE_X4Y103.A4      net (fanout=12)       0.634   label_okHost/core0/core0/a0/_n0185_inv1
    SLICE_X4Y103.AMUX    Tilo                  0.182   label_okHost/core0/core0/a0/atmel_status_valid
                                                       label_okHost/core0/core0/a0/_n0206_inv1
    SLICE_X5Y108.CE      net (fanout=3)        0.579   label_okHost/core0/core0/a0/_n0206_inv
    SLICE_X5Y108.CLK     Tceck                 0.244   label_okHost/core0/core0/a0/atmel_status_fuses<17>
                                                       label_okHost/core0/core0/a0/atmel_status_fuses_7
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (2.665ns logic, 3.680ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_label_okHost_mmcm0_clk0 = PERIOD TIMEGRP "label_okHost_mmcm0_clk0"
        TS_okHostClk PHASE 1.488 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y31.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               label_okPipeIn_Vp/ep_dataout_2 (FF)
  Destination:          okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.356 - 0.298)
  Source Clock:         okClk rising at 11.408ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: label_okPipeIn_Vp/ep_dataout_2 to okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y156.CQ        Tcko                  0.118   ep_dataout_Vp<3>
                                                          label_okPipeIn_Vp/ep_dataout_2
    RAMB36_X2Y31.DIADI2     net (fanout=1)        0.245   ep_dataout_Vp<2>
    RAMB36_X2Y31.CLKARDCLKL Trckd_DIA   (-Th)     0.296   okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.067ns (-0.178ns logic, 0.245ns route)
                                                          (-265.7% logic, 365.7% route)

--------------------------------------------------------------------------------

Paths for end point okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (SLICE_X55Y108.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.671 - 0.480)
  Source Clock:         okClk rising at 11.408ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y108.AQ     Tcko                  0.100   okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                       okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X55Y108.D6     net (fanout=10)       0.133   okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
    SLICE_X55Y108.CLK    Tah         (-Th)     0.033   okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6]_XOR_6_o_xo<0>1
                                                       okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (0.067ns logic, 0.133ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y32.DIADI20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               label_okPipeIn_conf/ep_dataout_20 (FF)
  Destination:          okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.764 - 0.552)
  Source Clock:         okClk rising at 11.408ns
  Destination Clock:    okClk rising at 11.408ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: label_okPipeIn_conf/ep_dataout_20 to okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y148.AQ        Tcko                  0.118   ep_dataout<23>
                                                          label_okPipeIn_conf/ep_dataout_20
    RAMB36_X2Y32.DIADI20    net (fanout=1)        0.400   ep_dataout<20>
    RAMB36_X2Y32.CLKARDCLKL Trckd_DIA   (-Th)     0.296   okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.222ns (-0.178ns logic, 0.400ns route)
                                                          (-80.2% logic, 180.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_label_okHost_mmcm0_clk0 = PERIOD TIMEGRP "label_okHost_mmcm0_clk0"
        TS_okHostClk PHASE 1.488 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.737ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  Logical resource: label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  Location pin: RAMB18_X0Y40.RDCLK
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 7.737ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y22.CLKARDCLKL
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 7.737ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y22.CLKARDCLKU
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MaterCLK_clkout2 = PERIOD TIMEGRP "MaterCLK_clkout2" 
TS_okSysClk / 0.025         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18938443 paths analyzed, 43882 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.561ns.
--------------------------------------------------------------------------------

Paths for end point label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7 (SLICE_X62Y137.C1), 282658 paths
--------------------------------------------------------------------------------
Slack (setup path):     186.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.345ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (1.162 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X98Y140.B6     net (fanout=1024)     3.283   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X98Y140.B      Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram155_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram155_RAMB
    SLICE_X105Y140.A1    net (fanout=1)        0.812   label_FPA_sim/label_SQUID_table/N994
    SLICE_X105Y140.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122
    SLICE_X79Y137.A6     net (fanout=1)        0.996   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122
    SLICE_X79Y137.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7
    SLICE_X62Y137.C1     net (fanout=1)        1.086   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7
    SLICE_X62Y137.CLK    Tas                  -0.020   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<7>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>71
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7
    -------------------------------------------------  ---------------------------
    Total                                     13.345ns (1.521ns logic, 11.824ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     186.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.259ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (1.162 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X108Y132.B6    net (fanout=1024)     3.155   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X108Y132.B     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMB
    SLICE_X105Y132.D2    net (fanout=1)        0.561   label_FPA_sim/label_SQUID_table/N958
    SLICE_X105Y132.D     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_121
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_121
    SLICE_X79Y137.A2     net (fanout=1)        1.289   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_121
    SLICE_X79Y137.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7
    SLICE_X62Y137.C1     net (fanout=1)        1.086   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7
    SLICE_X62Y137.CLK    Tas                  -0.020   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<7>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>71
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7
    -------------------------------------------------  ---------------------------
    Total                                     13.259ns (1.521ns logic, 11.738ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     186.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.243ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (1.162 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X108Y140.B6    net (fanout=1024)     3.434   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X108Y140.B     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMB
    SLICE_X105Y140.A2    net (fanout=1)        0.559   label_FPA_sim/label_SQUID_table/N988
    SLICE_X105Y140.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122
    SLICE_X79Y137.A6     net (fanout=1)        0.996   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122
    SLICE_X79Y137.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7
    SLICE_X62Y137.C1     net (fanout=1)        1.086   label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7
    SLICE_X62Y137.CLK    Tas                  -0.020   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<7>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>71
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7
    -------------------------------------------------  ---------------------------
    Total                                     13.243ns (1.521ns logic, 11.722ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8 (SLICE_X64Y138.A5), 282658 paths
--------------------------------------------------------------------------------
Slack (setup path):     186.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.160ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (1.163 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X108Y132.C6    net (fanout=1024)     3.375   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X108Y132.C     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMC
    SLICE_X104Y133.A1    net (fanout=1)        0.683   label_FPA_sim/label_SQUID_table/N959
    SLICE_X104Y133.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121
    SLICE_X80Y137.A2     net (fanout=1)        1.179   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121
    SLICE_X80Y137.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7
    SLICE_X64Y138.A5     net (fanout=1)        0.753   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7
    SLICE_X64Y138.CLK    Tas                  -0.018   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<9>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>81
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8
    -------------------------------------------------  ---------------------------
    Total                                     13.160ns (1.523ns logic, 11.637ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     186.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.080ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (1.163 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X108Y140.C6    net (fanout=1024)     3.558   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X108Y140.C     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMC
    SLICE_X103Y140.A2    net (fanout=1)        0.655   label_FPA_sim/label_SQUID_table/N989
    SLICE_X103Y140.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_122
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_122
    SLICE_X80Y137.A5     net (fanout=1)        0.944   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_122
    SLICE_X80Y137.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7
    SLICE_X64Y138.A5     net (fanout=1)        0.753   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7
    SLICE_X64Y138.CLK    Tas                  -0.018   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<9>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>81
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8
    -------------------------------------------------  ---------------------------
    Total                                     13.080ns (1.523ns logic, 11.557ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     186.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.021ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (1.163 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y121.A3     net (fanout=160)      1.247   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y121.A      Tilo                  0.053   Vo_31<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1131
    SLICE_X21Y113.C1     net (fanout=1)        0.944   label_FPA_sim/label_TES/Mmux_n1087_1131
    SLICE_X21Y113.CMUX   Tilo                  0.296   label_FPA_sim/label_TES/Mmux_n1087_1010
                                                       label_FPA_sim/label_TES/Mmux_n1087_610
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_9
    SLICE_X53Y85.B1      net (fanout=2)        1.852   label_FPA_sim/label_TES/Mmux_n1087_5_f710
    SLICE_X53Y85.B       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>101
    SLICE_X52Y85.AX      net (fanout=1)        0.367   label_FPA_sim/label_TES/n1087<4>
    SLICE_X52Y85.BMUX    Taxb                  0.338   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.A1      net (fanout=2)        1.045   Vtes_out<4>
    SLICE_X58Y98.BMUX    Topab                 0.426   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<4>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X108Y132.C6    net (fanout=1024)     3.375   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X108Y132.C     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMC
    SLICE_X104Y133.A1    net (fanout=1)        0.683   label_FPA_sim/label_SQUID_table/N959
    SLICE_X104Y133.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121
    SLICE_X80Y137.A2     net (fanout=1)        1.179   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121
    SLICE_X80Y137.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7
    SLICE_X64Y138.A5     net (fanout=1)        0.753   label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7
    SLICE_X64Y138.CLK    Tas                  -0.018   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<9>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>81
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8
    -------------------------------------------------  ---------------------------
    Total                                     13.021ns (1.576ns logic, 11.445ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6 (SLICE_X62Y137.A5), 282658 paths
--------------------------------------------------------------------------------
Slack (setup path):     186.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.150ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (1.162 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X108Y139.A6    net (fanout=1024)     3.462   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X108Y139.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram153_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram153_RAMA
    SLICE_X105Y140.D3    net (fanout=1)        0.571   label_FPA_sim/label_SQUID_table/N981
    SLICE_X105Y140.D     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
    SLICE_X79Y136.A1     net (fanout=1)        1.198   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
    SLICE_X79Y136.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX1_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7
    SLICE_X62Y137.A5     net (fanout=1)        0.749   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7
    SLICE_X62Y137.CLK    Tas                  -0.018   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<7>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>61
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6
    -------------------------------------------------  ---------------------------
    Total                                     13.150ns (1.523ns logic, 11.627ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     186.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (1.162 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X104Y140.A6    net (fanout=1024)     3.454   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X104Y140.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram156_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram156_RAMA
    SLICE_X105Y140.D2    net (fanout=1)        0.558   label_FPA_sim/label_SQUID_table/N999
    SLICE_X105Y140.D     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
    SLICE_X79Y136.A1     net (fanout=1)        1.198   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
    SLICE_X79Y136.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX1_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7
    SLICE_X62Y137.A5     net (fanout=1)        0.749   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7
    SLICE_X62Y137.CLK    Tas                  -0.018   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<7>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>61
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6
    -------------------------------------------------  ---------------------------
    Total                                     13.129ns (1.523ns logic, 11.606ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     186.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               label_FPA_sim/label_TES/pixel_delayed_6_0 (FF)
  Destination:          label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6 (FF)
  Requirement:          200.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (1.162 - 1.274)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: label_FPA_sim/label_TES/pixel_delayed_6_0 to label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.269   label_FPA_sim/label_TES/pixel_delayed_6<3>
                                                       label_FPA_sim/label_TES/pixel_delayed_6_0
    SLICE_X23Y122.D1     net (fanout=160)      1.488   label_FPA_sim/label_TES/pixel_delayed_6<0>
    SLICE_X23Y122.D      Tilo                  0.053   Vo_28<7>
                                                       label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.C1     net (fanout=1)        0.871   label_FPA_sim/label_TES/Mmux_n1087_1233
    SLICE_X20Y113.CMUX   Tilo                  0.290   label_FPA_sim/label_TES/Mmux_n1087_1011
                                                       label_FPA_sim/label_TES/Mmux_n1087_611
                                                       label_FPA_sim/label_TES/Mmux_n1087_5_f7_10
    SLICE_X53Y85.C1      net (fanout=2)        1.849   label_FPA_sim/label_TES/Mmux_n1087_5_f711
    SLICE_X53Y85.C       Tilo                  0.053   Vo_32<7>
                                                       label_FPA_sim/label_TES/pixel_delayed_6<5>111
    SLICE_X52Y85.BX      net (fanout=1)        0.430   label_FPA_sim/label_TES/n1087<5>
    SLICE_X52Y85.CMUX    Tbxc                  0.428   label_ila/U0/iTRIG_IN<9>
                                                       label_FPA_sim/label_TES/Msub_n1092_Madd_cy<7>
    SLICE_X58Y98.B2      net (fanout=2)        1.009   Vtes_out<5>
    SLICE_X58Y98.BMUX    Topbb                 0.289   label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut<5>
                                                       label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy<7>
    SLICE_X108Y140.A6    net (fanout=1024)     3.436   label_FPA_sim/label_SQUID/out_perfect_squid<5>
    SLICE_X108Y140.A     Tilo                  0.053   label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMD_O
                                                       label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMA
    SLICE_X105Y140.D1    net (fanout=1)        0.576   label_FPA_sim/label_SQUID_table/N987
    SLICE_X105Y140.D     Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
    SLICE_X79Y136.A1     net (fanout=1)        1.198   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122
    SLICE_X79Y136.A      Tilo                  0.053   label_FPA_sim/label_SQUID_table/inst_LPM_MUX1_112
                                                       label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7
    SLICE_X62Y137.A5     net (fanout=1)        0.749   label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7
    SLICE_X62Y137.CLK    Tas                  -0.018   label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD<7>
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD<11>61
                                                       label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6
    -------------------------------------------------  ---------------------------
    Total                                     13.129ns (1.523ns logic, 11.606ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MaterCLK_clkout2 = PERIOD TIMEGRP "MaterCLK_clkout2" TS_okSysClk / 0.025
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X2Y13.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF (FF)
  Destination:          label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.350 - 0.287)
  Source Clock:         CLK_5Mhz rising at 200.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF to label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y70.BQ         Tcko                  0.118   label_ila/U0/I_NO_D.U_ILA/iDATA<23>
                                                          label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF
    RAMB36_X2Y13.DIBDI0     net (fanout=4)        0.241   label_ila/U0/I_NO_D.U_ILA/iDATA<21>
    RAMB36_X2Y13.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
                                                          label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.063ns (-0.178ns logic, 0.241ns route)
                                                          (-282.5% logic, 382.5% route)

--------------------------------------------------------------------------------

Paths for end point label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X2Y13.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF (FF)
  Destination:          label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.350 - 0.287)
  Source Clock:         CLK_5Mhz rising at 200.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF to label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y70.BQ         Tcko                  0.118   label_ila/U0/I_NO_D.U_ILA/iDATA<23>
                                                          label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF
    RAMB36_X2Y13.DIBDI1     net (fanout=4)        0.241   label_ila/U0/I_NO_D.U_ILA/iDATA<21>
    RAMB36_X2Y13.CLKBWRCLKU Trckd_DIB   (-Th)     0.296   label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
                                                          label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.063ns (-0.178ns logic, 0.241ns route)
                                                          (-282.5% logic, 382.5% route)

--------------------------------------------------------------------------------

Paths for end point label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAMB36_X2Y41.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF (FF)
  Destination:          label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.329ns (0.799 - 0.470)
  Source Clock:         CLK_5Mhz rising at 200.000ns
  Destination Clock:    CLK_5Mhz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF to label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y187.CQ        Tcko                  0.118   label_ila/U0/I_NO_D.U_ILA/iDATA<51>
                                                          label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF
    RAMB36_X2Y41.DIBDI0     net (fanout=4)        0.508   label_ila/U0/I_NO_D.U_ILA/iDATA<50>
    RAMB36_X2Y41.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
                                                          label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.330ns (-0.178ns logic, 0.508ns route)
                                                          (-53.9% logic, 153.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MaterCLK_clkout2 = PERIOD TIMEGRP "MaterCLK_clkout2" TS_okSysClk / 0.025
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 197.817ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y6.CLKBWRCLKL
  Clock network: CLK_5Mhz
--------------------------------------------------------------------------------
Slack: 197.817ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X1Y6.CLKBWRCLKU
  Clock network: CLK_5Mhz
--------------------------------------------------------------------------------
Slack: 197.817ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y3.CLKBWRCLKL
  Clock network: CLK_5Mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MaterCLK_clkout0 = PERIOD TIMEGRP "MaterCLK_clkout0" 
TS_okSysClk / 0.4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5908 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.405ns.
--------------------------------------------------------------------------------

Paths for end point led_temp_0 (SLICE_X0Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          led_temp_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.113ns (3.248 - 3.135)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    GLOBAL_CLK rising at 12.500ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to led_temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y105.BMUX   Tshcko                0.386   SYNC_OUT<0>
                                                       vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X54Y121.A1     net (fanout=1)        1.108   SYNC_OUT<0>
    SLICE_X54Y121.A      Tilo                  0.053   valid_vp
                                                       reset1
    BUFGCTRL_X0Y31.I0    net (fanout=2)        1.535   reset
    BUFGCTRL_X0Y31.O     Tbccko_O              0.120   reset_BUFG
                                                       reset_BUFG
    SLICE_X0Y87.SR       net (fanout=955)      1.875   reset_BUFG
    SLICE_X0Y87.CLK      Trck                  0.217   led_temp<3>
                                                       led_temp_0
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (0.776ns logic, 4.518ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point led_temp_1 (SLICE_X0Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          led_temp_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.113ns (3.248 - 3.135)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    GLOBAL_CLK rising at 12.500ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to led_temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y105.BMUX   Tshcko                0.386   SYNC_OUT<0>
                                                       vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X54Y121.A1     net (fanout=1)        1.108   SYNC_OUT<0>
    SLICE_X54Y121.A      Tilo                  0.053   valid_vp
                                                       reset1
    BUFGCTRL_X0Y31.I0    net (fanout=2)        1.535   reset
    BUFGCTRL_X0Y31.O     Tbccko_O              0.120   reset_BUFG
                                                       reset_BUFG
    SLICE_X0Y87.SR       net (fanout=955)      1.875   reset_BUFG
    SLICE_X0Y87.CLK      Trck                  0.217   led_temp<3>
                                                       led_temp_1
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (0.776ns logic, 4.518ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point led_temp_2 (SLICE_X0Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          led_temp_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.113ns (3.248 - 3.135)
  Source Clock:         CLK_5Mhz rising at 0.000ns
  Destination Clock:    GLOBAL_CLK rising at 12.500ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.194ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to led_temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y105.BMUX   Tshcko                0.386   SYNC_OUT<0>
                                                       vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X54Y121.A1     net (fanout=1)        1.108   SYNC_OUT<0>
    SLICE_X54Y121.A      Tilo                  0.053   valid_vp
                                                       reset1
    BUFGCTRL_X0Y31.I0    net (fanout=2)        1.535   reset
    BUFGCTRL_X0Y31.O     Tbccko_O              0.120   reset_BUFG
                                                       reset_BUFG
    SLICE_X0Y87.SR       net (fanout=955)      1.875   reset_BUFG
    SLICE_X0Y87.CLK      Trck                  0.217   led_temp<3>
                                                       led_temp_2
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (0.776ns logic, 4.518ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MaterCLK_clkout0 = PERIOD TIMEGRP "MaterCLK_clkout0" TS_okSysClk / 0.4 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point led_temp_3 (SLICE_X0Y87.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_temp_3 (FF)
  Destination:          led_temp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GLOBAL_CLK rising at 12.500ns
  Destination Clock:    GLOBAL_CLK rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_temp_3 to led_temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y87.DQ       Tcko                  0.100   led_temp<3>
                                                       led_temp_3
    SLICE_X0Y87.D3       net (fanout=2)        0.143   led_temp<3>
    SLICE_X0Y87.CLK      Tah         (-Th)     0.033   led_temp<3>
                                                       led_temp[3]_INV_6_o1_INV_0
                                                       led_temp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.067ns logic, 0.143ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point led_temp_0 (SLICE_X0Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_temp_0 (FF)
  Destination:          led_temp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GLOBAL_CLK rising at 12.500ns
  Destination Clock:    GLOBAL_CLK rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_temp_0 to led_temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y87.AQ       Tcko                  0.100   led_temp<3>
                                                       led_temp_0
    SLICE_X0Y87.A3       net (fanout=2)        0.151   led_temp<0>
    SLICE_X0Y87.CLK      Tah         (-Th)     0.032   led_temp<3>
                                                       led_temp[0]_INV_3_o1_INV_0
                                                       led_temp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.219ns (0.068ns logic, 0.151ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X22Y137.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GLOBAL_CLK rising at 12.500ns
  Destination Clock:    GLOBAL_CLK rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y137.DQ     Tcko                  0.118   count<3>
                                                       count_3
    SLICE_X22Y137.D3     net (fanout=1)        0.139   count<3>
    SLICE_X22Y137.CLK    Tah         (-Th)     0.018   count<3>
                                                       Mcount_count_lut<3>
                                                       Mcount_count_cy<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MaterCLK_clkout0 = PERIOD TIMEGRP "MaterCLK_clkout0" TS_okSysClk / 0.4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 10.900ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: MaterCLK/clkout1_buf/I0
  Logical resource: MaterCLK/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: MaterCLK/clkout0
--------------------------------------------------------------------------------
Slack: 11.700ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: count<3>/SR
  Logical resource: count_0/SR
  Location pin: SLICE_X22Y137.SR
  Clock network: reset_BUFG
--------------------------------------------------------------------------------
Slack: 11.700ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: count<3>/SR
  Logical resource: count_1/SR
  Location pin: SLICE_X22Y137.SR
  Clock network: reset_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.302ns.
--------------------------------------------------------------------------------

Paths for end point label_okHost/iob_regs[29].regin0 (ILOGIC_X0Y143.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<29> (PAD)
  Destination:          label_okHost/iob_regs[29].regin0 (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 1)
  Clock Path Delay:     -1.680ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: okUHU<29> to label_okHost/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B26.I                Tiopi                 0.934   okUHU<29>
                                                       okUHU<29>
                                                       label_okHost/iob_regs[29].iobf0/IBUF
    ILOGIC_X0Y143.D      net (fanout=1)        0.000   label_okHost/iobf0_o<29>
    ILOGIC_X0Y143.CLK    Tidock                0.009   label_okHost/okHC<34>
                                                       label_okHost/iob_regs[29].regin0
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.943ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/iob_regs[29].regin0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y143.CLK       net (fanout=420)      1.472   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.680ns (-5.846ns logic, 4.166ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/iob_regs[14].regin0 (ILOGIC_X0Y147.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<14> (PAD)
  Destination:          label_okHost/iob_regs[14].regin0 (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Delay:     -1.678ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: okUHU<14> to label_okHost/iob_regs[14].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A25.I                Tiopi                 0.929   okUHU<14>
                                                       okUHU<14>
                                                       label_okHost/iob_regs[14].iobf0/IBUF
    ILOGIC_X0Y147.D      net (fanout=1)        0.000   label_okHost/iobf0_o<14>
    ILOGIC_X0Y147.CLK    Tidock                0.009   label_okHost/okHC<19>
                                                       label_okHost/iob_regs[14].regin0
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.938ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/iob_regs[14].regin0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y147.CLK       net (fanout=420)      1.474   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.678ns (-5.846ns logic, 4.168ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/iob_regs[10].regin0 (ILOGIC_X0Y141.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.707ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<10> (PAD)
  Destination:          label_okHost/iob_regs[10].regin0 (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 1)
  Clock Path Delay:     -1.680ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: okUHU<10> to label_okHost/iob_regs[10].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A24.I                Tiopi                 0.925   okUHU<10>
                                                       okUHU<10>
                                                       label_okHost/iob_regs[10].iobf0/IBUF
    ILOGIC_X0Y141.D      net (fanout=1)        0.000   label_okHost/iobf0_o<10>
    ILOGIC_X0Y141.CLK    Tidock                0.009   label_okHost/okHC<15>
                                                       label_okHost/iob_regs[10].regin0
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.934ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/iob_regs[10].regin0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y141.CLK       net (fanout=420)      1.472   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.680ns (-5.846ns logic, 4.166ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point label_okHost/iob_regs[22].regin0 (ILOGIC_X0Y103.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<22> (PAD)
  Destination:          label_okHost/iob_regs[22].regin0 (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.038ns (Levels of Logic = 1)
  Clock Path Delay:     -0.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Data Path at Fast Process Corner: okUHU<22> to label_okHost/iob_regs[22].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.I                Tiopi                 0.112   okUHU<22>
                                                       okUHU<22>
                                                       label_okHost/iob_regs[22].iobf0/IBUF
    ILOGIC_X0Y103.D      net (fanout=1)        0.000   label_okHost/iobf0_o<22>
    ILOGIC_X0Y103.CLK    Tiockd      (-Th)     0.074   label_okHost/okHC<27>
                                                       label_okHost/iob_regs[22].regin0
    -------------------------------------------------  ---------------------------
    Total                                      0.038ns (0.038ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[22].regin0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y103.CLK       net (fanout=420)      0.842   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.564ns (-2.581ns logic, 2.017ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/iob_regs[24].regin0 (ILOGIC_X0Y102.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<24> (PAD)
  Destination:          label_okHost/iob_regs[24].regin0 (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.040ns (Levels of Logic = 1)
  Clock Path Delay:     -0.563ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Data Path at Fast Process Corner: okUHU<24> to label_okHost/iob_regs[24].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K23.I                Tiopi                 0.114   okUHU<24>
                                                       okUHU<24>
                                                       label_okHost/iob_regs[24].iobf0/IBUF
    ILOGIC_X0Y102.D      net (fanout=1)        0.000   label_okHost/iobf0_o<24>
    ILOGIC_X0Y102.CLK    Tiockd      (-Th)     0.074   label_okHost/okHC<29>
                                                       label_okHost/iob_regs[24].regin0
    -------------------------------------------------  ---------------------------
    Total                                      0.040ns (0.040ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[24].regin0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y102.CLK       net (fanout=420)      0.843   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.563ns (-2.581ns logic, 2.018ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/iob_regs[28].regin0 (ILOGIC_X0Y106.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<28> (PAD)
  Destination:          label_okHost/iob_regs[28].regin0 (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.045ns (Levels of Logic = 1)
  Clock Path Delay:     -0.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Data Path at Fast Process Corner: okUHU<28> to label_okHost/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J24.I                Tiopi                 0.119   okUHU<28>
                                                       okUHU<28>
                                                       label_okHost/iob_regs[28].iobf0/IBUF
    ILOGIC_X0Y106.D      net (fanout=1)        0.000   label_okHost/iobf0_o<28>
    ILOGIC_X0Y106.CLK    Tiockd      (-Th)     0.074   label_okHost/okHC<33>
                                                       label_okHost/iob_regs[28].regin0
    -------------------------------------------------  ---------------------------
    Total                                      0.045ns (0.045ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[28].regin0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y106.CLK       net (fanout=420)      0.841   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.565ns (-2.581ns logic, 2.016ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.707ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<29> (B26.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.293ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/iob_regs[29].regout0 (FF)
  Destination:          okUHU<29> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.617ns (Levels of Logic = 1)
  Clock Path Delay:     -0.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[29].regout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y143.CLK       net (fanout=420)      0.841   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.565ns (-2.581ns logic, 2.016ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/iob_regs[29].regout0 to okUHU<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y143.OQ     Tockq                 0.221   label_okHost/regout0_q<29>
                                                       label_okHost/iob_regs[29].regout0
    B26.O                net (fanout=1)        0.000   label_okHost/regout0_q<29>
    B26.PAD              Tioop                 1.396   okUHU<29>
                                                       label_okHost/iob_regs[29].iobf0/OBUFT
                                                       okUHU<29>
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.617ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.657ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/iob_regs[29].regvalid (FF)
  Destination:          okUHU<29> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Clock Path Delay:     -0.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[29].regvalid
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y143.CLK       net (fanout=420)      0.841   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.565ns (-2.581ns logic, 2.016ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/iob_regs[29].regvalid to okUHU<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y143.TQ     Tockq                 0.240   label_okHost/regout0_q<29>
                                                       label_okHost/iob_regs[29].regvalid
    B26.T                net (fanout=1)        0.000   label_okHost/regvalid_q<29>
    B26.PAD              Tiotp                 1.013   okUHU<29>
                                                       label_okHost/iob_regs[29].iobf0/OBUFT
                                                       okUHU<29>
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (1.253ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<14> (A25.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.296ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/iob_regs[14].regout0 (FF)
  Destination:          okUHU<14> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Clock Path Delay:     -0.563ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[14].regout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y147.CLK       net (fanout=420)      0.843   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.563ns (-2.581ns logic, 2.018ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/iob_regs[14].regout0 to okUHU<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y147.OQ     Tockq                 0.221   label_okHost/regout0_q<14>
                                                       label_okHost/iob_regs[14].regout0
    A25.O                net (fanout=1)        0.000   label_okHost/regout0_q<14>
    A25.PAD              Tioop                 1.391   okUHU<14>
                                                       label_okHost/iob_regs[14].iobf0/OBUFT
                                                       okUHU<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (1.612ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.660ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/iob_regs[14].regvalid (FF)
  Destination:          okUHU<14> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.248ns (Levels of Logic = 1)
  Clock Path Delay:     -0.563ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[14].regvalid
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y147.CLK       net (fanout=420)      0.843   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.563ns (-2.581ns logic, 2.018ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/iob_regs[14].regvalid to okUHU<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y147.TQ     Tockq                 0.240   label_okHost/regout0_q<14>
                                                       label_okHost/iob_regs[14].regvalid
    A25.T                net (fanout=1)        0.000   label_okHost/regvalid_q<14>
    A25.PAD              Tiotp                 1.008   okUHU<14>
                                                       label_okHost/iob_regs[14].iobf0/OBUFT
                                                       okUHU<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (1.248ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<10> (A24.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.302ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/iob_regs[10].regout0 (FF)
  Destination:          okUHU<10> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.608ns (Levels of Logic = 1)
  Clock Path Delay:     -0.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[10].regout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y141.CLK       net (fanout=420)      0.841   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.565ns (-2.581ns logic, 2.016ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/iob_regs[10].regout0 to okUHU<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y141.OQ     Tockq                 0.221   label_okHost/regout0_q<10>
                                                       label_okHost/iob_regs[10].regout0
    A24.O                net (fanout=1)        0.000   label_okHost/regout0_q<10>
    A24.PAD              Tioop                 1.387   okUHU<10>
                                                       label_okHost/iob_regs[10].iobf0/OBUFT
                                                       okUHU<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (1.608ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/iob_regs[10].regvalid (FF)
  Destination:          okUHU<10> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 1)
  Clock Path Delay:     -0.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[10].regvalid
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y141.CLK       net (fanout=420)      0.841   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.565ns (-2.581ns logic, 2.016ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/iob_regs[10].regvalid to okUHU<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y141.TQ     Tockq                 0.240   label_okHost/regout0_q<10>
                                                       label_okHost/iob_regs[10].regvalid
    A24.T                net (fanout=1)        0.000   label_okHost/regvalid_q<10>
    A24.PAD              Tiotp                 1.004   okUHU<10>
                                                       label_okHost/iob_regs[10].iobf0/OBUFT
                                                       okUHU<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.244ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<22> (K22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/iob_regs[22].regout0 (FF)
  Destination:          okUHU<22> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      2.158ns (Levels of Logic = 1)
  Clock Path Delay:     -1.679ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/iob_regs[22].regout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y103.CLK       net (fanout=420)      1.473   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.679ns (-5.846ns logic, 4.167ns route)

  Minimum Data Path at Slow Process Corner: label_okHost/iob_regs[22].regout0 to okUHU<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y103.OQ     Tockq                 0.383   label_okHost/regout0_q<22>
                                                       label_okHost/iob_regs[22].regout0
    K22.O                net (fanout=1)        0.000   label_okHost/regout0_q<22>
    K22.PAD              Tioop                 1.775   okUHU<22>
                                                       label_okHost/iob_regs[22].iobf0/OBUFT
                                                       okUHU<22>
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (2.158ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.636ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/iob_regs[22].regvalid (FF)
  Destination:          okUHU<22> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Clock Path Delay:     -0.723ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[22].regvalid
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.124   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.503   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.571   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.561   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.026   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y103.CLK       net (fanout=420)      0.634   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.723ns (-2.421ns logic, 1.698ns route)

  Minimum Data Path at Fast Process Corner: label_okHost/iob_regs[22].regvalid to okUHU<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y103.TQ     Tockq                 0.209   label_okHost/regout0_q<22>
                                                       label_okHost/iob_regs[22].regvalid
    K22.T                net (fanout=1)        0.000   label_okHost/regvalid_q<22>
    K22.PAD              Tiotp                 0.829   okUHU<22>
                                                       label_okHost/iob_regs[22].iobf0/OBUFT
                                                       okUHU<22>
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (1.038ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<24> (K23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.803ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/iob_regs[24].regout0 (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      2.160ns (Levels of Logic = 1)
  Clock Path Delay:     -1.678ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/iob_regs[24].regout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y102.CLK       net (fanout=420)      1.474   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.678ns (-5.846ns logic, 4.168ns route)

  Minimum Data Path at Slow Process Corner: label_okHost/iob_regs[24].regout0 to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y102.OQ     Tockq                 0.383   label_okHost/regout0_q<24>
                                                       label_okHost/iob_regs[24].regout0
    K23.O                net (fanout=1)        0.000   label_okHost/regout0_q<24>
    K23.PAD              Tioop                 1.777   okUHU<24>
                                                       label_okHost/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (2.160ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.638ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/iob_regs[24].regvalid (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      1.040ns (Levels of Logic = 1)
  Clock Path Delay:     -0.723ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[24].regvalid
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.124   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.503   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.571   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.561   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.026   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y102.CLK       net (fanout=420)      0.634   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.723ns (-2.421ns logic, 1.698ns route)

  Minimum Data Path at Fast Process Corner: label_okHost/iob_regs[24].regvalid to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y102.TQ     Tockq                 0.209   label_okHost/regout0_q<24>
                                                       label_okHost/iob_regs[24].regvalid
    K23.T                net (fanout=1)        0.000   label_okHost/regvalid_q<24>
    K23.PAD              Tiotp                 0.831   okUHU<24>
                                                       label_okHost/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (1.040ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<17> (E23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.803ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      2.173ns (Levels of Logic = 1)
  Clock Path Delay:     -1.691ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/iob_regs[17].regout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y125.CLK       net (fanout=420)      1.461   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.691ns (-5.846ns logic, 4.155ns route)

  Minimum Data Path at Slow Process Corner: label_okHost/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y125.OQ     Tockq                 0.383   label_okHost/regout0_q<17>
                                                       label_okHost/iob_regs[17].regout0
    E23.O                net (fanout=1)        0.000   label_okHost/regout0_q<17>
    E23.PAD              Tioop                 1.790   okUHU<17>
                                                       label_okHost/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.173ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.641ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      1.053ns (Levels of Logic = 1)
  Clock Path Delay:     -0.733ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to label_okHost/iob_regs[17].regvalid
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.124   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.503   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.571   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.561   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.026   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y125.CLK       net (fanout=420)      0.624   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.733ns (-2.421ns logic, 1.688ns route)

  Minimum Data Path at Fast Process Corner: label_okHost/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y125.TQ     Tockq                 0.209   label_okHost/regout0_q<17>
                                                       label_okHost/iob_regs[17].regvalid
    E23.T                net (fanout=1)        0.000   label_okHost/regvalid_q<17>
    E23.PAD              Tiotp                 0.844   okUHU<17>
                                                       label_okHost/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (1.053ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.631ns.
--------------------------------------------------------------------------------

Paths for end point okHU<2> (J25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.369ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Clock Path Delay:     -0.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/regctrlout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y105.CLK       net (fanout=420)      0.841   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.565ns (-2.581ns logic, 2.016ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y105.OQ     Tockq                 0.221   okHU_2_OBUF
                                                       label_okHost/regctrlout0
    J25.O                net (fanout=1)        0.000   okHU_2_OBUF
    J25.PAD              Tioop                 1.320   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (1.541ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (F23.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.381ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               label_okHost/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Requirement:          8.000ns
  Data Path Delay:      1.539ns (Levels of Logic = 1)
  Clock Path Delay:     -0.575ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/regctrlout1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y123.CLK       net (fanout=420)      0.831   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.575ns (-2.581ns logic, 2.006ns route)

  Maximum Data Path at Fast Process Corner: label_okHost/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y123.OQ     Tockq                 0.221   okHU_0_OBUF
                                                       label_okHost/regctrlout1
    F23.O                net (fanout=1)        0.000   okHU_0_OBUF
    F23.PAD              Tioop                 1.318   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (1.539ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<0> (F23.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.796ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Clock Path Delay:     -1.691ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/regctrlout1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y123.CLK       net (fanout=420)      1.461   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.691ns (-5.846ns logic, 4.155ns route)

  Minimum Data Path at Slow Process Corner: label_okHost/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y123.OQ     Tockq                 0.383   okHU_0_OBUF
                                                       label_okHost/regctrlout1
    F23.O                net (fanout=1)        0.000   okHU_0_OBUF
    F23.PAD              Tioop                 1.783   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (2.166ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (J25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.809ns (clock arrival + clock path + data path - uncertainty)
  Source:               label_okHost/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at 1.488ns
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Clock Path Delay:     -1.680ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/regctrlout0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    OLOGIC_X0Y105.CLK       net (fanout=420)      1.472   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.680ns (-5.846ns logic, 4.166ns route)

  Minimum Data Path at Slow Process Corner: label_okHost/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y105.OQ     Tockq                 0.383   okHU_2_OBUF
                                                       label_okHost/regctrlout0
    J25.O                net (fanout=1)        0.000   okHU_2_OBUF
    J25.PAD              Tioop                 1.785   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (2.168ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 12 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.267ns.
--------------------------------------------------------------------------------

Paths for end point label_okHost/regctrlin3a (ILOGIC_X0Y138.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.733ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          label_okHost/regctrlin3a (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 1)
  Clock Path Delay:     -1.681ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: okUH<4> to label_okHost/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C23.I                Tiopi                 0.898   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
    ILOGIC_X0Y138.D      net (fanout=1)        0.000   okUH_4_IBUF
    ILOGIC_X0Y138.CLK    Tidock                0.009   label_okHost/okHC<4>
                                                       label_okHost/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.907ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/regctrlin3a
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y138.CLK       net (fanout=420)      1.471   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.681ns (-5.846ns logic, 4.165ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/regctrlin1a (ILOGIC_X0Y114.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.745ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<2> (PAD)
  Destination:          label_okHost/regctrlin1a (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 1)
  Clock Path Delay:     -1.682ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: okUH<2> to label_okHost/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J26.I                Tiopi                 0.885   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
    ILOGIC_X0Y114.D      net (fanout=1)        0.000   okUH_2_IBUF
    ILOGIC_X0Y114.CLK    Tidock                0.009   label_okHost/okHC<2>
                                                       label_okHost/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.894ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/regctrlin1a
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y114.CLK       net (fanout=420)      1.470   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.682ns (-5.846ns logic, 4.164ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/regctrlin2a (ILOGIC_X0Y117.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.753ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          label_okHost/regctrlin2a (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          2.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 1)
  Clock Path Delay:     -1.685ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: okUH<3> to label_okHost/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G26.I                Tiopi                 0.874   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
    ILOGIC_X0Y117.D      net (fanout=1)        0.000   okUH_3_IBUF
    ILOGIC_X0Y117.CLK    Tidock                0.009   label_okHost/okHC<3>
                                                       label_okHost/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.883ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to label_okHost/regctrlin2a
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.784   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        1.149   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.743   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.545   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.113   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y117.CLK       net (fanout=420)      1.467   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -1.685ns (-5.846ns logic, 4.161ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 12 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point label_okHost/regctrlin0a (ILOGIC_X0Y122.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.974ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<1> (PAD)
  Destination:          label_okHost/regctrlin0a (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          10.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 1)
  Clock Path Delay:     -0.574ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Data Path at Fast Process Corner: okUH<1> to label_okHost/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G24.I                Tiopi                 0.129   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
    ILOGIC_X0Y122.D      net (fanout=1)        0.000   okUH_1_IBUF
    ILOGIC_X0Y122.CLK    Tiockd      (-Th)     0.074   label_okHost/okHC<1>
                                                       label_okHost/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (0.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/regctrlin0a
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y122.CLK       net (fanout=420)      0.832   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.574ns (-2.581ns logic, 2.007ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/regctrlin2a (ILOGIC_X0Y117.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.979ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          label_okHost/regctrlin2a (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          10.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 1)
  Clock Path Delay:     -0.571ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Data Path at Fast Process Corner: okUH<3> to label_okHost/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G26.I                Tiopi                 0.137   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
    ILOGIC_X0Y117.D      net (fanout=1)        0.000   okUH_3_IBUF
    ILOGIC_X0Y117.CLK    Tiockd      (-Th)     0.074   label_okHost/okHC<3>
                                                       label_okHost/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (0.063ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/regctrlin2a
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y117.CLK       net (fanout=420)      0.835   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.571ns (-2.581ns logic, 2.010ns route)

--------------------------------------------------------------------------------

Paths for end point label_okHost/regctrlin1a (ILOGIC_X0Y114.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.988ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          label_okHost/regctrlin1a (FF)
  Destination Clock:    okClk rising at 1.488ns
  Requirement:          10.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 1)
  Clock Path Delay:     -0.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.097ns

  Minimum Data Path at Fast Process Corner: okUH<2> to label_okHost/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J26.I                Tiopi                 0.148   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
    ILOGIC_X0Y114.D      net (fanout=1)        0.000   okUH_2_IBUF
    ILOGIC_X0Y114.CLK    Tiockd      (-Th)     0.074   label_okHost/okHC<2>
                                                       label_okHost/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (0.074ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to label_okHost/regctrlin1a
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F22.I                   Tiopi                 0.372   okUH<0>
                                                          okUH<0>
                                                          label_okHost/hi_clk_bufg
    MMCME2_ADV_X0Y2.CLKIN1  net (fanout=1)        0.553   label_okHost/okUH0_ibufg
    MMCME2_ADV_X0Y2.CLKOUT0 Tmmcmcko_CLKOUT      -2.983   label_okHost/mmcm0
                                                          label_okHost/mmcm0
    BUFGCTRL_X0Y3.I0        net (fanout=1)        0.622   label_okHost/mmcm0_clk0
    BUFGCTRL_X0Y3.O         Tbccko_O              0.030   label_okHost/mmcm0_bufg
                                                          label_okHost/mmcm0_bufg
    ILOGIC_X0Y114.CLK       net (fanout=420)      0.837   okClk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.569ns (-2.581ns logic, 2.012ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      4.000ns|      6.481ns|            0|            0|            0|        30211|
| TS_label_okHost_mmcm0_clk0    |      9.920ns|      6.481ns|          N/A|            0|            0|        30211|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |      5.000ns|      2.800ns|      2.162ns|            0|            0|            0|     18944351|
| TS_MaterCLK_clkout2           |    200.000ns|     13.561ns|          N/A|            0|            0|     18938443|            0|
| TS_MaterCLK_clkout0           |     12.500ns|      5.405ns|          N/A|            0|            0|         5908|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.243(R)|      SLOW  |    1.026(R)|      FAST  |okClk             |   1.488|
okUH<2>     |    1.255(R)|      SLOW  |    1.012(R)|      FAST  |okClk             |   1.488|
okUH<3>     |    1.247(R)|      SLOW  |    1.021(R)|      FAST  |okClk             |   1.488|
okUH<4>     |    1.267(R)|      SLOW  |    1.001(R)|      FAST  |okClk             |   1.488|
okUHU<0>    |    1.260(R)|      SLOW  |    1.009(R)|      FAST  |okClk             |   1.488|
okUHU<1>    |    1.248(R)|      SLOW  |    1.020(R)|      FAST  |okClk             |   1.488|
okUHU<2>    |    1.247(R)|      SLOW  |    1.020(R)|      FAST  |okClk             |   1.488|
okUHU<3>    |    1.262(R)|      SLOW  |    1.005(R)|      FAST  |okClk             |   1.488|
okUHU<4>    |    1.251(R)|      SLOW  |    1.016(R)|      FAST  |okClk             |   1.488|
okUHU<5>    |    1.246(R)|      SLOW  |    1.020(R)|      FAST  |okClk             |   1.488|
okUHU<6>    |    1.245(R)|      SLOW  |    1.021(R)|      FAST  |okClk             |   1.488|
okUHU<7>    |    1.267(R)|      SLOW  |    1.002(R)|      FAST  |okClk             |   1.488|
okUHU<8>    |    1.275(R)|      SLOW  |    0.994(R)|      FAST  |okClk             |   1.488|
okUHU<9>    |    1.281(R)|      SLOW  |    0.988(R)|      FAST  |okClk             |   1.488|
okUHU<10>   |    1.293(R)|      SLOW  |    0.976(R)|      FAST  |okClk             |   1.488|
okUHU<11>   |    1.281(R)|      SLOW  |    0.988(R)|      FAST  |okClk             |   1.488|
okUHU<12>   |    1.272(R)|      SLOW  |    0.997(R)|      FAST  |okClk             |   1.488|
okUHU<13>   |    1.275(R)|      SLOW  |    0.994(R)|      FAST  |okClk             |   1.488|
okUHU<14>   |    1.295(R)|      SLOW  |    0.974(R)|      FAST  |okClk             |   1.488|
okUHU<15>   |    1.285(R)|      SLOW  |    0.984(R)|      FAST  |okClk             |   1.488|
okUHU<16>   |    1.228(R)|      SLOW  |    1.040(R)|      FAST  |okClk             |   1.488|
okUHU<17>   |    1.242(R)|      SLOW  |    1.027(R)|      FAST  |okClk             |   1.488|
okUHU<18>   |    1.251(R)|      SLOW  |    1.016(R)|      FAST  |okClk             |   1.488|
okUHU<19>   |    1.240(R)|      SLOW  |    1.029(R)|      FAST  |okClk             |   1.488|
okUHU<20>   |    1.249(R)|      SLOW  |    1.019(R)|      FAST  |okClk             |   1.488|
okUHU<21>   |    1.241(R)|      SLOW  |    1.028(R)|      FAST  |okClk             |   1.488|
okUHU<22>   |    1.215(R)|      SLOW  |    1.053(R)|      FAST  |okClk             |   1.488|
okUHU<23>   |    1.253(R)|      SLOW  |    1.016(R)|      FAST  |okClk             |   1.488|
okUHU<24>   |    1.216(R)|      SLOW  |    1.052(R)|      FAST  |okClk             |   1.488|
okUHU<25>   |    1.228(R)|      SLOW  |    1.040(R)|      FAST  |okClk             |   1.488|
okUHU<26>   |    1.246(R)|      SLOW  |    1.022(R)|      FAST  |okClk             |   1.488|
okUHU<27>   |    1.257(R)|      SLOW  |    1.011(R)|      FAST  |okClk             |   1.488|
okUHU<28>   |    1.223(R)|      SLOW  |    1.045(R)|      FAST  |okClk             |   1.488|
okUHU<29>   |    1.302(R)|      SLOW  |    0.967(R)|      FAST  |okClk             |   1.488|
okUHU<30>   |    1.242(R)|      SLOW  |    1.024(R)|      FAST  |okClk             |   1.488|
okUHU<31>   |    1.251(R)|      SLOW  |    1.017(R)|      FAST  |okClk             |   1.488|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         2.619(R)|      FAST  |         1.796(R)|      SLOW  |okClk             |   1.488|
okHU<2>     |         2.631(R)|      FAST  |         1.809(R)|      SLOW  |okClk             |   1.488|
okUHU<0>    |         2.649(R)|      FAST  |         1.663(R)|      FAST  |okClk             |   1.488|
okUHU<1>    |         2.637(R)|      FAST  |         1.652(R)|      FAST  |okClk             |   1.488|
okUHU<2>    |         2.641(R)|      FAST  |         1.656(R)|      FAST  |okClk             |   1.488|
okUHU<3>    |         2.660(R)|      FAST  |         1.675(R)|      FAST  |okClk             |   1.488|
okUHU<4>    |         2.649(R)|      FAST  |         1.664(R)|      FAST  |okClk             |   1.488|
okUHU<5>    |         2.645(R)|      FAST  |         1.660(R)|      FAST  |okClk             |   1.488|
okUHU<6>    |         2.644(R)|      FAST  |         1.659(R)|      FAST  |okClk             |   1.488|
okUHU<7>    |         2.670(R)|      FAST  |         1.683(R)|      FAST  |okClk             |   1.488|
okUHU<8>    |         2.678(R)|      FAST  |         1.691(R)|      FAST  |okClk             |   1.488|
okUHU<9>    |         2.684(R)|      FAST  |         1.697(R)|      FAST  |okClk             |   1.488|
okUHU<10>   |         2.698(R)|      FAST  |         1.711(R)|      FAST  |okClk             |   1.488|
okUHU<11>   |         2.686(R)|      FAST  |         1.699(R)|      FAST  |okClk             |   1.488|
okUHU<12>   |         2.679(R)|      FAST  |         1.692(R)|      FAST  |okClk             |   1.488|
okUHU<13>   |         2.682(R)|      FAST  |         1.695(R)|      FAST  |okClk             |   1.488|
okUHU<14>   |         2.704(R)|      FAST  |         1.716(R)|      FAST  |okClk             |   1.488|
okUHU<15>   |         2.694(R)|      FAST  |         1.706(R)|      FAST  |okClk             |   1.488|
okUHU<16>   |         2.631(R)|      FAST  |         1.645(R)|      FAST  |okClk             |   1.488|
okUHU<17>   |         2.626(R)|      FAST  |         1.641(R)|      FAST  |okClk             |   1.488|
okUHU<18>   |         2.645(R)|      FAST  |         1.660(R)|      FAST  |okClk             |   1.488|
okUHU<19>   |         2.645(R)|      FAST  |         1.658(R)|      FAST  |okClk             |   1.488|
okUHU<20>   |         2.636(R)|      FAST  |         1.651(R)|      FAST  |okClk             |   1.488|
okUHU<21>   |         2.646(R)|      FAST  |         1.659(R)|      FAST  |okClk             |   1.488|
okUHU<22>   |         2.622(R)|      FAST  |         1.636(R)|      FAST  |okClk             |   1.488|
okUHU<23>   |         2.640(R)|      FAST  |         1.654(R)|      FAST  |okClk             |   1.488|
okUHU<24>   |         2.625(R)|      FAST  |         1.638(R)|      FAST  |okClk             |   1.488|
okUHU<25>   |         2.631(R)|      FAST  |         1.645(R)|      FAST  |okClk             |   1.488|
okUHU<26>   |         2.633(R)|      FAST  |         1.648(R)|      FAST  |okClk             |   1.488|
okUHU<27>   |         2.646(R)|      FAST  |         1.661(R)|      FAST  |okClk             |   1.488|
okUHU<28>   |         2.628(R)|      FAST  |         1.642(R)|      FAST  |okClk             |   1.488|
okUHU<29>   |         2.707(R)|      FAST  |         1.720(R)|      FAST  |okClk             |   1.488|
okUHU<30>   |         2.641(R)|      FAST  |         1.656(R)|      FAST  |okClk             |   1.488|
okUHU<31>   |         2.649(R)|      FAST  |         1.663(R)|      FAST  |okClk             |   1.488|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    6.481|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   13.561|         |         |         |
sys_clkp       |   13.561|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   13.561|         |         |         |
sys_clkp       |   13.561|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 2.355; Ideal Clock Offset To Actual Clock 0.125; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.260(R)|      SLOW  |    1.009(R)|      FAST  |    0.740|    0.991|       -0.126|
okUHU<1>          |    1.248(R)|      SLOW  |    1.020(R)|      FAST  |    0.752|    0.980|       -0.114|
okUHU<2>          |    1.247(R)|      SLOW  |    1.020(R)|      FAST  |    0.753|    0.980|       -0.114|
okUHU<3>          |    1.262(R)|      SLOW  |    1.005(R)|      FAST  |    0.738|    0.995|       -0.129|
okUHU<4>          |    1.251(R)|      SLOW  |    1.016(R)|      FAST  |    0.749|    0.984|       -0.118|
okUHU<5>          |    1.246(R)|      SLOW  |    1.020(R)|      FAST  |    0.754|    0.980|       -0.113|
okUHU<6>          |    1.245(R)|      SLOW  |    1.021(R)|      FAST  |    0.755|    0.979|       -0.112|
okUHU<7>          |    1.267(R)|      SLOW  |    1.002(R)|      FAST  |    0.733|    0.998|       -0.133|
okUHU<8>          |    1.275(R)|      SLOW  |    0.994(R)|      FAST  |    0.725|    1.006|       -0.141|
okUHU<9>          |    1.281(R)|      SLOW  |    0.988(R)|      FAST  |    0.719|    1.012|       -0.147|
okUHU<10>         |    1.293(R)|      SLOW  |    0.976(R)|      FAST  |    0.707|    1.024|       -0.159|
okUHU<11>         |    1.281(R)|      SLOW  |    0.988(R)|      FAST  |    0.719|    1.012|       -0.147|
okUHU<12>         |    1.272(R)|      SLOW  |    0.997(R)|      FAST  |    0.728|    1.003|       -0.137|
okUHU<13>         |    1.275(R)|      SLOW  |    0.994(R)|      FAST  |    0.725|    1.006|       -0.141|
okUHU<14>         |    1.295(R)|      SLOW  |    0.974(R)|      FAST  |    0.705|    1.026|       -0.161|
okUHU<15>         |    1.285(R)|      SLOW  |    0.984(R)|      FAST  |    0.715|    1.016|       -0.151|
okUHU<16>         |    1.228(R)|      SLOW  |    1.040(R)|      FAST  |    0.772|    0.960|       -0.094|
okUHU<17>         |    1.242(R)|      SLOW  |    1.027(R)|      FAST  |    0.758|    0.973|       -0.107|
okUHU<18>         |    1.251(R)|      SLOW  |    1.016(R)|      FAST  |    0.749|    0.984|       -0.118|
okUHU<19>         |    1.240(R)|      SLOW  |    1.029(R)|      FAST  |    0.760|    0.971|       -0.105|
okUHU<20>         |    1.249(R)|      SLOW  |    1.019(R)|      FAST  |    0.751|    0.981|       -0.115|
okUHU<21>         |    1.241(R)|      SLOW  |    1.028(R)|      FAST  |    0.759|    0.972|       -0.106|
okUHU<22>         |    1.215(R)|      SLOW  |    1.053(R)|      FAST  |    0.785|    0.947|       -0.081|
okUHU<23>         |    1.253(R)|      SLOW  |    1.016(R)|      FAST  |    0.747|    0.984|       -0.119|
okUHU<24>         |    1.216(R)|      SLOW  |    1.052(R)|      FAST  |    0.784|    0.948|       -0.082|
okUHU<25>         |    1.228(R)|      SLOW  |    1.040(R)|      FAST  |    0.772|    0.960|       -0.094|
okUHU<26>         |    1.246(R)|      SLOW  |    1.022(R)|      FAST  |    0.754|    0.978|       -0.112|
okUHU<27>         |    1.257(R)|      SLOW  |    1.011(R)|      FAST  |    0.743|    0.989|       -0.123|
okUHU<28>         |    1.223(R)|      SLOW  |    1.045(R)|      FAST  |    0.777|    0.955|       -0.089|
okUHU<29>         |    1.302(R)|      SLOW  |    0.967(R)|      FAST  |    0.698|    1.033|       -0.167|
okUHU<30>         |    1.242(R)|      SLOW  |    1.024(R)|      FAST  |    0.758|    0.976|       -0.109|
okUHU<31>         |    1.251(R)|      SLOW  |    1.017(R)|      FAST  |    0.749|    0.983|       -0.117|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.302|         -  |       1.053|         -  |    0.698|    0.947|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 12 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 2.293; Ideal Clock Offset To Actual Clock 4.121; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.243(R)|      SLOW  |    1.026(R)|      FAST  |    0.757|    8.974|       -4.109|
okUH<2>           |    1.255(R)|      SLOW  |    1.012(R)|      FAST  |    0.745|    8.988|       -4.122|
okUH<3>           |    1.247(R)|      SLOW  |    1.021(R)|      FAST  |    0.753|    8.979|       -4.113|
okUH<4>           |    1.267(R)|      SLOW  |    1.001(R)|      FAST  |    0.733|    8.999|       -4.133|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.267|         -  |       1.026|         -  |    0.733|    8.974|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.085 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        2.649|      FAST  |        1.663|      FAST  |         0.027|
okUHU<1>                                       |        2.637|      FAST  |        1.652|      FAST  |         0.015|
okUHU<2>                                       |        2.641|      FAST  |        1.656|      FAST  |         0.019|
okUHU<3>                                       |        2.660|      FAST  |        1.675|      FAST  |         0.038|
okUHU<4>                                       |        2.649|      FAST  |        1.664|      FAST  |         0.027|
okUHU<5>                                       |        2.645|      FAST  |        1.660|      FAST  |         0.023|
okUHU<6>                                       |        2.644|      FAST  |        1.659|      FAST  |         0.022|
okUHU<7>                                       |        2.670|      FAST  |        1.683|      FAST  |         0.048|
okUHU<8>                                       |        2.678|      FAST  |        1.691|      FAST  |         0.056|
okUHU<9>                                       |        2.684|      FAST  |        1.697|      FAST  |         0.062|
okUHU<10>                                      |        2.698|      FAST  |        1.711|      FAST  |         0.076|
okUHU<11>                                      |        2.686|      FAST  |        1.699|      FAST  |         0.064|
okUHU<12>                                      |        2.679|      FAST  |        1.692|      FAST  |         0.057|
okUHU<13>                                      |        2.682|      FAST  |        1.695|      FAST  |         0.060|
okUHU<14>                                      |        2.704|      FAST  |        1.716|      FAST  |         0.082|
okUHU<15>                                      |        2.694|      FAST  |        1.706|      FAST  |         0.072|
okUHU<16>                                      |        2.631|      FAST  |        1.645|      FAST  |         0.009|
okUHU<17>                                      |        2.626|      FAST  |        1.641|      FAST  |         0.004|
okUHU<18>                                      |        2.645|      FAST  |        1.660|      FAST  |         0.023|
okUHU<19>                                      |        2.645|      FAST  |        1.658|      FAST  |         0.023|
okUHU<20>                                      |        2.636|      FAST  |        1.651|      FAST  |         0.014|
okUHU<21>                                      |        2.646|      FAST  |        1.659|      FAST  |         0.024|
okUHU<22>                                      |        2.622|      FAST  |        1.636|      FAST  |         0.000|
okUHU<23>                                      |        2.640|      FAST  |        1.654|      FAST  |         0.018|
okUHU<24>                                      |        2.625|      FAST  |        1.638|      FAST  |         0.003|
okUHU<25>                                      |        2.631|      FAST  |        1.645|      FAST  |         0.009|
okUHU<26>                                      |        2.633|      FAST  |        1.648|      FAST  |         0.011|
okUHU<27>                                      |        2.646|      FAST  |        1.661|      FAST  |         0.024|
okUHU<28>                                      |        2.628|      FAST  |        1.642|      FAST  |         0.006|
okUHU<29>                                      |        2.707|      FAST  |        1.720|      FAST  |         0.085|
okUHU<30>                                      |        2.641|      FAST  |        1.656|      FAST  |         0.019|
okUHU<31>                                      |        2.649|      FAST  |        1.663|      FAST  |         0.027|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.012 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        2.619|      FAST  |        1.796|      SLOW  |         0.000|
okHU<2>                                        |        2.631|      FAST  |        1.809|      SLOW  |         0.012|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18974664 paths, 0 nets, and 55511 connections

Design statistics:
   Minimum period:  13.561ns{1}   (Maximum frequency:  73.741MHz)
   Minimum input required time before clock:   1.302ns
   Minimum output required time after clock:   2.707ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 08 14:38:11 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5323 MB



