v 20110115 2
C 500 79600 0 0 0 Noqsi-title-B.sym
{
T 10500 80100 5 10 1 1 0 0 1
date=20121219
T 14400 80100 5 10 1 1 0 0 1
rev=1.0
T 15900 79800 5 10 1 1 0 0 1
auth=jpd
T 13500 80500 5 14 1 1 0 4 1
title=Quiet Opamp
}
T 11100 79800 9 10 1 0 0 0 1
1
T 12600 79800 9 10 1 0 0 0 1
1
C 2000 80400 1 0 0 subcircuit.sym
{
T 2200 80700 5 10 1 1 0 0 1
refdes=A1
T 2700 80400 5 10 1 1 0 0 1
model-name=QOP
T 2200 80200 5 10 1 0 0 0 1
common=vdd vss
}
N 3100 85800 13500 85800 4
{
T 3000 85900 5 10 1 1 0 0 1
netname=In+
}
C 3300 85500 1 0 1 io.sym
{
T 2450 85750 5 10 1 1 0 6 1
refdes=P1
}
C 7900 84400 1 0 0 nch.sym
{
T 9300 85200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 8700 85200 5 10 1 1 0 0 1
refdes=M4
T 8700 85000 5 8 1 1 0 0 1
model-name=nch
T 8700 84700 5 8 1 0 0 0 1
w=6u
T 8700 84500 5 8 1 0 0 0 1
l=20u
T 9100 84600 5 10 1 0 0 0 1
m=32
}
C 6700 86300 1 0 0 pch.sym
{
T 8100 87100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 7500 87100 5 10 1 1 0 0 1
refdes=M1
T 7500 86900 5 8 1 1 0 0 1
model-name=pch
T 7500 86600 5 8 1 0 0 0 1
w=25u
T 7500 86400 5 8 1 0 0 0 1
l=1u
T 6700 86300 5 10 1 0 0 0 1
m=8
}
C 7900 84400 1 0 1 nch.sym
{
T 6500 85200 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 7100 85200 5 10 1 1 0 6 1
refdes=M3
T 7100 85000 5 8 1 1 0 6 1
model-name=nch
T 7100 84700 5 8 1 0 0 6 1
w=6u
T 7100 84500 5 8 1 0 0 6 1
l=20u
T 6600 84300 5 10 1 0 0 0 1
m=32
}
N 7200 84900 7200 84400 4
N 7200 84400 8600 84400 4
N 8600 84400 8600 84900 4
N 7900 84900 7900 85400 4
N 4600 85400 7900 85400 4
N 7300 85400 7300 86300 4
{
T 7400 85500 5 10 1 1 0 0 1
netname=a
}
C 10700 86300 1 0 1 pch.sym
{
T 9900 87100 5 10 1 1 0 6 1
refdes=M2
T 9900 86900 5 8 1 1 0 6 1
model-name=pch
T 9900 86600 5 8 1 0 0 6 1
w=25u
T 9900 86400 5 8 1 0 0 6 1
l=1u
T 9300 87100 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 10200 87100 5 10 1 0 0 0 1
m=8
}
N 10100 85400 10100 86300 4
{
T 10200 85500 5 10 1 1 0 0 1
netname=b
}
N 8500 85400 14300 85400 4
N 10000 86800 7400 86800 4
C 8600 86800 1 0 0 Vdd.sym
C 8600 88500 1 0 0 Vdd.sym
N 5900 86800 6700 86800 4
N 10700 86800 10700 85800 4
C 8200 87500 1 0 0 pch.sym
{
T 9000 88300 5 10 1 1 0 0 1
refdes=M7
T 9000 88100 5 8 1 1 0 0 1
model-name=pch
T 9000 87800 5 8 1 0 0 0 1
w=3u
T 9000 87600 5 8 1 0 0 0 1
l=3u
T 9600 88300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 9400 88000 5 10 1 0 0 0 1
m=50
}
N 8800 87500 8800 87300 4
N 8800 88500 8900 88500 4
N 8900 88500 8900 88000 4
N 8200 88000 8200 89800 4
{
T 8300 89100 5 10 1 1 0 0 1
netname=VH
}
N 14300 86100 14300 84500 4
N 15200 85600 15200 85000 4
N 15200 86600 15200 87300 4
N 15300 86100 15300 86600 4
N 15300 86600 15200 86600 4
N 15300 84500 15300 84000 4
N 15300 84000 15200 84000 4
C 14600 85600 1 0 0 pch.sym
{
T 15400 86400 5 10 1 1 0 0 1
refdes=M5
T 15400 86200 5 8 1 1 0 0 1
model-name=pch
T 15400 85900 5 8 1 0 0 0 1
w=4u
T 15400 85700 5 8 1 0 0 0 1
l=4u
T 15800 85800 5 10 1 0 0 0 1
m=5
}
C 14600 84000 1 0 0 nch.sym
{
T 15400 84800 5 10 1 1 0 0 1
refdes=M6
T 15400 84600 5 8 1 1 0 0 1
model-name=nch
T 15400 84300 5 8 1 0 0 0 1
w=40u
T 15400 84100 5 8 1 0 0 0 1
l=0.4u
T 14600 84000 5 10 1 0 0 0 1
m=5
}
N 15200 85400 16300 85400 4
{
T 15500 85200 5 10 1 1 0 0 1
netname=out
}
C 15000 87300 1 0 0 Vdd.sym
N 14300 84500 14600 84500 4
N 14300 86100 14600 86100 4
C 14300 85200 1 0 0 capacitor-a.sym
{
T 14500 85900 5 10 0 0 0 0 1
device=CAPACITOR
T 14500 85700 5 10 1 1 0 0 1
refdes=C1
T 14500 86100 5 10 0 0 0 0 1
symversion=0.1
T 14500 85000 5 10 1 1 0 0 1
value=10pF
}
C 13500 86300 1 0 1 pch.sym
{
T 12700 87100 5 10 1 1 0 6 1
refdes=M2a
T 12700 86900 5 8 1 1 0 6 1
model-name=pch
T 12700 86600 5 8 1 0 0 6 1
w=25u
T 12700 86400 5 8 1 0 0 6 1
l=1u
T 12100 87100 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 13000 87100 5 10 1 0 0 0 1
m=8
}
N 13500 86800 13500 85800 4
N 12900 86300 12900 85400 4
N 4600 87300 12900 87300 4
{
T 8600 87400 5 10 1 1 0 0 1
netname=s
}
N 12800 86800 12100 86800 4
C 11900 86800 1 0 0 Vdd.sym
C 4000 86300 1 0 0 pch.sym
{
T 5400 87100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 4800 87100 5 10 1 1 0 0 1
refdes=M1a
T 4800 86900 5 8 1 1 0 0 1
model-name=pch
T 4800 86600 5 8 1 0 0 0 1
w=25u
T 4800 86400 5 8 1 0 0 0 1
l=1u
T 4000 86300 5 10 1 0 0 0 1
m=8
}
N 3100 86800 4000 86800 4
{
T 3400 86900 5 10 1 1 0 0 1
netname=In-
}
N 4700 86800 5400 86800 4
C 5200 86800 1 0 0 Vdd.sym
C 8400 89500 1 0 1 io.sym
{
T 7550 89750 5 10 1 1 0 6 1
refdes=P4
}
C 3300 86500 1 0 1 io.sym
{
T 2450 86750 5 10 1 1 0 6 1
refdes=P2
}
N 4600 85400 4600 86300 4
N 5900 86800 5900 86100 4
N 5900 86100 3900 86100 4
N 3900 86100 3900 86800 4
C 16100 85100 1 0 0 io.sym
{
T 16950 85350 5 10 1 1 0 0 1
refdes=P3
}
C 7800 84100 1 0 0 Vss.sym
C 15100 83700 1 0 0 Vss.sym
C 2700 82300 1 0 0 QOP.sym
{
T 2950 82650 5 8 1 1 0 0 1
device=QOP
T 3200 83000 5 10 1 1 0 0 1
refdes=X?
T 2726 83300 5 10 0 0 0 0 1
model-name=QOP
T 3100 82700 5 10 0 0 0 0 1
graphical=1
}
