<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='31' ll='89'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='130'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='153'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='348' c='_ZN4llvm14MCRegisterInfo18InitMCRegisterInfoEPKNS_14MCRegisterDescEjjjPKNS_15MCRegisterClassEjPA2_KtjPS7_PKNS_11LaneBitmaskEPKcSF_SA_jPKNS0_17SubRegCoveredBitsESA_'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='459' c='_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='536' c='_ZNK4llvm14MCRegisterInfo11getRegClassEj'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='541' c='_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE'/>
<size>32</size>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='30'>/// MCRegisterClass - Base class of TargetRegisterClass.</doc>
<mbr r='llvm::MCRegisterClass::RegsBegin' o='0' t='const llvm::MCRegisterClass::iterator'/>
<mbr r='llvm::MCRegisterClass::RegSet' o='64' t='const uint8_t *const'/>
<mbr r='llvm::MCRegisterClass::NameIdx' o='128' t='const uint32_t'/>
<mbr r='llvm::MCRegisterClass::RegsSize' o='160' t='const uint16_t'/>
<mbr r='llvm::MCRegisterClass::RegSetSize' o='176' t='const uint16_t'/>
<mbr r='llvm::MCRegisterClass::ID' o='192' t='const uint16_t'/>
<mbr r='llvm::MCRegisterClass::CopyCost' o='208' t='const int8_t'/>
<mbr r='llvm::MCRegisterClass::Allocatable' o='216' t='const bool'/>
<fun r='_ZNK4llvm15MCRegisterClass5getIDEv'/>
<fun r='_ZNK4llvm15MCRegisterClass5beginEv'/>
<fun r='_ZNK4llvm15MCRegisterClass3endEv'/>
<fun r='_ZNK4llvm15MCRegisterClass10getNumRegsEv'/>
<fun r='_ZNK4llvm15MCRegisterClass11getRegisterEj'/>
<fun r='_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE'/>
<fun r='_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterES1_'/>
<fun r='_ZNK4llvm15MCRegisterClass11getCopyCostEv'/>
<fun r='_ZNK4llvm15MCRegisterClass13isAllocatableEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='53'/>
<size>32</size>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='25' c='_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE'/>
<size>32</size>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='88' c='_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE'/>
<size>32</size>
<use f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='6173' c='_ZN12_GLOBAL__N_116AArch64AsmParser18tryParseGPRSeqPairERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='6175' c='_ZN12_GLOBAL__N_116AArch64AsmParser18tryParseGPRSeqPairERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1306' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='734' c='_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2269' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser13getRegularRegENS_12RegisterKindEjjN4llvm5SMLocE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1271' c='_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1457' c='_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE'/>
<size>32</size>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3238' c='_ZNK12_GLOBAL__N_110ARMOperand21addMVEVecListOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3239' c='_ZNK12_GLOBAL__N_110ARMOperand21addMVEVecListOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='4380' c='_ZN12_GLOBAL__N_112ARMAsmParser17parseRegisterListERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEb'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='4801' c='_ZN12_GLOBAL__N_112ARMAsmParser15parseVectorListERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6844' c='_ZN12_GLOBAL__N_112ARMAsmParser17fixupGNULDRDAliasEN4llvm9StringRefERNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS5_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='7301' c='_ZN12_GLOBAL__N_112ARMAsmParser16ParseInstructionERN4llvm20ParseInstructionInfoENS1_9StringRefENS1_5SMLocERNS1_15SmallVectorImplISt10unique_ptrINS1_1892611'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='262' c='_ZN4llvm14ARMInstPrinter9printInstEPKNS_6MCInstEmNS_9StringRefERKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<size>32</size>
<use f='llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp' l='78' c='_ZN12_GLOBAL__N_112AVRAsmParser6toDREGEjj'/>
<size>32</size>
<use f='llvm/build/lib/Target/BPF/BPFGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp' l='107' c='_ZN12_GLOBAL__N_111hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE'/>
<size>32</size>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/Mips/MipsGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='66'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='67'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='68'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='69'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='70'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='71'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='72'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='73'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='74'/>
<size>32</size>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/PowerPC/PPCGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/Sparc/SparcGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/build/lib/Target/X86/X86GenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='428' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='429' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='430' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<size>32</size>
<use f='llvm/build/lib/Target/XCore/XCoreGenRegisterInfo.inc' l='16'/>
<size>32</size>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.h' l='45' c='_ZN4llvm8exegesis23RegisterAliasingTrackerC1ERKNS_14MCRegisterInfoERKNS_9BitVectorERKNS_15MCRegisterClassE'/>
<size>32</size>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='33' c='_ZN4llvm8exegesis23RegisterAliasingTrackerC1ERKNS_14MCRegisterInfoERKNS_9BitVectorERKNS_15MCRegisterClassE'/>
<size>32</size>
