// Seed: 2355391869
module module_0 (
    output wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    output logic id_3
);
  assign id_1 = -1 > 1;
  always @(posedge 1 & id_2 & "" or id_2) id_3 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wand id_8
);
  assign id_0 = id_6 - -1'b0;
  always @(posedge id_2) begin : LABEL_0
    id_0 <= -1;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
