# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1000 3.2e-05 2048 200 1260 514048 115.562 56.1612 1622.35 1676.87 3471.14 3471.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1000 3.2e-05 2048 200 1260 513792 115.722 56.1057 1847.47 1675.99 3695.48 3695.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1000 3.2e-05 2048 200 1260 514560 115.332 56.3302 1934.48 1677.08 3783.43 3783.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1000 3.2e-05 2048 200 1260 513024 115.236 55.9259 1800.54 1674 3645.92 3646.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1000 3.2e-05 2048 200 1260 512000 115.944 56.1172 1819.6 1674.11 3665.97 3666.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1000 3.2e-05 2048 200 1260 512512 115.433 55.9862 1870.63 1672.86 3715.12 3715.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1000 3.2e-05 2048 200 1260 510720 115.664 55.953 1869.02 1668.39 3709.23 3709.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1000 3.2e-05 2048 200 1260 512000 115.286 55.9288 1814.8 1669.71 3655.93 3656.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1000 3.2e-05 2048 200 1260 509952 114.756 55.6692 1818.89 1666.37 3655.88 3656.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1000 3.2e-05 2048 200 1260 505600 116.131 55.883 1921.28 1665.51 3759.01 3759.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1000 3.2e-05 2048 200 1260 507904 116.049 55.8796 2272.4 1671.69 4116.22 4116.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1000 3.2e-05 2048 200 1260 513024 115.853 56.0931 1649.4 1676.99 3498.54 3498.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1000 3.2e-05 2048 200 1260 513280 116.047 56.2156 1605.25 1675.62 3453.34 3453.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1000 3.2e-05 2048 200 1260 511488 115.989 56.3182 1589.13 1672.25 3433.89 3434.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1000 3.2e-05 2048 200 1260 512512 115.93 56.1269 1636.13 1674.13 3482.52 3482.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1000 3.2e-05 2048 200 1260 512000 116.013 56.0088 1670.86 1675.69 3518.77 3518.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1000 3.2e-05 2048 200 1260 511488 116.146 56.1514 1884.21 1676.18 3732.9 3733.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1000 3.2e-05 2048 200 1260 512000 115.84 56.0725 1845.46 1675.3 3692.87 3693.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1000 3.2e-05 2048 200 1260 509952 115.74 55.9342 1958.96 1673.92 3804.75 3804.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1000 3.2e-05 2048 200 1260 512000 115.832 56.2276 1950.13 1675.25 3797.65 3797.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1000 3.2e-05 2048 200 1260 512512 115.41 56.0055 1966.95 1673.11 3811.67 3811.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1000 3.2e-05 2048 200 1260 510720 115.619 55.9657 1924.76 1669.92 3766.46 3766.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1000 3.2e-05 2048 200 1260 507904 116.039 55.886 1834.29 1670.3 3676.71 3676.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1000 3.2e-05 2048 200 1260 503808 115.953 55.6422 2123.4 1666.05 3961.25 3961.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1000 3.2e-05 2048 200 1260 505600 116.136 55.8551 2132.8 1666.69 3971.68 3971.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1000 3.2e-05 2048 200 1260 507904 116.06 55.8984 1964.11 1670.58 3806.84 3807.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1000 3.2e-05 2048 200 1260 513024 115.717 56.2514 1563.3 1676.61 3412.08 3412.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1000 3.2e-05 2048 200 1260 513280 115.947 56.15 1689.09 1677.04 3538.43 3538.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1000 3.2e-05 2048 200 1260 511488 115.827 56.0062 1571.76 1674.07 3417.87 3418.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1000 3.2e-05 2048 200 1260 512512 115.841 56.1295 1599.7 1674.27 3446.14 3446.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1000 3.2e-05 2048 200 1260 512000 115.852 56.0476 1618.77 1676.57 3467.44 3467.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1000 3.2e-05 2048 200 1260 511488 116.116 56.0906 1979.92 1674.75 3827.07 3827.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1000 3.2e-05 2048 200 1260 506880 116.053 55.9992 1365.46 1668.81 3206.53 3206.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1000 3.2e-05 2048 200 1260 512000 115.787 56.1435 1906.84 1675.41 3754.38 3754.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1000 3.2e-05 2048 200 1260 512000 115.54 56.018 1334.36 1677.3 3183.42 3183.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1000 3.2e-05 2048 200 1260 509952 115.773 56.0456 1779.03 1673.03 3624.08 3624.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1000 3.2e-05 2048 200 1260 503808 115.935 55.6489 1257.13 1665.9 3094.81 3094.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1000 3.2e-05 2048 200 1260 512000 115.843 56.1196 1868.26 1675.54 3715.98 3716.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1000 3.2e-05 2048 200 1260 505600 116.071 55.8379 1301.92 1665.75 3139.78 3139.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1000 3.2e-05 2048 200 1260 512512 115.364 55.9917 2389.46 1674.43 4235.45 4235.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1000 3.2e-05 2048 200 1260 508928 115.967 56.0644 1546.75 1673.15 3392.12 3392.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1000 3.2e-05 2048 200 1260 510720 115.505 56.0292 2273.84 1670.15 4115.72 4115.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1000 3.2e-05 2048 200 1260 506880 116.075 55.9616 1532.44 1670.47 3375.15 3375.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1000 3.2e-05 2048 200 1260 507904 116.029 56.0459 2194.96 1670.12 4037.37 4037.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1000 3.2e-05 2048 200 1260 507904 115.993 56.0763 1480.64 1670.22 3323.12 3323.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1000 3.2e-05 2048 200 1260 503808 115.978 55.765 1906.59 1664.79 3743.33 3743.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1000 3.2e-05 2048 200 1260 491520 116.54 55.0953 1306.69 1650.39 3128.91 3129.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1000 3.2e-05 2048 200 1260 505600 116.105 55.8018 1977.54 1665.52 3815.16 3815.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1000 3.2e-05 2048 200 1260 499200 115.044 55.1787 1382.46 1648.9 3201.78 3201.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1000 3.2e-05 2048 200 1272 510976 116.137 56.0886 1557.05 1676.95 3406.42 3406.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1000 3.2e-05 2048 200 1272 510720 116.616 56.124 1583.79 1675.38 3432.11 3432.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1000 3.2e-05 2048 200 1272 509952 116.078 56.0374 1560.75 1674.06 3407.13 3407.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1000 3.2e-05 2048 200 1272 509952 115.828 56.0906 1001.92 1672.44 2846.47 2846.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1000 3.2e-05 2048 200 1272 508928 116.445 56.0893 1796.13 1674.07 3642.94 3643.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1000 3.2e-05 2048 200 1272 508928 116.121 56.0108 1140.56 1673.01 2985.89 2986.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1000 3.2e-05 2048 200 1272 509952 116.174 56.1167 1750.21 1676.68 3599.38 3599.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1000 3.2e-05 2048 200 1272 507904 116.019 55.9731 1153.96 1670.11 2996.26 2996.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1000 3.2e-05 2048 200 1272 509184 116.57 56.0925 1909.99 1674.77 3757.62 3757.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1000 3.2e-05 2048 200 1272 506880 116.057 55.905 1329.86 1670.35 3172.37 3172.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1000 3.2e-05 2048 200 1272 509440 127.398 56.0726 1810.88 1675.57 3670.12 3670.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1000 3.2e-05 2048 200 1272 506880 116.499 56.0751 1293.75 1676.87 3143.39 3143.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1000 3.2e-05 2048 200 1272 509952 115.723 55.9964 2331.43 1674.35 4177.7 4177.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1000 3.2e-05 2048 200 1272 503808 115.93 55.6759 1468.69 1664.5 3305.01 3305.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1000 3.2e-05 2048 200 1272 508800 116.519 56.2204 2281.91 1674.12 4128.98 4129.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1000 3.2e-05 2048 200 1272 505600 116.107 55.8975 1542.04 1666.74 3380.98 3381.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1000 3.2e-05 2048 200 1272 508928 116.108 55.9903 2240.58 1672.67 4085.54 4085.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1000 3.2e-05 2048 200 1272 508928 115.939 55.9502 1484.11 1674.54 3330.74 3330.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1000 3.2e-05 2048 200 1272 506880 116.334 55.979 2165.92 1668.28 4006.7 4006.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1000 3.2e-05 2048 200 1272 506880 116.014 55.9875 1399.96 1669.09 3241.24 3241.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1000 3.2e-05 2048 200 1272 507904 116.029 55.9812 2076.27 1671.33 3919.81 3919.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1000 3.2e-05 2048 200 1272 507904 116.055 56.0392 1397.21 1670.16 3239.68 3239.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1000 3.2e-05 2048 200 1275 507904 116.554 56.0128 1749.82 1676.95 3599.54 3599.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1000 3.2e-05 2048 200 1275 508160 116.972 56.1254 1517.85 1676.66 3367.8 3367.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1000 3.2e-05 2048 200 1275 506880 116.86 56.1209 1051.87 1675.75 2900.79 2900.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1000 3.2e-05 2048 200 1275 506880 116.618 56.0876 1609.51 1673.88 3456.3 3456.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1000 3.2e-05 2048 200 1275 506880 116.348 55.9534 1035.7 1673.02 2881.22 2881.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1000 3.2e-05 2048 200 1275 507136 116.75 56.0599 1734.15 1672.92 3580.09 3580.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1000 3.2e-05 2048 200 1275 505344 116.825 56.0189 1090.17 1674.45 2937.66 2937.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1000 3.2e-05 2048 200 1275 507904 116.53 56.0634 1798.91 1676.84 3648.54 3648.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1000 3.2e-05 2048 200 1275 503808 116.742 55.8762 1184.53 1669.94 3027.28 3027.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1000 3.2e-05 2048 200 1275 506880 116.954 56.0947 1894.96 1675.97 3744.17 3744.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1000 3.2e-05 2048 200 1275 502272 117.052 55.9552 1347.17 1668.79 3189.17 3189.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1000 3.2e-05 2048 200 1275 506880 116.72 56.048 1844.53 1676.68 3694.17 3694.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1000 3.2e-05 2048 200 1275 506880 116.49 56.0462 1300.46 1675.97 3149.17 3149.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1000 3.2e-05 2048 200 1275 506880 116.263 55.9411 2249.03 1674.2 4095.63 4095.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1000 3.2e-05 2048 200 1275 503808 115.933 55.6694 1499.28 1664.63 3335.71 3335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1000 3.2e-05 2048 200 1275 505600 117.081 56.1055 2241.12 1675.47 4089.98 4090.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1000 3.2e-05 2048 200 1275 499200 117.373 55.9248 1490.67 1665.65 3329.83 3330
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1000 3.2e-05 2048 200 1275 505344 116.82 56.1093 2179.36 1673.06 4025.56 4025.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1000 3.2e-05 2048 200 1275 501760 117.573 55.99 1423.18 1674.53 3271.47 3271.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1000 3.2e-05 2048 200 1275 503040 117.018 55.9445 2101.71 1668.38 3943.25 3943.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1000 3.2e-05 2048 200 1275 499200 117.814 55.9203 1381.6 1669.01 3224.55 3224.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1000 3.2e-05 2048 200 1275 503808 116.723 55.8907 2011.3 1670.12 3854.23 3854.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1000 3.2e-05 2048 200 1275 499712 117.978 55.8612 1409.22 1672.05 3255.31 3255.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1000 3.2e-05 2048 200 1280 509952 116.294 56.1644 1545.37 1675.35 3393.39 3393.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1000 3.2e-05 2048 200 1280 509952 116.334 55.9935 1062.35 1676.64 2911.52 2911.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1000 3.2e-05 2048 200 1280 509440 116.629 56.2854 1523.87 1676.99 3373.98 3374.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1000 3.2e-05 2048 200 1280 509440 116.313 56.1009 978.99 1675.48 2827.08 2827.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1000 3.2e-05 2048 200 1280 508416 116.269 56.0248 1649.28 1672.67 3494.45 3494.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1000 3.2e-05 2048 200 1280 506880 116.28 55.9624 1053.16 1674.36 2899.97 2900.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1000 3.2e-05 2048 200 1280 508928 116.427 56.0553 1627.58 1672.27 3472.54 3472.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1000 3.2e-05 2048 200 1280 508928 116.137 56.0016 1041.81 1674.25 2888.39 2888.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1000 3.2e-05 2048 200 1280 505344 116.94 56.1234 850.414 1674.54 2698.21 2698.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1000 3.2e-05 2048 200 1280 509952 116.142 56.1756 1649.92 1675.68 3498.11 3498.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1000 3.2e-05 2048 200 1280 507904 116.035 55.9113 1108.46 1670.13 2950.73 2950.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1000 3.2e-05 2048 200 1280 503808 115.93 55.7542 912.676 1666.39 2750.94 2751.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1000 3.2e-05 2048 200 1280 509184 116.49 56.2708 2349.8 1676.33 4199.09 4199.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1000 3.2e-05 2048 200 1280 506880 116.02 55.9638 1465.73 1670.36 3308.26 3308.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1000 3.2e-05 2048 200 1280 504576 116.781 56.0067 1208.83 1668.59 3050.4 3050.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1000 3.2e-05 2048 200 1280 509440 116.203 56.1401 2182.17 1675.8 4030.52 4030.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1000 3.2e-05 2048 200 1280 506880 116.448 56.0681 1466.45 1677.11 3316.26 3316.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1000 3.2e-05 2048 200 1280 506880 116.03 56.0221 1228.38 1670.28 3070.9 3071.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1000 3.2e-05 2048 200 1280 506880 116.265 56.0173 2068.11 1673.05 3913.64 3913.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1000 3.2e-05 2048 200 1280 503808 115.938 55.6685 1331.95 1665.99 3169.75 3169.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1000 3.2e-05 2048 200 1280 497664 116.132 55.3928 1149.84 1658.03 2979.6 2979.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1000 3.2e-05 2048 200 1280 508800 116.519 56.0997 2045.39 1675.43 3893.64 3893.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1000 3.2e-05 2048 200 1280 505600 116.082 55.9235 1411.94 1667.1 3251.25 3251.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1000 3.2e-05 2048 200 1280 508800 116.633 56.4099 1181.53 1673.9 3028.68 3028.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1000 3.2e-05 2048 200 1280 508928 116.147 56.017 1988.47 1674.44 3835.27 3835.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1000 3.2e-05 2048 200 1280 508928 115.95 55.9636 1386.13 1673.16 3231.4 3231.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1000 3.2e-05 2048 200 1280 505344 116.802 56.0284 1134.24 1674.67 2981.94 2982.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1000 3.2e-05 2048 200 1280 506880 116.331 55.9596 1938.95 1669.86 3781.3 3781.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1000 3.2e-05 2048 200 1280 506880 115.98 55.9622 1391.13 1669.05 3232.33 3232.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1000 3.2e-05 2048 200 1280 506880 116.322 56.0072 1149.43 1670.78 2992.75 2992.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1000 3.2e-05 2048 200 1280 507904 116.027 56.2606 1956.67 1670.11 3799.27 3799.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1000 3.2e-05 2048 200 1280 507904 116.017 55.9677 1325.64 1672.03 3169.86 3170.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1000 3.2e-05 2048 200 1280 491520 116.583 55.172 1162.79 1650.39 2985.14 2985.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1000 3.2e-05 2048 200 1280 508928 116.311 56.0478 1517.74 1676.78 3367.08 3367.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1000 3.2e-05 2048 200 1280 507904 116.573 56.1658 1045.66 1675.77 2894.38 2894.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1000 3.2e-05 2048 200 1280 508160 116.678 56.2413 1703.7 1676.84 3553.66 3553.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1000 3.2e-05 2048 200 1280 506880 116.68 56.0538 1090.76 1676.9 2940.59 2940.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1000 3.2e-05 2048 200 1280 503040 117.096 56.1214 973.076 1668.99 2815.49 2815.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1000 3.2e-05 2048 200 1280 506880 116.555 56.0833 1581 1672.94 3426.79 3426.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1000 3.2e-05 2048 200 1280 506880 116.308 55.9824 1036.78 1672.75 2882.02 2882.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1000 3.2e-05 2048 200 1280 502272 117.088 55.9493 842.754 1670.19 2686.18 2686.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1000 3.2e-05 2048 200 1280 507136 116.668 56.1295 2275.37 1673.9 4122.26 4122.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1000 3.2e-05 2048 200 1280 505344 116.796 55.9885 1427.18 1673.08 3273.24 3273.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1000 3.2e-05 2048 200 1280 505344 116.951 56.062 1161.11 1672.64 3006.95 3007.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1000 3.2e-05 2048 200 1280 507904 116.45 56.1691 2116.07 1677.05 3965.94 3966.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1000 3.2e-05 2048 200 1280 503808 116.761 55.9227 1337.35 1669.68 3179.91 3180.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1000 3.2e-05 2048 200 1280 503808 115.968 55.7164 1087.15 1666.39 2925.42 2925.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1000 3.2e-05 2048 200 1280 506880 116.933 56.1726 2162.09 1676.35 4011.75 4011.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1000 3.2e-05 2048 200 1280 502272 117.08 56.2312 1396.62 1684.81 3254.94 3255.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1000 3.2e-05 2048 200 1280 504576 116.785 56.0024 1236.78 1669.39 3079.16 3079.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1000 3.2e-05 2048 200 1280 497664 116.119 55.5835 1081.95 1658.21 2912.07 2912.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1000 3.2e-05 2048 200 1280 506880 116.715 56.0756 2030.86 1676.98 3880.83 3881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1000 3.2e-05 2048 200 1280 506880 116.464 56.0721 1377.45 1677.14 3227.33 3227.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1000 3.2e-05 2048 200 1280 499200 117.849 55.9139 1139.97 1670.72 2984.65 2984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1000 3.2e-05 2048 200 1280 501760 117.992 56.0128 1129.57 1675.71 2979.49 2979.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1000 3.2e-05 2048 200 1280 506880 116.279 55.9539 1914.93 1672.82 3760.18 3760.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1000 3.2e-05 2048 200 1280 503808 115.945 55.8121 1355.05 1665.07 3192.07 3192.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1000 3.2e-05 2048 200 1280 497664 116.108 55.3211 1103.53 1658.22 2933.39 2933.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1000 3.2e-05 2048 200 1280 491520 116.56 55.0577 1024.86 1650.24 2846.91 2847.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1000 3.2e-05 2048 200 1280 505600 117.085 56.1227 1977.81 1673.87 3825.09 3825.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1000 3.2e-05 2048 200 1280 499200 117.374 55.9558 1333.45 1665.29 3172.28 3172.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1000 3.2e-05 2048 200 1280 499200 118.711 56.2099 1155.87 1675.77 3006.75 3006.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1000 3.2e-05 2048 200 1280 486400 117.763 55.1489 1035.13 1650.05 2858.29 2858.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1000 3.2e-05 2048 200 1296 505856 116.787 56.0883 1629.31 1676.93 3479.31 3479.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1000 3.2e-05 2048 200 1296 505856 116.932 56.1419 1133.92 1675.7 2982.9 2983.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1000 3.2e-05 2048 200 1296 503808 117.059 56.0456 987.937 1674.19 2835.43 2835.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1000 3.2e-05 2048 200 1296 505600 117.315 56.2207 1581.94 1676.8 3432.48 3432.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1000 3.2e-05 2048 200 1296 504320 117.459 56.1172 1035.44 1675.53 2884.75 2884.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1000 3.2e-05 2048 200 1296 503040 117.004 56.047 843.315 1670.53 2687.09 2687.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1000 3.2e-05 2048 200 1296 503808 117.19 55.9775 2204.5 1674.03 4051.9 4052.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1000 3.2e-05 2048 200 1296 503808 117.031 55.9884 1386.69 1672.42 3232.33 3232.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1000 3.2e-05 2048 200 1296 502272 117.026 56.0365 1116.67 1669.9 2959.83 2959.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1000 3.2e-05 2048 200 1296 497664 117.371 55.8071 935.836 1666.36 2775.57 2775.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1000 3.2e-05 2048 200 1296 503552 117.567 56.0324 2037.29 1672.31 3883.4 3883.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1000 3.2e-05 2048 200 1296 501760 117.718 55.994 1287.1 1674.55 3135.56 3135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1000 3.2e-05 2048 200 1296 499968 118.449 56.2535 1053.17 1672.98 2901.05 2901.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1000 3.2e-05 2048 200 1296 501760 117.607 55.9657 956.607 1673.13 2803.52 2803.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1000 3.2e-05 2048 200 1296 505856 116.897 55.9798 1986.68 1675.42 3835.19 3835.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1000 3.2e-05 2048 200 1296 503808 116.741 55.9052 1285.08 1671.3 3129.23 3129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1000 3.2e-05 2048 200 1296 497664 117.327 55.6623 1062.94 1664.83 2900.96 2901.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1000 3.2e-05 2048 200 1296 499712 117.917 55.8756 939.405 1670.19 2783.58 2783.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1000 3.2e-05 2048 200 1296 504576 117.601 56.2199 1931.39 1675.98 3781.38 3781.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1000 3.2e-05 2048 200 1296 502272 117.069 55.9189 1340.74 1669.17 3183.09 3183.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1000 3.2e-05 2048 200 1296 497664 118.356 55.9636 1125.32 1669.02 2968.86 2969.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1000 3.2e-05 2048 200 1296 497664 116.076 55.4271 1126.9 1656.84 2955.45 2955.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1000 3.2e-05 2048 200 1296 504320 117.507 56.0536 1915.23 1676.89 3765.87 3766.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1000 3.2e-05 2048 200 1296 501760 117.847 56.0872 1365.23 1691.81 3231.17 3231.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1000 3.2e-05 2048 200 1296 499200 117.854 55.9883 1121.99 1669.4 2965.44 2965.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1000 3.2e-05 2048 200 1296 501760 117.993 56.0056 1054.65 1676.1 2904.94 2905.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1000 3.2e-05 2048 200 1300 500736 118.153 56.058 1714.01 1675.35 3563.77 3563.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1000 3.2e-05 2048 200 1300 499712 118.369 56.1602 1175.54 1677.12 3027.39 3027.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1000 3.2e-05 2048 200 1300 497664 118.484 55.9754 1016.01 1674.19 2864.86 2865.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1000 3.2e-05 2048 200 1300 500480 118.567 56.1295 1598.45 1675.02 3448.37 3448.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1000 3.2e-05 2048 200 1300 499200 118.614 56.1897 1023.48 1675.14 2873.61 2873.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1000 3.2e-05 2048 200 1300 495360 118.835 55.9845 849.25 1668.97 2693.24 2693.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1000 3.2e-05 2048 200 1300 496640 119.236 56.0233 815.927 1676 2667.39 2667.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1000 3.2e-05 2048 200 1300 499200 118.235 56.0321 2179.84 1673.9 4028.21 4028.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1000 3.2e-05 2048 200 1300 497664 118.428 55.9616 1353.15 1674.2 3201.93 3202.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1000 3.2e-05 2048 200 1300 497664 118.104 55.9592 1103.8 1669.09 2947.15 2947.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1000 3.2e-05 2048 200 1300 491520 118.904 55.6604 927.976 1664.82 2767.56 2767.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1000 3.2e-05 2048 200 1300 499968 118.461 56.0818 2007.47 1674.12 3856.34 3856.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1000 3.2e-05 2048 200 1300 498176 118.523 56.0129 1271.92 1672.38 3119.03 3119.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1000 3.2e-05 2048 200 1300 499968 118.444 56.1419 1045.49 1673.39 2893.66 2893.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1000 3.2e-05 2048 200 1300 494592 119.581 55.9897 934.338 1674.69 2784.8 2784.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1000 3.2e-05 2048 200 1300 499712 118.356 56.0678 1985 1676.56 3836.19 3836.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1000 3.2e-05 2048 200 1300 495616 118.851 55.9575 1274.24 1670.4 3119.66 3119.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1000 3.2e-05 2048 200 1300 491520 118.908 55.6897 1077.32 1665.88 2918 2918.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1000 3.2e-05 2048 200 1300 491520 120.059 55.9024 952.802 1670.72 2799.69 2799.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1000 3.2e-05 2048 200 1300 499968 118.583 56.2173 2032.26 1674.77 3882.04 3882.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1000 3.2e-05 2048 200 1300 497664 118.096 55.9126 1439.36 1669.06 3282.63 3282.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1000 3.2e-05 2048 200 1300 497664 118.344 56.0685 1183.78 1670.41 3028.79 3028.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1000 3.2e-05 2048 200 1300 488448 118.367 55.3384 1108.06 1656.42 2938.38 2938.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1000 3.2e-05 2048 200 1300 495360 119.055 56.107 1027.33 1670.76 2873.46 2873.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1000 3.2e-05 2048 200 1300 499200 118.574 56.1492 1965.97 1676.92 3817.82 3817.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1000 3.2e-05 2048 200 1300 496640 119.156 56.1148 1349.16 1677.1 3201.72 3201.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1000 3.2e-05 2048 200 1300 491520 119.897 55.9191 1130.66 1669.06 2975.74 2975.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1000 3.2e-05 2048 200 1300 491520 120.613 56.361 1045 1675.76 2897.92 2898.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1000 3.2e-05 2048 200 1300 486400 117.77 55.1097 992.152 1648.92 2814.15 2814.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1000 3.2e-05 2048 200 1260 506880 116.601 56.0078 1554.38 1675.35 3402.55 3402.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1000 3.2e-05 2048 200 1260 505856 116.903 56.0689 1086.55 1677.06 2948.33 2948.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1000 3.2e-05 2048 200 1260 503808 117.107 55.9533 902.222 1672.77 2748.26 2748.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1000 3.2e-05 2048 200 1260 503808 116.824 55.894 833.128 1670.24 2676.28 2676.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1000 3.2e-05 2048 200 1260 506880 116.887 56.2217 2148.47 1676.46 3998.25 3998.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1000 3.2e-05 2048 200 1260 506880 116.658 56.058 1337.28 1675.75 3185.94 3186.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1000 3.2e-05 2048 200 1260 503040 117.027 56.1467 1082.75 1668.72 2924.84 2925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1000 3.2e-05 2048 200 1260 506880 116.455 56.0226 924.877 1675.7 2773.25 2773.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1000 3.2e-05 2048 200 1260 505344 116.737 56.0605 1969.56 1672.94 3815.49 3815.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1000 3.2e-05 2048 200 1260 503808 117.029 55.9587 1232.83 1674.03 3080.04 3080.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1000 3.2e-05 2048 200 1260 502272 117.055 55.8878 1008.9 1668.59 2850.63 2850.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1000 3.2e-05 2048 200 1260 497664 117.322 55.722 903.273 1666.05 2742.56 2742.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1000 3.2e-05 2048 200 1260 499200 117.884 55.9409 784.595 1670.65 2629.26 2629.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1000 3.2e-05 2048 200 1260 505344 117.031 56.1036 1881.36 1689.08 3743.77 3743.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1000 3.2e-05 2048 200 1260 505344 116.794 56.0829 1195.81 1673.1 3041.99 3042.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1000 3.2e-05 2048 200 1260 505344 116.964 56.1254 1005.16 1674.58 2853.02 2853.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1000 3.2e-05 2048 200 1260 501760 117.594 56.0433 878.114 1673.14 2725.09 2725.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1000 3.2e-05 2048 200 1260 492800 117.878 55.6754 761.855 1658.89 2594.49 2594.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1000 3.2e-05 2048 200 1260 505856 116.906 56.1152 1786.51 1675.32 3635.06 3635.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1000 3.2e-05 2048 200 1260 503808 116.736 56.0334 1211.68 1670.16 3054.81 3054.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1000 3.2e-05 2048 200 1260 497664 117.335 55.7403 997.243 1666.38 2836.89 2837.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1000 3.2e-05 2048 200 1260 499712 118 55.9832 926.925 1670.35 2771.46 2771.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1000 3.2e-05 2048 200 1260 501760 117.957 56.0764 849.242 1676.42 2699.89 2700.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1000 3.2e-05 2048 200 1280 508928 116.16 56.0622 1574.24 1676.78 3423.44 3423.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1000 3.2e-05 2048 200 1280 507904 116.5 56.0087 1077.51 1676.84 2927.07 2927.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1000 3.2e-05 2048 200 1280 506880 116.326 56.082 906.246 1674.27 2753.13 2753.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1000 3.2e-05 2048 200 1280 503808 116.834 56.0742 825.823 1670.15 2669.08 2669.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1000 3.2e-05 2048 200 1280 509440 116.443 56.1193 2126.42 1675.41 3974.59 3974.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1000 3.2e-05 2048 200 1280 509440 116.201 56.0897 1298.63 1675.49 3146.62 3146.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1000 3.2e-05 2048 200 1280 506880 116.305 55.9555 1068.84 1670.42 2911.72 2911.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1000 3.2e-05 2048 200 1280 506880 116.479 56.1436 918.145 1675.52 2766.49 2766.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1000 3.2e-05 2048 200 1280 505600 116.095 55.7995 946.943 1665.58 2784.61 2784.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1000 3.2e-05 2048 200 1280 508416 116.174 56.1222 1957.78 1672.29 3802.56 3802.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1000 3.2e-05 2048 200 1280 506880 116.268 56.1766 1221.87 1672.78 3067.29 3067.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1000 3.2e-05 2048 200 1280 506880 116.103 55.9493 1003.82 1670 2846.07 2846.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1000 3.2e-05 2048 200 1280 503808 115.963 55.7959 887.235 1666.09 2725.28 2725.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1000 3.2e-05 2048 200 1280 506880 116.061 55.9585 783.821 1670.62 2626.65 2626.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1000 3.2e-05 2048 200 1280 507136 116.704 56.1267 1837.51 1672.28 3682.82 3682.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1000 3.2e-05 2048 200 1280 505344 116.763 56.0022 1162.32 1672.42 3007.7 3007.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1000 3.2e-05 2048 200 1280 505344 117.002 56.0516 984.909 1674.6 2832.76 2832.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1000 3.2e-05 2048 200 1280 501760 117.6 55.9534 861.146 1674.8 2709.69 2709.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1000 3.2e-05 2048 200 1280 501760 115.975 55.5619 764.072 1660.07 2595.87 2596.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1000 3.2e-05 2048 200 1280 507904 116.459 56.064 1816.08 1675.02 3663.84 3664.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1000 3.2e-05 2048 200 1280 503808 116.739 56.0089 1216.15 1670.18 3059.27 3059.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1000 3.2e-05 2048 200 1280 503808 115.979 55.6457 1007.9 1666.02 2845.75 2845.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1000 3.2e-05 2048 200 1280 499712 117.985 55.9398 921.837 1671.7 2767.66 2767.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1000 3.2e-05 2048 200 1280 501760 118.005 56.1801 852.228 1675.68 2702.29 2702.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1000 3.2e-05 2048 200 1280 491520 116.545 55.2082 793.199 1650.23 2615.38 2615.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1000 3.2e-05 2048 200 1280 485376 123.048 56.0866 2805.31 1676.5 4661.15 4661.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1000 3.2e-05 2048 200 1280 485376 121.85 56.048 1709.56 1676.94 3564.6 3564.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1000 3.2e-05 2048 200 1280 485376 121.958 55.9972 1102.87 1677.06 2958.09 2958.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1000 3.2e-05 2048 200 1280 482304 122.232 56.1475 896.578 1672.8 2747.96 2748.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1000 3.2e-05 2048 200 1280 483328 121.932 55.9539 886.03 1670.1 2734.21 2734.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1000 3.2e-05 2048 200 1280 481280 122.788 56.032 822.907 1675.71 2677.64 2677.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1000 3.2e-05 2048 200 1280 479232 121.874 55.7345 765.205 1664.83 2607.85 2608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1000 3.2e-05 2048 200 1280 480256 122.928 56.0108 726.565 1673.41 2579.11 2579.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1000 3.2e-05 2048 200 1280 483328 122.035 55.9329 739.568 1670.48 2588.21 2588.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1000 3.2e-05 2048 200 1260 501760 118.546 55.9884 2673.96 1674.35 4523.05 4523.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1000 3.2e-05 2048 200 1280 501760 118.435 55.9371 2635.42 1674.37 4484.37 4484.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1000 3.2e-05 2048 200 1300 492800 118.703 55.5213 2736.28 1660.44 4571.14 4571.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1000 3.2e-05 2048 200 1296 492800 118.625 55.5295 2718.76 1660.11 4553.23 4553.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1000 3.2e-05 2048 200 1280 507904 117.066 55.9224 2675.53 1671.37 4520.09 4520.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1000 3.2e-05 2048 200 1280 491520 116.585 55.1692 3189.95 1650.68 5012.58 5012.74
