Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/anhho7/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 690 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl' (Wed Dec 17 12:58:26 -0600 2014)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Dec 17 12:58:27 -0600 2014)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'GCC' from file '../rtl/GCC.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'j' in module 'Comparator' in file '../rtl/Comparator.v' on line 14.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'i' in module 'Comparator' in file '../rtl/Comparator.v' on line 14.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'READY' in module 'GCC' in file '../rtl/GCC.v' on line 9, column 13.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'GCC'.
Checking out license 'RTL_Compiler_Adv_Phys_Option'... (0 seconds elapsed)
  Setting attribute of design 'GCC': 'retime' = true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      3 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 710, Cells unusable for mapping: 101.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 428 usable logic and 280 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 19 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'auto_ungroup_ok', object type: 'subdesign'
        : Kindly use the new attribute 'ungroup_ok' which works across the flow.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_212'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_212'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_210'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_210'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_214'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_214'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_213'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_213'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_211'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'GCC_csa_cluster_211'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_211'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'GCC_csa_cluster_211'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_215'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_215'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_215'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_215'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_216'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_216'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_216'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_216'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_217'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_217'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_217'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_217'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_218'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_218'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_218'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_218'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_219'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_219'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_219'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_219'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_220'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_220'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_220'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_220'... Accepted.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'lt_44_15' and 'gt_40_15' in subdesign 'Comparator'.
	: RTL resource sharing move has been accepted
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_16_10' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_24_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_32_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_20_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_28_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_36_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance0_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance0_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance1_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance1_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance2_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance2_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance3_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance3_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance4_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance4_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance5_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance5_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP953' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP958' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP963' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP968' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP973' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP978' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP983' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP988' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP993' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP998' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP1003' to slow architecture.
Mapping GCC to gates.
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        : Latches cannot be handled by retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
  Constraining GCC for retiming
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
  Done constraining GCC for retiming
Mapping GCC to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            139		100%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        139		100%
Total CG Modules                        0
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'Compare23/max_reg[1]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare23/max_reg[2]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare45/max_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'Compare45/max_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'compare01/max_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'compare01/max_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare0123/max_reg[2]'.
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  -581 ps
Target path end-point (Pin: Xcc_reg[0]/Xcc_reg[0]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                36630     -854 
            Worst cost_group: CLK, WNS: -854.6
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  -854 ps
Target path end-point (Pin: Xcc_reg[0]/Xcc_reg[0]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               29861     -877 
            Worst cost_group: CLK, WNS: -877.6
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '48' more seconds during global map.

  Done mapping GCC
  Incrementally optimizing GCC
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 29861     -877         0        0
            Worst cost_group: CLK, WNS: -877.6
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs            29432     -870         0        0
            Worst cost_group: CLK, WNS: -870.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                29432     -870         0        0
            Worst cost_group: CLK, WNS: -870.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 incr_delay                30113     -792         0        0
            Worst cost_group: CLK, WNS: -792.9
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 incr_delay                30318     -774         0        0
            Worst cost_group: CLK, WNS: -774.0
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 incr_delay                30470     -759         0        0
            Worst cost_group: CLK, WNS: -759.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30628     -750         0        0
            Worst cost_group: CLK, WNS: -750.9
            Path: w_reg[5][3]/w_reg[5][3]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30652     -745         0        0
            Worst cost_group: CLK, WNS: -745.1
            Path: w_reg[4][1]/w_reg[4][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                30696     -739         0        0
            Worst cost_group: CLK, WNS: -739.5
            Path: w_reg[1][0]/w_reg[1][0]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                30773     -733         0        0
            Worst cost_group: CLK, WNS: -733.7
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 incr_delay                30803     -731         0        0
            Worst cost_group: CLK, WNS: -731.6
            Path: w_reg[1][0]/w_reg[1][0]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 incr_delay                30840     -728         0        0
            Worst cost_group: CLK, WNS: -728.3
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                30864     -725         0        0
            Worst cost_group: CLK, WNS: -725.3
            Path: w_reg[4][2]/w_reg[4][2]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 incr_delay                30880     -722         0        0
            Worst cost_group: CLK, WNS: -722.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[3]/Ycc_reg[3]/D
 incr_delay                30889     -721         0        0
            Worst cost_group: CLK, WNS: -721.6
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                30889     -721         0        0
            Worst cost_group: CLK, WNS: -721.5
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[1]/Ycc_reg[1]/D
 init_drc                  30889     -721         0        0
            Worst cost_group: CLK, WNS: -721.5
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[1]/Ycc_reg[1]/D
 init_area                 30889     -721         0        0
            Worst cost_group: CLK, WNS: -721.5
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[1]/Ycc_reg[1]/D
 undup                     30874     -721         0        0
            Worst cost_group: CLK, WNS: -721.5
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[1]/Ycc_reg[1]/D
 rem_buf                   30731     -721         0        0
            Worst cost_group: CLK, WNS: -721.5
            Path: w_reg[2][2]/w_reg[2][2]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 rem_inv                   30471     -721         0        0
            Worst cost_group: CLK, WNS: -721.5
            Path: w_reg[2][2]/w_reg[2][2]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 merge_bi                  30346     -721         0        0
            Worst cost_group: CLK, WNS: -721.4
            Path: x_reg[5][0]/x_reg[5][0]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 io_phase                  30268     -721         0        0
            Worst cost_group: CLK, WNS: -721.4
            Path: x_reg[5][0]/x_reg[5][0]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 gate_comp                 29999     -721         0        0
            Worst cost_group: CLK, WNS: -721.4
            Path: x_reg[5][0]/x_reg[5][0]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 gcomp_mog                 29999     -721         0        0
            Worst cost_group: CLK, WNS: -721.4
            Path: x_reg[5][0]/x_reg[5][0]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 glob_area                 29619     -721         0        0
            Worst cost_group: CLK, WNS: -721.1
            Path: w_reg[5][3]/w_reg[5][3]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 area_down                 29380     -721         0        0
            Worst cost_group: CLK, WNS: -721.1
            Path: w_reg[5][3]/w_reg[5][3]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 rem_buf                   29373     -721         0        0
            Worst cost_group: CLK, WNS: -721.1
            Path: w_reg[5][3]/w_reg[5][3]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 rem_inv                   29344     -721         0        0
            Worst cost_group: CLK, WNS: -721.0
            Path: w_reg[4][3]/w_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 merge_bi                  29331     -721         0        0
            Worst cost_group: CLK, WNS: -721.0
            Path: w_reg[4][3]/w_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                29331     -721         0        0
            Worst cost_group: CLK, WNS: -721.0
            Path: w_reg[4][3]/w_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 incr_delay                29371     -718         0        0
            Worst cost_group: CLK, WNS: -718.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[1]/Ycc_reg[1]/D
 incr_delay                29396     -717         0        0
            Worst cost_group: CLK, WNS: -717.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                29420     -716         0        0
            Worst cost_group: CLK, WNS: -716.7
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 incr_delay                29423     -716         0        0
            Worst cost_group: CLK, WNS: -716.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 incr_delay                29429     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 init_drc                  29429     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 init_area                 29429     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 rem_buf                   29426     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 rem_inv                   29409     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 merge_bi                  29398     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 io_phase                  29387     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[1][0]/w_reg[1][0]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 gate_comp                 29325     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[2][2]/w_reg[2][2]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 glob_area                 29248     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 area_down                 29191     -715         0        0
            Worst cost_group: CLK, WNS: -715.8
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Xcc_reg[1]/Xcc_reg[1]/D

  Done mapping GCC
   
  Pre-retime summary
  ===========================
  Slack               : -763 ps
  Number of registers : 139
   
  Retiming GCC
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
   
  Post-retime summary
  ===========================
  Slack               : -762 ps
  Number of registers : 222
   
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        141		 64%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            62		 28%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      16		  7%
  Timing exception in enable logic      0		  0%
  Register bank width too small         3		  1%
Total flip-flops                        222		100%
Total CG Modules                        17
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  -418 ps
Target path end-point (Pin: Ycc_reg[1]/d)

Cost Group 'cg_enable_group_CLK' target slack:    80 ps
Target path end-point (Pin: RC_CG_HIER_INST5/RC_CGIC_INST/E (CKLNQD1/E))

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                39282     -755 
            Worst cost_group: CLK, WNS: -755.9
            Path: retime_s1_4_reg/CP --> Ycc_reg[7]/D
 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  -756 ps
Target path end-point (Pin: Ycc_reg[7]/D (DFQD1/D))

Cost Group 'cg_enable_group_CLK' target slack:    46 ps
Target path end-point (Pin: RC_CG_HIER_INST5/RC_CGIC_INST/E (CKLNQD1/E))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               30634     -774 
            Worst cost_group: CLK, WNS: -774.4
            Path: y_reg[5][3]/CP --> Ycc_reg[7]/D
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '87' more seconds during global map.
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'GCC' in file 'fv/GCC/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'GCC' in file 'fv/GCC/rtl_to_g1_withoutovf.do' ...
  Decloning clock-gating logic from /designs/GCC
Clock-gating declone status
===========================
Total number of clock-gating instances before: 17
Total number of clock-gating instances after : 7
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 30569     -774         0        0
            Worst cost_group: CLK, WNS: -774.4
            Path: y_reg[5][3]/CP --> Ycc_reg[7]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs            30001     -770         0        0
            Worst cost_group: CLK, WNS: -770.9
            Path: retime_s1_5_reg/CP --> Xcc_reg[2]/D
 hi_fo_buf                 30001     -770         0        0
            Worst cost_group: CLK, WNS: -770.9
            Path: retime_s1_5_reg/CP --> Xcc_reg[2]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                30001     -770         0        0
            Worst cost_group: CLK, WNS: -770.9
            Path: retime_s1_5_reg/CP --> Xcc_reg[2]/D
 incr_delay                31327     -673         0        0
            Worst cost_group: CLK, WNS: -673.0
            Path: retime_s1_4_reg/CP --> Xcc_reg[0]/D
 incr_delay                31641     -652         0        0
            Worst cost_group: CLK, WNS: -652.4
            Path: retime_s1_4_reg/CP --> Ycc_reg[1]/D
 incr_delay                31803     -642         0        0
            Worst cost_group: CLK, WNS: -642.7
            Path: retime_s1_144_reg/CP --> Ycc_reg[1]/D
 incr_delay                32040     -629         0        0
            Worst cost_group: CLK, WNS: -629.6
            Path: retime_s1_4_reg/CP --> Xcc_reg[1]/D
 incr_delay                32120     -623         0        0
            Worst cost_group: CLK, WNS: -623.7
            Path: retime_s1_4_reg/CP --> Xcc_reg[1]/D
 incr_delay                32173     -621         0        0
            Worst cost_group: CLK, WNS: -621.8
            Path: retime_s1_4_reg/CP --> Xcc_reg[1]/D
 incr_delay                32173     -621         0        0
            Worst cost_group: CLK, WNS: -621.2
            Path: retime_s1_4_reg/CP --> Xcc_reg[1]/D
 incr_delay                32249     -617         0        0
            Worst cost_group: CLK, WNS: -617.6
            Path: retime_s1_4_reg/CP --> Xcc_reg[1]/D
 incr_delay                32280     -615         0        0
            Worst cost_group: CLK, WNS: -615.1
            Path: retime_s1_4_reg/CP --> Xcc_reg[1]/D
 incr_delay                32249     -613         0        0
            Worst cost_group: CLK, WNS: -613.6
            Path: csa_tree_add_34_74_groupi_retime_s1_130_reg/CP -->
                    Xcc_reg[1]/D
 incr_delay                32538     -597         0        0
            Worst cost_group: CLK, WNS: -597.3
            Path: retime_s1_15_reg/CP --> Ycc_reg[7]/D
 incr_delay                32827     -578         0        0
            Worst cost_group: CLK, WNS: -578.7
            Path: retime_s1_121_reg/CP --> Xcc_reg[1]/D
 incr_delay                32913     -570         0        0
            Worst cost_group: CLK, WNS: -570.9
            Path: retime_s1_5_reg/CP --> Ycc_reg[3]/D
 incr_delay                32950     -560         0        0
            Worst cost_group: CLK, WNS: -560.2
            Path: retime_s1_44_reg/CP --> Xcc_reg[1]/D
 incr_delay                32963     -552         0        0
            Worst cost_group: CLK, WNS: -552.0
            Path: retime_s1_5_reg/CP --> Ycc_reg[3]/D
 incr_delay                33071     -545         0        0
            Worst cost_group: CLK, WNS: -545.2
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                33191     -537         0        0
            Worst cost_group: CLK, WNS: -537.3
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                33207     -534         0        0
            Worst cost_group: CLK, WNS: -534.3
            Path: csa_tree_add_34_74_groupi_retime_s1_127_reg/CP -->
                    Xcc_reg[1]/D
 incr_delay                33182     -532         0        0
            Worst cost_group: CLK, WNS: -532.1
            Path: retime_s1_121_reg/CP --> Xcc_reg[1]/D
 incr_delay                33365     -518         0        0
            Worst cost_group: CLK, WNS: -518.9
            Path: retime_s1_121_reg/CP --> Ycc_reg[7]/D
 incr_delay                33377     -516         0        0
            Worst cost_group: CLK, WNS: -516.8
            Path: retime_s1_123_reg/CP --> Ycc_reg[7]/D
 incr_delay                33393     -515         0        0
            Worst cost_group: CLK, WNS: -515.5
            Path: retime_s1_65_reg/CP --> Xcc_reg[1]/D
 incr_delay                33369     -514         0        0
            Worst cost_group: CLK, WNS: -514.6
            Path: retime_s1_121_reg/CP --> Xcc_reg[1]/D
 incr_delay                33456     -508         0        0
            Worst cost_group: CLK, WNS: -508.8
            Path: retime_s1_121_reg/CP --> Ycc_reg[7]/D
 incr_delay                33468     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_121_reg/CP --> Ycc_reg[7]/D
 init_drc                  33468     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_121_reg/CP --> Ycc_reg[7]/D
 init_area                 33468     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_121_reg/CP --> Ycc_reg[7]/D
 undup                     33450     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_121_reg/CP --> Ycc_reg[7]/D
 rem_buf                   33282     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_42_reg/CP --> Xcc_reg[1]/D
 rem_inv                   32895     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_42_reg/CP --> Xcc_reg[1]/D
 merge_bi                  32711     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_42_reg/CP --> Xcc_reg[1]/D
 rem_inv_qb                32700     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_42_reg/CP --> Xcc_reg[1]/D
 seq_res_area              32693     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_42_reg/CP --> Xcc_reg[1]/D
 io_phase                  32533     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_42_reg/CP --> Xcc_reg[1]/D
 gate_comp                 32200     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_6_reg/CP --> Ycc_reg[7]/D
 gcomp_mog                 32198     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_6_reg/CP --> Ycc_reg[7]/D
 glob_area                 31831     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_6_reg/CP --> Xcc_reg[1]/D
 area_down                 31604     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 rem_buf                   31575     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 rem_inv                   31536     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 merge_bi                  31515     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 rem_inv_qb                31514     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                31514     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                31514     -508         0        0
            Worst cost_group: CLK, WNS: -508.0
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                31564     -507         0        0
            Worst cost_group: CLK, WNS: -507.3
            Path: retime_s1_15_reg/CP --> Xcc_reg[1]/D
 incr_delay                31575     -506         0        0
            Worst cost_group: CLK, WNS: -506.8
            Path: retime_s1_12_reg/CP --> Ycc_reg[6]/D
 incr_delay                31638     -504         0        0
            Worst cost_group: CLK, WNS: -504.3
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                31716     -501         0        0
            Worst cost_group: CLK, WNS: -501.0
            Path: retime_s1_6_reg/CP --> Xcc_reg[1]/D
 incr_delay                31754     -498         0        0
            Worst cost_group: CLK, WNS: -498.4
            Path: retime_s1_59_reg/CP --> Xcc_reg[1]/D
 incr_delay                31791     -496         0        0
            Worst cost_group: CLK, WNS: -496.0
            Path: retime_s1_7_reg/CP --> Ycc_reg[7]/D
 incr_delay                31862     -491         0        0
            Worst cost_group: CLK, WNS: -491.1
            Path: retime_s1_121_reg/CP --> Ycc_reg[6]/D
 incr_delay                31919     -483         0        0
            Worst cost_group: CLK, WNS: -483.8
            Path: retime_s1_45_reg/CP --> Xcc_reg[1]/D
 incr_delay                31934     -482         0        0
            Worst cost_group: CLK, WNS: -482.9
            Path: retime_s1_6_reg/CP --> Ycc_reg[7]/D
 incr_delay                32084     -476         0        0
            Worst cost_group: CLK, WNS: -476.9
            Path: retime_s1_6_reg/CP --> Xcc_reg[1]/D
 incr_delay                32091     -476         0        0
            Worst cost_group: CLK, WNS: -476.1
            Path: retime_s1_121_reg/CP --> Xcc_reg[1]/D
 incr_delay                32136     -474         0        0
            Worst cost_group: CLK, WNS: -474.3
            Path: csa_tree_add_34_74_groupi_retime_s1_135_reg/CP -->
                    Xcc_reg[1]/D
 incr_delay                32139     -473         0        0
            Worst cost_group: CLK, WNS: -473.9
            Path: retime_s1_121_reg/CP --> Xcc_reg[1]/D
 incr_delay                32138     -473         0        0
            Worst cost_group: CLK, WNS: -473.8
            Path: retime_s1_121_reg/CP --> Xcc_reg[1]/D
 incr_delay                32190     -470         0        0
            Worst cost_group: CLK, WNS: -470.2
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                32192     -470         0        0
            Worst cost_group: CLK, WNS: -470.1
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                32194     -470         0        0
            Worst cost_group: CLK, WNS: -470.1
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                32242     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 init_drc                  32242     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 init_area                 32242     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 undup                     32238     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 rem_buf                   32165     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 rem_inv                   32086     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 merge_bi                  32022     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 rem_inv_qb                32021     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 io_phase                  31964     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 gate_comp                 31879     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_8_reg/CP --> Xcc_reg[1]/D
 glob_area                 31702     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: csa_tree_add_34_74_groupi_retime_s1_152_reg/CP -->
                    Xcc_reg[1]/D
 area_down                 31574     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_113_reg/CP --> Xcc_reg[1]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                31574     -468         0        0
            Worst cost_group: CLK, WNS: -468.1
            Path: retime_s1_113_reg/CP --> Xcc_reg[1]/D
 incr_delay                31666     -465         0        0
            Worst cost_group: CLK, WNS: -465.1
            Path: retime_s1_46_reg/CP --> Xcc_reg[1]/D
 incr_delay                31694     -463         0        0
            Worst cost_group: CLK, WNS: -463.7
            Path: retime_s1_7_reg/CP --> Ycc_reg[6]/D
 incr_delay                31708     -463         0        0
            Worst cost_group: CLK, WNS: -463.2
            Path: retime_s1_4_reg/CP --> Xcc_reg[1]/D
 incr_delay                31725     -462         0        0
            Worst cost_group: CLK, WNS: -462.2
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                31737     -461         0        0
            Worst cost_group: CLK, WNS: -461.8
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 incr_delay                31737     -461         0        0
            Worst cost_group: CLK, WNS: -461.6
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D
 init_drc                  31737     -461         0        0
            Worst cost_group: CLK, WNS: -461.6
            Path: retime_s1_5_reg/CP --> Xcc_reg[1]/D

  Done mapping GCC
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Normal exit.