{
  "module_name": "pl022.h",
  "hash_id": "dc9667e16c4d4ef39a5a0b0b4f775735ea622887699481635fe76a2cbfedfca7",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/amba/pl022.h",
  "human_readable_source": " \n \n\n#ifndef _SSP_PL022_H\n#define _SSP_PL022_H\n\n#include <linux/types.h>\n\n \nenum ssp_loopback {\n\tLOOPBACK_DISABLED,\n\tLOOPBACK_ENABLED\n};\n\n \nenum ssp_interface {\n\tSSP_INTERFACE_MOTOROLA_SPI,\n\tSSP_INTERFACE_TI_SYNC_SERIAL,\n\tSSP_INTERFACE_NATIONAL_MICROWIRE,\n\tSSP_INTERFACE_UNIDIRECTIONAL\n};\n\n \nenum ssp_hierarchy {\n\tSSP_MASTER,\n\tSSP_SLAVE\n};\n\n \nstruct ssp_clock_params {\n\tu8 cpsdvsr;  \n\tu8 scr;\t     \n};\n\n \nenum ssp_rx_endian {\n\tSSP_RX_MSB,\n\tSSP_RX_LSB\n};\n\n \nenum ssp_tx_endian {\n\tSSP_TX_MSB,\n\tSSP_TX_LSB\n};\n\n \nenum ssp_data_size {\n\tSSP_DATA_BITS_4 = 0x03, SSP_DATA_BITS_5, SSP_DATA_BITS_6,\n\tSSP_DATA_BITS_7, SSP_DATA_BITS_8, SSP_DATA_BITS_9,\n\tSSP_DATA_BITS_10, SSP_DATA_BITS_11, SSP_DATA_BITS_12,\n\tSSP_DATA_BITS_13, SSP_DATA_BITS_14, SSP_DATA_BITS_15,\n\tSSP_DATA_BITS_16, SSP_DATA_BITS_17, SSP_DATA_BITS_18,\n\tSSP_DATA_BITS_19, SSP_DATA_BITS_20, SSP_DATA_BITS_21,\n\tSSP_DATA_BITS_22, SSP_DATA_BITS_23, SSP_DATA_BITS_24,\n\tSSP_DATA_BITS_25, SSP_DATA_BITS_26, SSP_DATA_BITS_27,\n\tSSP_DATA_BITS_28, SSP_DATA_BITS_29, SSP_DATA_BITS_30,\n\tSSP_DATA_BITS_31, SSP_DATA_BITS_32\n};\n\n \nenum ssp_mode {\n\tINTERRUPT_TRANSFER,\n\tPOLLING_TRANSFER,\n\tDMA_TRANSFER\n};\n\n \nenum ssp_rx_level_trig {\n\tSSP_RX_1_OR_MORE_ELEM,\n\tSSP_RX_4_OR_MORE_ELEM,\n\tSSP_RX_8_OR_MORE_ELEM,\n\tSSP_RX_16_OR_MORE_ELEM,\n\tSSP_RX_32_OR_MORE_ELEM\n};\n\n \nenum ssp_tx_level_trig {\n\tSSP_TX_1_OR_MORE_EMPTY_LOC,\n\tSSP_TX_4_OR_MORE_EMPTY_LOC,\n\tSSP_TX_8_OR_MORE_EMPTY_LOC,\n\tSSP_TX_16_OR_MORE_EMPTY_LOC,\n\tSSP_TX_32_OR_MORE_EMPTY_LOC\n};\n\n \nenum ssp_spi_clk_phase {\n\tSSP_CLK_FIRST_EDGE,\n\tSSP_CLK_SECOND_EDGE\n};\n\n \nenum ssp_spi_clk_pol {\n\tSSP_CLK_POL_IDLE_LOW,\n\tSSP_CLK_POL_IDLE_HIGH\n};\n\n \nenum ssp_microwire_ctrl_len {\n\tSSP_BITS_4 = 0x03, SSP_BITS_5, SSP_BITS_6,\n\tSSP_BITS_7, SSP_BITS_8, SSP_BITS_9,\n\tSSP_BITS_10, SSP_BITS_11, SSP_BITS_12,\n\tSSP_BITS_13, SSP_BITS_14, SSP_BITS_15,\n\tSSP_BITS_16, SSP_BITS_17, SSP_BITS_18,\n\tSSP_BITS_19, SSP_BITS_20, SSP_BITS_21,\n\tSSP_BITS_22, SSP_BITS_23, SSP_BITS_24,\n\tSSP_BITS_25, SSP_BITS_26, SSP_BITS_27,\n\tSSP_BITS_28, SSP_BITS_29, SSP_BITS_30,\n\tSSP_BITS_31, SSP_BITS_32\n};\n\n \nenum ssp_microwire_wait_state {\n\tSSP_MWIRE_WAIT_ZERO,\n\tSSP_MWIRE_WAIT_ONE\n};\n\n \nenum ssp_duplex {\n\tSSP_MICROWIRE_CHANNEL_FULL_DUPLEX,\n\tSSP_MICROWIRE_CHANNEL_HALF_DUPLEX\n};\n\n \nenum ssp_clkdelay {\n\tSSP_FEEDBACK_CLK_DELAY_NONE,\n\tSSP_FEEDBACK_CLK_DELAY_1T,\n\tSSP_FEEDBACK_CLK_DELAY_2T,\n\tSSP_FEEDBACK_CLK_DELAY_3T,\n\tSSP_FEEDBACK_CLK_DELAY_4T,\n\tSSP_FEEDBACK_CLK_DELAY_5T,\n\tSSP_FEEDBACK_CLK_DELAY_6T,\n\tSSP_FEEDBACK_CLK_DELAY_7T\n};\n\n \nenum ssp_chip_select {\n\tSSP_CHIP_SELECT,\n\tSSP_CHIP_DESELECT\n};\n\n\nstruct dma_chan;\n \nstruct pl022_ssp_controller {\n\tu16 bus_id;\n\tu8 enable_dma:1;\n\tbool (*dma_filter)(struct dma_chan *chan, void *filter_param);\n\tvoid *dma_rx_param;\n\tvoid *dma_tx_param;\n\tint autosuspend_delay;\n\tbool rt;\n};\n\n \nstruct pl022_config_chip {\n\tenum ssp_interface iface;\n\tenum ssp_hierarchy hierarchy;\n\tbool slave_tx_disable;\n\tstruct ssp_clock_params clk_freq;\n\tenum ssp_mode com_mode;\n\tenum ssp_rx_level_trig rx_lev_trig;\n\tenum ssp_tx_level_trig tx_lev_trig;\n\tenum ssp_microwire_ctrl_len ctrl_len;\n\tenum ssp_microwire_wait_state wait_state;\n\tenum ssp_duplex duplex;\n\tenum ssp_clkdelay clkdelay;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}