Processing: -cd memories read_two_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l read_two_mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories no_implicit_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l no_implicit_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories simple_sram_byte_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l simple_sram_byte_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories amber23_sram_byte_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l amber23_sram_byte_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories firrtl_938.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l firrtl_938.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories implicit_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l implicit_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories shared_ports.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shared_ports.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories issue00710.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l issue00710.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories issue00335.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l issue00335.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_syn_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_syn_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_decoder_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_decoder_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_dff_async_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_dff_async_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_blocking.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_blocking.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_v2k_reg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_v2k_reg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_flip_flop.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_flip_flop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_decoder_2to4_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_decoder_2to4_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parity_using_bitwise.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parity_using_bitwise.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_gray_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_gray_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_which_clock.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_which_clock.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_explicit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_explicit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_dff_sync_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_dff_sync_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_first_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_first_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_lfsr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_lfsr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_first_counter_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_first_counter_tb.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_first_counter_tb.v:9:17: Unknown macro "outfile".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_first_counter_tb.v:9:16: Syntax error: no viable alternative at input 'module testbench();\n// Declare inputs as regs and outputs as wires\nreg clock = 1, reset = 0, enable = 0;\nwire [3:0] counter_out;\ninteger file;\n\n// Initialize all variables\ninitial begin        \n  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!!',
  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
                ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_first_counter_tb.v:9:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_first_counter_tb.v:8: Syntax error: mismatched input 'initial' expecting <EOF>,
initial begin        
^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_first_counter_tb.v:8:0:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_tff_async_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_tff_async_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_d_latch_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_d_latch_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_lfsr_updown.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_lfsr_updown.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_tff_sync_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_tff_sync_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_fsm_using_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_fsm_using_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_cam.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_cam.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_decoder_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_decoder_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_reg_combo_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_reg_combo_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_uart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_uart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_fsm_full_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_fsm_full_tb.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_fsm_full_tb.v:10:17: Unknown macro "outfile".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_fsm_full_tb.v:10:16: Syntax error: no viable alternative at input 'module testbench();\nreg clock = 0 , reset ;\nreg req_0 , req_1 ,  req_2 , req_3; \nwire gnt_0 , gnt_1 , gnt_2 , gnt_3 ;\ninteger file;\n\ninitial begin\n  // $dumpfile("testbench.vcd");\n  // $dumpvars(0, testbench);\n  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!!',
  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
                ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_fsm_full_tb.v:10:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_fsm_full_tb.v:7: Syntax error: mismatched input 'initial' expecting <EOF>,
initial begin
^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_fsm_full_tb.v:7:0:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_escape_id.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_escape_id.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_n_out_primitive.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_n_out_primitive.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_d_ff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_d_ff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_up_down_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_up_down_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_reg_seq_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_reg_seq_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_decoder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_decoder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_pri_encoder_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_pri_encoder_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_using_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_using_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_nonblocking.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_nonblocking.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_tri_buf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_tri_buf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_one_hot_cnt.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_one_hot_cnt.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_encoder_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_encoder_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_half_adder_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_half_adder_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_always_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_always_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_full_adder_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_full_adder_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_decoder_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_decoder_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_comment.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_comment.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_arbiter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_arbiter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_multiply.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_multiply.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_mux_21.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_mux_21.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_bus_con.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_bus_con.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_counter_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_counter_tb.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_counter_tb.v:34:16: Unknown macro "outfile".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_counter_tb.v:34:14: Syntax error: mismatched input '(' expecting ';',
 file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
              ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_counter_tb.v:34:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_counter_tb.v:34:52: Syntax error: extraneous input ')' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
                                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_counter_tb.v:34:52:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_verilog_tutorial_counter_tb.v:34: Unknown macro "outfile".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_specman_switch_fabric.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_specman_switch_fabric.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_asyn_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_asyn_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_simple_function.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_simple_function.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_good_code.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_good_code.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_clk_div_45.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_clk_div_45.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_fsm_using_function.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_fsm_using_function.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_fsm_full.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_fsm_full.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_serial_crc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_serial_crc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_up_counter_load.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_up_counter_load.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_simple_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_simple_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_d_ff_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_d_ff_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_parity.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_parity.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_2to1_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_2to1_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parity_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parity_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parity_using_function.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parity_using_function.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_wire_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_wire_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_clk_div.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_clk_div.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_addbit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_addbit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_GrayCounter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_GrayCounter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_rom_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_rom_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_task_global.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_task_global.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_fsm_using_single_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_fsm_using_single_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_up_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_up_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_parallel_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_parallel_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parallel_crc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parallel_crc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_encoder_4to2_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_encoder_4to2_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_arbiter_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_arbiter_tb.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_hdl_models_arbiter_tb.v:22:17: Unknown macro "outfile".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_hdl_models_arbiter_tb.v:22:16: Syntax error: no viable alternative at input 'module testbench ();\n\nreg             clk = 0;\nreg             rst = 1;\nreg             req3 = 0;\nreg             req2 = 0;\nreg             req1 = 0;\nreg             req0 = 0;\nwire            gnt3;   \nwire            gnt2;   \nwire            gnt1;   \nwire            gnt0;  \n\n// Clock generator\nalways #1 clk = ~clk;\ninteger file;\n\nalways @(posedge clk)\n  $fdisplay(file, "%b", {gnt3, gnt2, gnt1, gnt0});\n\ninitial begin\n  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!!',
  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
                ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_hdl_models_arbiter_tb.v:22:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_hdl_models_arbiter_tb.v:15: Syntax error: mismatched input 'always' expecting <EOF>,
always #1 clk = ~clk;
^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/asicworld/code_hdl_models_arbiter_tb.v:15:0:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_full_subtracter_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_full_subtracter_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_if_else.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_if_else.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_encoder_using_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_encoder_using_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd proc bug_1268.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bug_1268.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_extend.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_extend.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_cat_multiuser.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_cat_multiuser.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_share_cat_multiuser.v:8:2: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
  );
  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_share_cat_multiuser.v:8:2:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_expr_cmp.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_expr_cmp.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_expr_cmp.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_expr_cmp.v:1:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_expr_cmp.v:2:2: Syntax error: mismatched input 'input' expecting <EOF>,
  input [3:0] a;
  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_expr_cmp.v:2:2:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_part.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_part.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_add_sub.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_add_sub.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_share_add_sub.v:6:2: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
  );
  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_share_add_sub.v:6:2:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_diff_port_widths.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_diff_port_widths.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_cat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_cat.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_share_cat.v:8:2: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
  );
  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_share_cat.v:8:2:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_cat_multipart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_cat_multipart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_multipart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_multipart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_lut.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_lut.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_mux_tree.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_mux_tree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_rmdff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_rmdff.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:2:70: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:2:86: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:4:70: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:4:86: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:5:70: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:5:86: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:6:68: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:6:84: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:8:68: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:8:84: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:9:70: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:9:86: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:10:70: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:10:86: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:12:68: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:12:84: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:30:71: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:30:90: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:32:71: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:32:90: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:33:71: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:33:90: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:35:69: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:35:88: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:39:73: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:39:92: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:41:69: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:41:88: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:43:71: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:43:90: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:44:71: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:44:91: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:45:71: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:45:91: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:46:71: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:46:91: Unknown port "EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:48:69: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/opt/opt_rmdff.v:48:89: Unknown port "EN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 38
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_rmdff_sat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_rmdff_sat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_cat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_cat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd liberty small.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l small.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_parser.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_parser.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_seq.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_seq.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_sop.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_sop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_parse2synthtrans.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_parse2synthtrans.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_shifter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_nand.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_nand.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_or.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_or.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana hana_vlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l hana_vlib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_nor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_nor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_inc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_inc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_and.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_and.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_xor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_intermout.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_intermout.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_buffer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_buffer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_techmap_tech.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_techmap_tech.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_vlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_vlib.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:9:18: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:11:39: Unknown port "rem".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:38:17: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:39:5: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:40:19: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:40:52: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:42:19: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:42:52: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:44:19: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:44:53: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:46:16: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:46:32: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:48:18: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:48:29: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:49:18: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:50:8: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:51:18: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:51:28: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:53:5: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:53:38: Unknown port "select".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:53:53: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:55:18: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:55:51: Unknown port "select".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:55:66: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:57:14: Unknown port "d".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:57:43: Unknown port "q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:58:16: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:60:18: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:61:18: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/hana/test_simulation_vlib.v:63:18: Unknown port "out".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 30
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_xnor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_xnor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_techmap.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_techmap.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_decoder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_decoder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err11.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err11.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err11.v:2:18: Syntax error: extraneous input 'real' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
parameter integer real x=0;
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err11.v:2:18:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err07.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err07.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err07.v:4:14: Syntax error: extraneous input '55' expecting ';',
assign y = (4)55;
              ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err07.v:4:14:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err13.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err13.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err02.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err02.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err02.v:3:16: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
  input integer [3:0]x
                ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err02.v:3:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err02.v:3:21: Syntax error: extraneous input 'x' expecting ')',
  input integer [3:0]x
                     ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err02.v:3:21:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err10.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err10.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err10.v:2:18: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
parameter integer [2:0]x=0;
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err10.v:2:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err10.v:2:23: Syntax error: missing ';' at 'x',
parameter integer [2:0]x=0;
                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err10.v:2:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err10.v:2:25: Syntax error: mismatched input '0' expecting {Pound_Pound_delay, Pound_delay, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
parameter integer [2:0]x=0;
                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err10.v:2:25:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err05.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err05.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err05.v:2: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
input x[2:0];
^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err05.v:2:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err05.v:2:12: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at ';',
input x[2:0];
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err05.v:2:12:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err06.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err06.v.log
[ERR:CP0341] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err06.v:3:9: Unmached label "label1",
             ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err06.v:4:6: closing label "label2".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err01.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err01.v:2:8: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
integer [31:0]w;
        ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err01.v:2:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err01.v:2:14: Syntax error: extraneous input 'w' expecting ';',
integer [31:0]w;
              ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err01.v:2:14:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err09.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err09.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err08.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err08.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err08.v:4:13: Syntax error: no viable alternative at input 'x 55',
assign y = x 55;
             ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err08.v:4:13:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err04.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err04.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err04.v:2:7: Syntax error: mismatched input ']' expecting ':',
wire [3]x;
       ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err04.v:2:7:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err12.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err12.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err03.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err03.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err03.v:3:10: Syntax error: mismatched input ']' expecting ':',
  input [3]x
          ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/errors/syntax_err03.v:3:10:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface1_ref.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface1_ref.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_ref.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_ref.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_tb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface1_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface1_tb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_tb_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_tb_wrapper.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_wrapper.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:16:2: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
  );
  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:16:2:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:26:5: Syntax error: no viable alternative at input 'TopModule u_dut (\n    .clk(clk),\n    .rst(rst),\n    .outOther(outOther),\n    .sig(sig),\n    .flip(flip),\n    .passThrough(passThrough),\n    .\',
    .\interfaceInstanceAtTop.setting(interfaceInstanceAtTop_setting),
     ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:26:5:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:20:4: Syntax error: no viable alternative at input '(\n    .',
    .clk(clk),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:20:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:20:12: Syntax error: extraneous input ')' expecting ',',
    .clk(clk),
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:20:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:21:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .rst(rst),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:21:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:22:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .outOther(outOther),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:22:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:23:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .sig(sig),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:23:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:24:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .flip(flip),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:24:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:25:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .passThrough(passThrough),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:25:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:26:4: Syntax error: mismatched input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .\interfaceInstanceAtTop.setting(interfaceInstanceAtTop_setting),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/svinterfaces/svinterface_at_top_wrapper.v:26:4:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various attrib05_port_conn.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib05_port_conn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various shregmap.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shregmap.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/shregmap.v:15:7: Syntax error: no viable alternative at input 'module $',
module $__SHREG_DFF_P_(input C, D, output Q);
       ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/shregmap.v:15:7:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/shregmap.v:19: Syntax error: mismatched input 'always' expecting <EOF>,
always @(posedge C) 
^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/shregmap.v:19:0:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various async.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l async.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various abc9.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l abc9.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various muxpack.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l muxpack.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various pmux2shiftx.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pmux2shiftx.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various specify.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l specify.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various constmsk_test.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constmsk_test.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various attrib07_func_call.v -elabuhdm -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib07_func_call.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various constmsk_testmap.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constmsk_testmap.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/constmsk_testmap.v:2:25: Syntax error: no viable alternative at input '(* techmap_celltype = "$reduce_or" *)\nmodule my_opt_reduce_or(..',
module my_opt_reduce_or(...);
                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/constmsk_testmap.v:2:25:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/constmsk_testmap.v:7:4: Syntax error: mismatched input 'input' expecting <EOF>,
    input [A_WIDTH-1:0] A;
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/various/constmsk_testmap.v:7:4:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd arch/common counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common adffs.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l adffs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common memory.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l memory.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common add_sub.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l add_sub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common mul.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/common/mul.v:7: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
);
^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/common/mul.v:7:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common fsm.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fsm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shifter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common latches.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l latches.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common tribuf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tribuf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common dffs.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dffs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ice40 rom.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rom.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ice40 dpram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dpram.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ice40 macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx macc_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc_tb.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/macc_tb.v:8:1: Syntax error: extraneous input 'output' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
	output signed [SIZEOUT-1:0] REF_accum_out, accum_out;
 ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/macc_tb.v:8:1:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/macc_tb.v:9:1: Syntax error: extraneous input 'output' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
	output REF_overflow, overflow;
 ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/macc_tb.v:9:1:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx xilinx_srl.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_srl.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:29:7: Syntax error: no viable alternative at input 'module $',
module $__XILINX_SHREG_(input C, D, E, input [1:0] L, output Q);
       ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:29:7:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:29:54: Syntax error: extraneous input 'output' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
module $__XILINX_SHREG_(input C, D, E, input [1:0] L, output Q);
                                                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:29:54:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:29:62: Syntax error: extraneous input ')' expecting ';',
module $__XILINX_SHREG_(input C, D, E, input [1:0] L, output Q);
                                                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:29:62:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:36: Syntax error: mismatched input 'always' expecting <EOF>,
always @(posedge C)
^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/arch/xilinx/xilinx_srl.v:36:0:.
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx mul_unsigned.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_unsigned.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ecp5 rom.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rom.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ecp5 dpram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dpram.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ecp5 macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap recursive_map.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l recursive_map.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap recursive.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l recursive.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_cells.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_cells.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_tb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_map.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_map.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_uut.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_uut.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd rpc design.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l design.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:7:1: Syntax error: no viable alternative at input 'python_inv #(\n\t  .width(4)\n\t) inv (\n\t\t.i(i),\n\t\t.o(o),\n\t)',
	);
 ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:7:1:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:3:10: Syntax error: no viable alternative at input '(4',
	  .width(4)
          ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:3:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:5:2: Syntax error: no viable alternative at input '(\n\t\t.',
		.i(i),
  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:5:2:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:5:6: Syntax error: extraneous input ')' expecting ',',
		.i(i),
      ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:5:6:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:6:2: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
		.o(o),
  ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:6:2:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:7:1: Syntax error: mismatched input ')' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
	);
 ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/rpc/design.v:7:1:.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd lut map_not.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_not.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_not.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_not.v:1:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_not.v:2:4: Syntax error: mismatched input 'input' expecting <EOF>,
    input a;
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_not.v:2:4:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd lut map_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_xor.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_xor.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_xor.v:1:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_xor.v:2:4: Syntax error: mismatched input 'input' expecting <EOF>,
    input a, b;
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_xor.v:2:4:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd lut map_cmp.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_cmp.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_cmp.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_cmp.v:1:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_cmp.v:3:1: Syntax error: mismatched input 'input' expecting <EOF>,
	input [LUT_WIDTH-1:0] a;
 ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_cmp.v:3:1:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd lut map_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_mux.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_mux.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_mux.v:1:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_mux.v:2:4: Syntax error: mismatched input 'input' expecting <EOF>,
    input a, b, s;
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_mux.v:2:4:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd lut map_and.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_and.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_and.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_and.v:1:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_and.v:2:4: Syntax error: mismatched input 'input' expecting <EOF>,
    input a, b;
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_and.v:2:4:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd lut map_or.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_or.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_or.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_or.v:1:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_or.v:2:4: Syntax error: mismatched input 'input' expecting <EOF>,
    input a, b;
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTestSuite/lut/map_or.v:2:4:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd sat expose_dff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l expose_dff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat share.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l share.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat initval.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l initval.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat counters.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counters.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat counters-repeat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counters-repeat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat splice.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l splice.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat asserts.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asserts.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat asserts_seq.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asserts_seq.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple forgen02.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l forgen02.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple param_attr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l param_attr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple operators.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l operators.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple multiplier.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multiplier.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple muxtree.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l muxtree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib08_mod_inst.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib08_mod_inst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple hierdefparam.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l hierdefparam.v.log
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:10: Failed to bind object: "id: 29, name: bar".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:10: Illegal implicit net "id:29, name: bar".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:17: Failed to bind object: "id: 31, name: a".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:17: Illegal implicit net "id:31, name: a".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:35: Failed to bind object: "id: 39, name: bar".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:35: Illegal implicit net "id:39, name: bar".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:42: Failed to bind object: "id: 41, name: y".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:42: Illegal implicit net "id:41, name: y".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:24: Failed to bind object: "id: 35, name: bar".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:24: Illegal implicit net "id:35, name: bar".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:31: Failed to bind object: "id: 37, name: a".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:31: Illegal implicit net "id:37, name: a".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:49: Failed to bind object: "id: 45, name: bar".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:49: Illegal implicit net "id:45, name: bar".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:56: Failed to bind object: "id: 47, name: y".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/hierdefparam.v:19:56: Illegal implicit net "id:47, name: y".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple forgen01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l forgen01.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple mem_arst.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_arst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple loops.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l loops.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib06_operator_suffix.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib06_operator_suffix.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple realexpr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l realexpr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple sincos.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sincos.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib03_parameter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib03_parameter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple vloghammer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l vloghammer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple omsp_dbg_uart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l omsp_dbg_uart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple forloops.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l forloops.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple signedexpr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l signedexpr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple process.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l process.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple generate.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l generate.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/generate.v:156:12: Internal Error(476) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple constpower.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constpower.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple dff_different_styles.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dff_different_styles.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple values.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l values.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib04_net_var.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib04_net_var.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple dff_init.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dff_init.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple i2c_master_tests.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l i2c_master_tests.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple macros.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macros.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:6:9: Unused macro argument "len".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:26: Undefining an unknown macro "X".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:30: Undefining an unknown macro "A".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:31: Undefining an unknown macro "B".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:39: Undefining an unknown macro "A".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:76: Undefining an unknown macro "A".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:142: Undefining an unknown macro "A".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/macros.v:179: Undefining an unknown macro "A".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple specify.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l specify.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple always03.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l always03.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple memory.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l memory.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple retime.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l retime.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple usb_phy_tests.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l usb_phy_tests.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple task_func.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l task_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple arraycells.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l arraycells.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple carryadd.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l carryadd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple always01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l always01.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib09_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib09_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple graphtest.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l graphtest.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple repwhile.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l repwhile.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple fsm.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fsm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib01_module.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib01_module.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple implicit_ports.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l implicit_ports.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple arrays01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l arrays01.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple constmuldivmod.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constmuldivmod.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple scopes.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l scopes.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple aes_kexp128.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l aes_kexp128.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple partsel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l partsel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple hierarchy.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l hierarchy.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple always02.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l always02.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple wandwor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wandwor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple fiedler-cooley.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fiedler-cooley.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple undef_eqx_nex.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l undef_eqx_nex.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple paramods.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l paramods.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple mem2reg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem2reg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple rotate.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTestSuite/simple/rotate.v:13:8: Internal Error(38) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple localparam_attr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l localparam_attr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple wreduce.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wreduce.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple subbytes.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l subbytes.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib02_port_decl.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib02_port_decl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic00.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic00.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic04.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic04.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic01.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic01.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva extnets.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l extnets.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva sva_not.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sva_not.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva counter.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counter.sv.log
