-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Dilate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of Dilate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_302 : STD_LOGIC_VECTOR (9 downto 0) := "1100000010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv11_402 : STD_LOGIC_VECTOR (10 downto 0) := "10000000010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_i_i_i_reg_865 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_818 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_899 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_899_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_4_reg_245 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond461_i_i_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_262_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_813 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_not_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_not_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_2_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_2_reg_836 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_840 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_7_1_t_fu_318_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_7_1_t_reg_846 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_7_2_t_fu_324_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_7_2_t_reg_851 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond460_i_i_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_i_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op93_read_state4 : BOOLEAN;
    signal ap_predicate_op101_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond460_i_i_reg_856_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_340_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_i_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_444_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_reg_869 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_874 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_addr_reg_887 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_addr_reg_893 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_i_i_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_fu_491_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_reg_903 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_4_fu_661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_4_reg_910 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_234 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_41_fu_453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_124 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_562_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_132 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_529_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_510_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_280_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_53_fu_314_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_346_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_4_cast_fu_330_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_55_fu_362_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ImagLoc_x_fu_366_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_56_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_392_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp3_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_cast_fu_372_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_1_cast_cast_fu_428_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_fu_436_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp2_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_t_fu_474_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_479_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_498_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_517_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_551_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_569_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_0_1_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_fu_605_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_0_2_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_1_fu_619_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_1_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_2_fu_633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_1_1_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_3_fu_647_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_1_2_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_2_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_5_fu_706_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_2_1_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_6_fu_719_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_2_2_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_67 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_83 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op97_store_state4 : BOOLEAN;
    signal ap_enable_operation_97 : BOOLEAN;
    signal ap_predicate_op102_store_state4 : BOOLEAN;
    signal ap_enable_operation_102 : BOOLEAN;
    signal ap_enable_operation_69 : BOOLEAN;
    signal ap_enable_operation_87 : BOOLEAN;
    signal ap_predicate_op95_store_state4 : BOOLEAN;
    signal ap_enable_operation_95 : BOOLEAN;
    signal ap_predicate_op100_store_state4 : BOOLEAN;
    signal ap_enable_operation_100 : BOOLEAN;
    signal ap_enable_operation_71 : BOOLEAN;
    signal ap_enable_operation_90 : BOOLEAN;
    signal ap_predicate_op94_store_state4 : BOOLEAN;
    signal ap_enable_operation_94 : BOOLEAN;
    signal ap_predicate_op99_store_state4 : BOOLEAN;
    signal ap_enable_operation_99 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_614 : BOOLEAN;

    component doCorner_mux_32_8ocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component FAST_t_opr_k_buf_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component FAST_t_opr_k_buf_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_4_U : component FAST_t_opr_k_buf_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component FAST_t_opr_k_buf_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    doCorner_mux_32_8ocq_U31 : component doCorner_mux_32_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => src_kernel_win_0_va_6_fu_144,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_t_fu_474_p2,
        dout => tmp_49_fu_479_p5);

    doCorner_mux_32_8ocq_U32 : component doCorner_mux_32_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_1_fu_152,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_t_fu_474_p2,
        dout => tmp_50_fu_498_p5);

    doCorner_mux_32_8ocq_U33 : component doCorner_mux_32_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_148,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_t_fu_474_p2,
        dout => tmp_51_fu_517_p5);

    doCorner_mux_32_8ocq_U34 : component doCorner_mux_32_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_491_p3,
        din1 => col_buf_0_val_1_0_fu_510_p3,
        din2 => col_buf_0_val_2_0_fu_529_p3,
        din3 => row_assign_7_1_t_reg_846,
        dout => tmp_52_fu_551_p5);

    doCorner_mux_32_8ocq_U35 : component doCorner_mux_32_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_491_p3,
        din1 => col_buf_0_val_1_0_fu_510_p3,
        din2 => col_buf_0_val_2_0_fu_529_p3,
        din3 => row_assign_7_2_t_reg_851,
        dout => tmp_57_fu_569_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_4_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_fu_334_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_4_reg_245 <= j_V_fu_340_p2;
            elsif (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_4_reg_245 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                t_V_reg_234 <= i_V_reg_813;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_234 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_fu_334_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_874 <= brmerge_fu_448_p2;
                k_buf_0_val_3_addr_reg_881 <= tmp_41_fu_453_p1(10 - 1 downto 0);
                k_buf_0_val_4_addr_reg_887 <= tmp_41_fu_453_p1(10 - 1 downto 0);
                k_buf_0_val_5_addr_reg_893 <= tmp_41_fu_453_p1(10 - 1 downto 0);
                or_cond_i_i_i_reg_865 <= or_cond_i_i_i_fu_408_p2;
                or_cond_i_i_reg_899 <= or_cond_i_i_fu_460_p2;
                tmp_64_reg_869 <= tmp_64_fu_444_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                col_buf_0_val_0_0_reg_903 <= col_buf_0_val_0_0_fu_491_p3;
                exitcond460_i_i_reg_856 <= exitcond460_i_i_fu_334_p2;
                exitcond460_i_i_reg_856_pp0_iter1_reg <= exitcond460_i_i_reg_856;
                or_cond_i_i_reg_899_pp0_iter1_reg <= or_cond_i_i_reg_899;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_813 <= i_V_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_827 <= icmp_fu_290_p2;
                row_assign_7_1_t_reg_846 <= row_assign_7_1_t_fu_318_p2;
                row_assign_7_2_t_reg_851 <= row_assign_7_2_t_fu_324_p2;
                tmp_146_not_reg_822 <= tmp_146_not_fu_274_p2;
                tmp_176_2_reg_836 <= tmp_176_2_fu_302_p2;
                tmp_39_reg_832 <= tmp_39_fu_296_p2;
                tmp_40_reg_840 <= tmp_40_fu_308_p2;
                tmp_s_reg_818 <= tmp_s_fu_268_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_152 <= col_buf_0_val_1_0_fu_510_p3;
                right_border_buf_0_s_fu_148 <= col_buf_0_val_2_0_fu_529_p3;
                src_kernel_win_0_va_6_fu_144 <= col_buf_0_val_0_0_fu_491_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_856_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_124 <= src_kernel_win_0_va_fu_120;
                src_kernel_win_0_va_fu_120 <= col_buf_0_val_0_0_reg_903;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_856 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_2_fu_128 <= src_kernel_win_0_va_8_fu_562_p3;
                src_kernel_win_0_va_3_fu_132 <= src_kernel_win_0_va_2_fu_128;
                src_kernel_win_0_va_4_fu_136 <= src_kernel_win_0_va_9_fu_580_p3;
                src_kernel_win_0_va_5_fu_140 <= src_kernel_win_0_va_4_fu_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_899 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_0_i_i_i_0210_i_4_reg_910 <= temp_0_i_i_i_0210_i_4_fu_661_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, exitcond461_i_i_fu_256_p2, ap_CS_fsm_state2, exitcond460_i_i_fu_334_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond460_i_i_fu_334_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((exitcond460_i_i_fu_334_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_cast_fu_372_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(tmp_55_fu_362_p1));
    ImagLoc_x_fu_366_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_4_cast_fu_330_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_899_pp0_iter1_reg, ap_predicate_op93_read_state4, ap_predicate_op101_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_i_reg_899_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op93_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_899_pp0_iter1_reg, ap_predicate_op93_read_state4, ap_predicate_op101_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_i_reg_899_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op93_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_899_pp0_iter1_reg, ap_predicate_op93_read_state4, ap_predicate_op101_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_i_reg_899_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op93_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op93_read_state4, ap_predicate_op101_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op93_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_i_reg_899_pp0_iter1_reg)
    begin
                ap_block_state5_pp0_stage0_iter2 <= ((or_cond_i_i_reg_899_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_614_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i_i_i_reg_865)
    begin
                ap_condition_614 <= ((or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond460_i_i_fu_334_p2)
    begin
        if ((exitcond460_i_i_fu_334_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond461_i_i_fu_256_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_100_assign_proc : process(ap_predicate_op100_store_state4)
    begin
                ap_enable_operation_100 <= (ap_predicate_op100_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_102_assign_proc : process(ap_predicate_op102_store_state4)
    begin
                ap_enable_operation_102 <= (ap_predicate_op102_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_67_assign_proc : process(exitcond460_i_i_fu_334_p2)
    begin
                ap_enable_operation_67 <= (exitcond460_i_i_fu_334_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_69_assign_proc : process(exitcond460_i_i_fu_334_p2)
    begin
                ap_enable_operation_69 <= (exitcond460_i_i_fu_334_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_71_assign_proc : process(exitcond460_i_i_fu_334_p2)
    begin
                ap_enable_operation_71 <= (exitcond460_i_i_fu_334_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_83 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_87 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_90 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_94_assign_proc : process(ap_predicate_op94_store_state4)
    begin
                ap_enable_operation_94 <= (ap_predicate_op94_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_95_assign_proc : process(ap_predicate_op95_store_state4)
    begin
                ap_enable_operation_95 <= (ap_predicate_op95_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_97_assign_proc : process(ap_predicate_op97_store_state4)
    begin
                ap_enable_operation_97 <= (ap_predicate_op97_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_99_assign_proc : process(ap_predicate_op99_store_state4)
    begin
                ap_enable_operation_99 <= (ap_predicate_op99_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op100_store_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818)
    begin
                ap_predicate_op100_store_state4 <= ((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_predicate_op101_read_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818)
    begin
                ap_predicate_op101_read_state4 <= ((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_predicate_op102_store_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818)
    begin
                ap_predicate_op102_store_state4 <= ((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_predicate_op93_read_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827)
    begin
                ap_predicate_op93_read_state4 <= ((icmp_reg_827 = ap_const_lv1_0) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_predicate_op94_store_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827, tmp_39_reg_832)
    begin
                ap_predicate_op94_store_state4 <= ((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_predicate_op95_store_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827, tmp_39_reg_832)
    begin
                ap_predicate_op95_store_state4 <= ((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_predicate_op97_store_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827, tmp_176_2_reg_836)
    begin
                ap_predicate_op97_store_state4 <= ((icmp_reg_827 = ap_const_lv1_0) and (tmp_176_2_reg_836 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_predicate_op99_store_state4_assign_proc : process(or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818)
    begin
                ap_predicate_op99_store_state4 <= ((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(exitcond461_i_i_fu_256_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond461_i_i_fu_256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_448_p2 <= (tmp_146_not_reg_822 or icmp3_fu_402_p2);
    col_assign_1_t_fu_474_p2 <= (tmp_64_reg_869 xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_491_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_874(0) = '1') else 
        tmp_49_fu_479_p5;
    col_buf_0_val_1_0_fu_510_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_874(0) = '1') else 
        tmp_50_fu_498_p5;
    col_buf_0_val_2_0_fu_529_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_874(0) = '1') else 
        tmp_51_fu_517_p5;
    exitcond460_i_i_fu_334_p2 <= "1" when (t_V_4_reg_245 = ap_const_lv11_402) else "0";
    exitcond461_i_i_fu_256_p2 <= "1" when (t_V_reg_234 = ap_const_lv10_302) else "0";
    i_V_fu_262_p2 <= std_logic_vector(unsigned(t_V_reg_234) + unsigned(ap_const_lv10_1));
    icmp2_fu_356_p2 <= "0" when (tmp_54_fu_346_p4 = ap_const_lv10_0) else "1";
    icmp3_fu_402_p2 <= "0" when (tmp_62_fu_392_p4 = ap_const_lv2_1) else "1";
    icmp_fu_290_p2 <= "0" when (tmp_fu_280_p4 = ap_const_lv9_0) else "1";
    j_V_fu_340_p2 <= std_logic_vector(unsigned(t_V_4_reg_245) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_41_fu_453_p1(10 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_881;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818, tmp_176_2_reg_836, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_reg_827 = ap_const_lv1_0) and (tmp_176_2_reg_836 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818, tmp_176_2_reg_836, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_reg_827 = ap_const_lv1_0) and (tmp_176_2_reg_836 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_41_fu_453_p1(10 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_887;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818, tmp_39_reg_832, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_827, tmp_s_reg_818, tmp_39_reg_832, k_buf_0_val_3_q0, ap_condition_614)
    begin
        if ((ap_const_boolean_1 = ap_condition_614)) then
            if (((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818, tmp_39_reg_832, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_41_fu_453_p1(10 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_893;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818, tmp_39_reg_832, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_827, tmp_s_reg_818, tmp_39_reg_832, k_buf_0_val_4_q0, ap_condition_614)
    begin
        if ((ap_const_boolean_1 = ap_condition_614)) then
            if (((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818, tmp_39_reg_832, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_reg_827 = ap_const_lv1_0) and (tmp_39_reg_832 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_s_fu_422_p2 <= (tmp_63_fu_414_p3 xor ap_const_lv1_1);
    or_cond_i_i_fu_460_p2 <= (icmp_reg_827 and icmp2_fu_356_p2);
    or_cond_i_i_i_fu_408_p2 <= (rev_fu_386_p2 and icmp3_fu_402_p2);
    p_assign_1_cast_cast_fu_428_p3 <= 
        ap_const_lv10_3FF when (not_s_fu_422_p2(0) = '1') else 
        ap_const_lv10_0;

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_899_pp0_iter1_reg)
    begin
        if (((or_cond_i_i_reg_899_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        col_buf_0_val_0_0_reg_903 when (tmp_222_2_2_fu_727_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_6_fu_719_p3;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_i_reg_899_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_899_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i_i_i_reg_865, icmp_reg_827, tmp_s_reg_818)
    begin
        if ((((tmp_s_reg_818 = ap_const_lv1_1) and (icmp_reg_827 = ap_const_lv1_1) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_reg_827 = ap_const_lv1_0) and (or_cond_i_i_i_reg_865 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op93_read_state4, ap_predicate_op101_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op101_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op93_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    rev_fu_386_p2 <= (tmp_56_fu_378_p3 xor ap_const_lv1_1);
    row_assign_7_1_t_fu_318_p2 <= (tmp_53_fu_314_p1 xor ap_const_lv2_1);
    row_assign_7_2_t_fu_324_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_53_fu_314_p1));
    src_kernel_win_0_va_8_fu_562_p3 <= 
        tmp_52_fu_551_p5 when (tmp_40_reg_840(0) = '1') else 
        col_buf_0_val_1_0_fu_510_p3;
    src_kernel_win_0_va_9_fu_580_p3 <= 
        tmp_57_fu_569_p5 when (tmp_40_reg_840(0) = '1') else 
        col_buf_0_val_2_0_fu_529_p3;
    t_V_4_cast_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_4_reg_245),12));
    temp_0_i_i_i_0210_i_1_fu_619_p3 <= 
        src_kernel_win_0_va_9_fu_580_p3 when (tmp_222_0_2_fu_613_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_fu_605_p3;
    temp_0_i_i_i_0210_i_2_fu_633_p3 <= 
        src_kernel_win_0_va_3_fu_132 when (tmp_222_1_fu_627_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_1_fu_619_p3;
    temp_0_i_i_i_0210_i_3_fu_647_p3 <= 
        src_kernel_win_0_va_2_fu_128 when (tmp_222_1_1_fu_641_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_2_fu_633_p3;
    temp_0_i_i_i_0210_i_4_fu_661_p3 <= 
        src_kernel_win_0_va_8_fu_562_p3 when (tmp_222_1_2_fu_655_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_3_fu_647_p3;
    temp_0_i_i_i_0210_i_5_fu_706_p3 <= 
        src_kernel_win_0_va_1_fu_124 when (tmp_222_2_fu_701_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_4_reg_910;
    temp_0_i_i_i_0210_i_6_fu_719_p3 <= 
        src_kernel_win_0_va_fu_120 when (tmp_222_2_1_fu_713_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_5_fu_706_p3;
    temp_0_i_i_i_0210_i_fu_605_p3 <= 
        src_kernel_win_0_va_4_fu_136 when (tmp_222_0_1_fu_599_p2(0) = '1') else 
        src_kernel_win_0_va_5_fu_140;
    tmp_146_not_fu_274_p2 <= (tmp_s_fu_268_p2 xor ap_const_lv1_1);
    tmp_176_2_fu_302_p2 <= "1" when (t_V_reg_234 = ap_const_lv10_1) else "0";
    tmp_222_0_1_fu_599_p2 <= "1" when (unsigned(src_kernel_win_0_va_4_fu_136) > unsigned(src_kernel_win_0_va_5_fu_140)) else "0";
    tmp_222_0_2_fu_613_p2 <= "1" when (unsigned(src_kernel_win_0_va_9_fu_580_p3) > unsigned(temp_0_i_i_i_0210_i_fu_605_p3)) else "0";
    tmp_222_1_1_fu_641_p2 <= "1" when (unsigned(src_kernel_win_0_va_2_fu_128) > unsigned(temp_0_i_i_i_0210_i_2_fu_633_p3)) else "0";
    tmp_222_1_2_fu_655_p2 <= "1" when (unsigned(src_kernel_win_0_va_8_fu_562_p3) > unsigned(temp_0_i_i_i_0210_i_3_fu_647_p3)) else "0";
    tmp_222_1_fu_627_p2 <= "1" when (unsigned(src_kernel_win_0_va_3_fu_132) > unsigned(temp_0_i_i_i_0210_i_1_fu_619_p3)) else "0";
    tmp_222_2_1_fu_713_p2 <= "1" when (unsigned(src_kernel_win_0_va_fu_120) > unsigned(temp_0_i_i_i_0210_i_5_fu_706_p3)) else "0";
    tmp_222_2_2_fu_727_p2 <= "1" when (unsigned(col_buf_0_val_0_0_reg_903) > unsigned(temp_0_i_i_i_0210_i_6_fu_719_p3)) else "0";
    tmp_222_2_fu_701_p2 <= "1" when (unsigned(src_kernel_win_0_va_1_fu_124) > unsigned(temp_0_i_i_i_0210_i_4_reg_910)) else "0";
    tmp_39_fu_296_p2 <= "1" when (t_V_reg_234 = ap_const_lv10_0) else "0";
    tmp_40_fu_308_p2 <= "1" when (unsigned(t_V_reg_234) > unsigned(ap_const_lv10_300)) else "0";
    tmp_41_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_436_p3),64));
    tmp_53_fu_314_p1 <= t_V_reg_234(2 - 1 downto 0);
    tmp_54_fu_346_p4 <= t_V_4_reg_245(10 downto 1);
    tmp_55_fu_362_p1 <= t_V_4_reg_245(10 - 1 downto 0);
    tmp_56_fu_378_p3 <= ImagLoc_x_fu_366_p2(11 downto 11);
    tmp_62_fu_392_p4 <= ImagLoc_x_fu_366_p2(11 downto 10);
    tmp_63_fu_414_p3 <= ImagLoc_x_fu_366_p2(11 downto 11);
    tmp_64_fu_444_p1 <= x_fu_436_p3(2 - 1 downto 0);
    tmp_fu_280_p4 <= t_V_reg_234(9 downto 1);
    tmp_s_fu_268_p2 <= "1" when (unsigned(t_V_reg_234) < unsigned(ap_const_lv10_300)) else "0";
    x_fu_436_p3 <= 
        ImagLoc_x_cast_fu_372_p2 when (or_cond_i_i_i_fu_408_p2(0) = '1') else 
        p_assign_1_cast_cast_fu_428_p3;
end behav;
