# system info signal_generator on 2023.05.15.13:36:05
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1684139764
#
#
# Files generated for signal_generator on 2023.05.15.13:36:05
files:
filepath,kind,attributes,module,is_top
simulation/signal_generator.v,VERILOG,,signal_generator,true
simulation/submodules/mentor/asj_nco_mob_rw.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_nco_mob_rw.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/mentor/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/mentor/asj_gal.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_gal.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,signal_generator_nco_ii_0,false
simulation/submodules/signal_generator_nco_ii_0_sin.hex,HEX,,signal_generator_nco_ii_0,false
simulation/submodules/signal_generator_nco_ii_0_cos.hex,HEX,,signal_generator_nco_ii_0,false
simulation/submodules/signal_generator_nco_ii_0.v,VERILOG,,signal_generator_nco_ii_0,false
simulation/submodules/signal_generator_nco_ii_0_tb.vhd,OTHER,,signal_generator_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,signal_generator_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,signal_generator_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,signal_generator_nco_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
signal_generator.nco_ii_0,signal_generator_nco_ii_0
