<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: minimal == operator simulation test (without result verification)
rc: 0 (means success: 1)
tags: 11.4.5
incdirs: /tmpfs/src/github/sv-tests/tests/generated/operators_sim
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv</a>
defines: 
time_elapsed: 0.012s
ram usage: 10316 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_jjtgnd3/run.sh
+ cat /tmpfs/tmp/tmp_jjtgnd3/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/operators_sim  <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv</a>
+ yosys -Q -T /tmpfs/tmp/tmp_jjtgnd3/scr.ys

-- Executing script file `/tmpfs/tmp/tmp_jjtgnd3/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv</a>
Parsing SystemVerilog input from `<a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_operator_sim.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
Successfully finished Verilog frontend.

</pre>
</body>