//------------------------------------------------------------------------------
// <auto-generated>
//     This code was generated by a tool.
//     ANTLR Version: 4.9.1
//
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// </auto-generated>
//------------------------------------------------------------------------------

// Generated from .\SysVerilogHDL.g4 by ANTLR 4.9.1

// Unreachable code detected
#pragma warning disable 0162
// The variable '...' is assigned but its value is never used
#pragma warning disable 0219
// Missing XML comment for publicly visible type or member '...'
#pragma warning disable 1591
// Ambiguous reference in cref attribute
#pragma warning disable 419


using Antlr4.Runtime.Misc;
using IErrorNode = Antlr4.Runtime.Tree.IErrorNode;
using ITerminalNode = Antlr4.Runtime.Tree.ITerminalNode;
using IToken = Antlr4.Runtime.IToken;
using ParserRuleContext = Antlr4.Runtime.ParserRuleContext;

/// <summary>
/// This class provides an empty implementation of <see cref="ISysVerilogHDLListener"/>,
/// which can be extended to create a listener which only needs to handle a subset
/// of the available methods.
/// </summary>
[System.CodeDom.Compiler.GeneratedCode("ANTLR", "4.9.1")]
[System.Diagnostics.DebuggerNonUserCode]
[System.CLSCompliant(false)]
public partial class SysVerilogHDLBaseListener : ISysVerilogHDLListener {
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_keyword([NotNull] SysVerilogHDLParser.Module_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_keyword([NotNull] SysVerilogHDLParser.Module_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.struct_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_keyword([NotNull] SysVerilogHDLParser.Struct_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.struct_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_keyword([NotNull] SysVerilogHDLParser.Struct_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.any_case_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAny_case_keyword([NotNull] SysVerilogHDLParser.Any_case_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.any_case_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAny_case_keyword([NotNull] SysVerilogHDLParser.Any_case_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSemicolon([NotNull] SysVerilogHDLParser.SemicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSemicolon([NotNull] SysVerilogHDLParser.SemicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.unary_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnary_operator([NotNull] SysVerilogHDLParser.Unary_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.unary_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnary_operator([NotNull] SysVerilogHDLParser.Unary_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.binary_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBinary_operator([NotNull] SysVerilogHDLParser.Binary_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.binary_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBinary_operator([NotNull] SysVerilogHDLParser.Binary_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.unary_assign_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnary_assign_operator([NotNull] SysVerilogHDLParser.Unary_assign_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.unary_assign_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnary_assign_operator([NotNull] SysVerilogHDLParser.Unary_assign_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.binary_assign_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBinary_assign_operator([NotNull] SysVerilogHDLParser.Binary_assign_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.binary_assign_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBinary_assign_operator([NotNull] SysVerilogHDLParser.Binary_assign_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.source_text"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSource_text([NotNull] SysVerilogHDLParser.Source_textContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.source_text"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSource_text([NotNull] SysVerilogHDLParser.Source_textContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.description_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDescription_star([NotNull] SysVerilogHDLParser.Description_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.description_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDescription_star([NotNull] SysVerilogHDLParser.Description_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.header_text"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHeader_text([NotNull] SysVerilogHDLParser.Header_textContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.header_text"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHeader_text([NotNull] SysVerilogHDLParser.Header_textContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.design_attribute"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDesign_attribute([NotNull] SysVerilogHDLParser.Design_attributeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.design_attribute"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDesign_attribute([NotNull] SysVerilogHDLParser.Design_attributeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.compiler_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCompiler_directive([NotNull] SysVerilogHDLParser.Compiler_directiveContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.compiler_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCompiler_directive([NotNull] SysVerilogHDLParser.Compiler_directiveContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDescription([NotNull] SysVerilogHDLParser.DescriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDescription([NotNull] SysVerilogHDLParser.DescriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_declaration([NotNull] SysVerilogHDLParser.Module_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_declaration([NotNull] SysVerilogHDLParser.Module_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_identifier([NotNull] SysVerilogHDLParser.Module_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_identifier([NotNull] SysVerilogHDLParser.Module_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_interface([NotNull] SysVerilogHDLParser.Module_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_interface([NotNull] SysVerilogHDLParser.Module_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_parameter_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_parameter_interface([NotNull] SysVerilogHDLParser.Module_parameter_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_parameter_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_parameter_interface([NotNull] SysVerilogHDLParser.Module_parameter_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_port_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_port_interface([NotNull] SysVerilogHDLParser.Module_port_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_port_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_port_interface([NotNull] SysVerilogHDLParser.Module_port_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_item_star([NotNull] SysVerilogHDLParser.Module_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_item_star([NotNull] SysVerilogHDLParser.Module_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_item([NotNull] SysVerilogHDLParser.Module_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_item([NotNull] SysVerilogHDLParser.Module_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.colon_module_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterColon_module_identifier([NotNull] SysVerilogHDLParser.Colon_module_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.colon_module_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitColon_module_identifier([NotNull] SysVerilogHDLParser.Colon_module_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.package_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_declaration([NotNull] SysVerilogHDLParser.Package_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.package_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_declaration([NotNull] SysVerilogHDLParser.Package_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.package_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_identifier([NotNull] SysVerilogHDLParser.Package_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.package_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_identifier([NotNull] SysVerilogHDLParser.Package_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.colon_package_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterColon_package_identifier([NotNull] SysVerilogHDLParser.Colon_package_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.colon_package_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitColon_package_identifier([NotNull] SysVerilogHDLParser.Colon_package_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.package_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_item_star([NotNull] SysVerilogHDLParser.Package_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.package_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_item_star([NotNull] SysVerilogHDLParser.Package_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.package_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_item([NotNull] SysVerilogHDLParser.Package_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.package_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_item([NotNull] SysVerilogHDLParser.Package_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.import_package"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImport_package([NotNull] SysVerilogHDLParser.Import_packageContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.import_package"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImport_package([NotNull] SysVerilogHDLParser.Import_packageContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.package_item_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_item_identifier([NotNull] SysVerilogHDLParser.Package_item_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.package_item_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_item_identifier([NotNull] SysVerilogHDLParser.Package_item_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.parameter_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_item_semicolon([NotNull] SysVerilogHDLParser.Parameter_item_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_item_semicolon([NotNull] SysVerilogHDLParser.Parameter_item_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.parameter_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_item([NotNull] SysVerilogHDLParser.Parameter_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_item([NotNull] SysVerilogHDLParser.Parameter_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_port_item_semicolon([NotNull] SysVerilogHDLParser.Attr_port_item_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_port_item_semicolon([NotNull] SysVerilogHDLParser.Attr_port_item_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_variable_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_variable_item_semicolon([NotNull] SysVerilogHDLParser.Attr_variable_item_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_variable_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_variable_item_semicolon([NotNull] SysVerilogHDLParser.Attr_variable_item_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_item([NotNull] SysVerilogHDLParser.Variable_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_item([NotNull] SysVerilogHDLParser.Variable_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSubroutine_item_semicolon([NotNull] SysVerilogHDLParser.Subroutine_item_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSubroutine_item_semicolon([NotNull] SysVerilogHDLParser.Subroutine_item_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSubroutine_item([NotNull] SysVerilogHDLParser.Subroutine_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSubroutine_item([NotNull] SysVerilogHDLParser.Subroutine_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_construct_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_construct_item([NotNull] SysVerilogHDLParser.Attr_construct_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_construct_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_construct_item([NotNull] SysVerilogHDLParser.Attr_construct_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.construct_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstruct_item([NotNull] SysVerilogHDLParser.Construct_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.construct_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstruct_item([NotNull] SysVerilogHDLParser.Construct_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_component_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_component_item([NotNull] SysVerilogHDLParser.Attr_component_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_component_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_component_item([NotNull] SysVerilogHDLParser.Attr_component_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.component_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComponent_item([NotNull] SysVerilogHDLParser.Component_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.component_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComponent_item([NotNull] SysVerilogHDLParser.Component_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.compiler_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCompiler_item([NotNull] SysVerilogHDLParser.Compiler_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.compiler_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCompiler_item([NotNull] SysVerilogHDLParser.Compiler_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.type_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterType_item([NotNull] SysVerilogHDLParser.Type_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.type_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitType_item([NotNull] SysVerilogHDLParser.Type_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.null_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNull_item([NotNull] SysVerilogHDLParser.Null_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.null_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNull_item([NotNull] SysVerilogHDLParser.Null_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_parameters"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_interface_parameters([NotNull] SysVerilogHDLParser.List_of_interface_parametersContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_parameters"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_interface_parameters([NotNull] SysVerilogHDLParser.List_of_interface_parametersContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_parameter_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_parameter_declarations([NotNull] SysVerilogHDLParser.List_of_parameter_declarationsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_parameter_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_parameter_declarations([NotNull] SysVerilogHDLParser.List_of_parameter_declarationsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_parameter_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_parameter_declaration_star([NotNull] SysVerilogHDLParser.Comma_parameter_declaration_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_parameter_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_parameter_declaration_star([NotNull] SysVerilogHDLParser.Comma_parameter_declaration_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_parameter_declaration([NotNull] SysVerilogHDLParser.Comma_parameter_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_parameter_declaration([NotNull] SysVerilogHDLParser.Comma_parameter_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_parameter_descriptions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_parameter_descriptions([NotNull] SysVerilogHDLParser.List_of_parameter_descriptionsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_parameter_descriptions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_parameter_descriptions([NotNull] SysVerilogHDLParser.List_of_parameter_descriptionsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.param_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParam_declaration([NotNull] SysVerilogHDLParser.Param_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.param_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParam_declaration([NotNull] SysVerilogHDLParser.Param_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.param_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParam_description([NotNull] SysVerilogHDLParser.Param_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.param_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParam_description([NotNull] SysVerilogHDLParser.Param_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_declaration([NotNull] SysVerilogHDLParser.Parameter_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_declaration([NotNull] SysVerilogHDLParser.Parameter_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.local_parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLocal_parameter_declaration([NotNull] SysVerilogHDLParser.Local_parameter_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.local_parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLocal_parameter_declaration([NotNull] SysVerilogHDLParser.Local_parameter_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.parameter_override"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_override([NotNull] SysVerilogHDLParser.Parameter_overrideContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_override"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_override([NotNull] SysVerilogHDLParser.Parameter_overrideContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_interface_ports"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_tf_interface_ports([NotNull] SysVerilogHDLParser.List_of_tf_interface_portsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_interface_ports"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_tf_interface_ports([NotNull] SysVerilogHDLParser.List_of_tf_interface_portsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_tf_port_declarations([NotNull] SysVerilogHDLParser.List_of_tf_port_declarationsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_tf_port_declarations([NotNull] SysVerilogHDLParser.List_of_tf_port_declarationsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations_comma"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_tf_port_declarations_comma([NotNull] SysVerilogHDLParser.List_of_tf_port_declarations_commaContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations_comma"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_tf_port_declarations_comma([NotNull] SysVerilogHDLParser.List_of_tf_port_declarations_commaContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_tf_port_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_attr_tf_port_declaration_star([NotNull] SysVerilogHDLParser.Comma_attr_tf_port_declaration_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_tf_port_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_attr_tf_port_declaration_star([NotNull] SysVerilogHDLParser.Comma_attr_tf_port_declaration_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_attr_tf_port_declaration([NotNull] SysVerilogHDLParser.Comma_attr_tf_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_attr_tf_port_declaration([NotNull] SysVerilogHDLParser.Comma_attr_tf_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_tf_port_declarations_semicolon([NotNull] SysVerilogHDLParser.List_of_tf_port_declarations_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_tf_port_declarations_semicolon([NotNull] SysVerilogHDLParser.List_of_tf_port_declarations_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_tf_port_declaration_semicolon_plus([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolon_plusContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_tf_port_declaration_semicolon_plus([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolon_plusContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_tf_port_declaration_semicolon_star([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolon_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_tf_port_declaration_semicolon_star([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolon_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_tf_port_declaration_semicolon([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_tf_port_declaration_semicolon([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_tf_port_declaration([NotNull] SysVerilogHDLParser.Attr_tf_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_tf_port_declaration([NotNull] SysVerilogHDLParser.Attr_tf_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTf_port_declaration([NotNull] SysVerilogHDLParser.Tf_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTf_port_declaration([NotNull] SysVerilogHDLParser.Tf_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_ports"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_interface_ports([NotNull] SysVerilogHDLParser.List_of_interface_portsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_ports"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_interface_ports([NotNull] SysVerilogHDLParser.List_of_interface_portsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_port_identifiers([NotNull] SysVerilogHDLParser.List_of_port_identifiersContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_port_identifiers([NotNull] SysVerilogHDLParser.List_of_port_identifiersContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_port_identifier_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_port_identifier_star([NotNull] SysVerilogHDLParser.Comma_port_identifier_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_port_identifier_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_port_identifier_star([NotNull] SysVerilogHDLParser.Comma_port_identifier_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_port_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_port_identifier([NotNull] SysVerilogHDLParser.Comma_port_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_port_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_port_identifier([NotNull] SysVerilogHDLParser.Comma_port_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.port_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPort_identifier([NotNull] SysVerilogHDLParser.Port_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.port_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPort_identifier([NotNull] SysVerilogHDLParser.Port_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_port_declarations([NotNull] SysVerilogHDLParser.List_of_port_declarationsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_port_declarations([NotNull] SysVerilogHDLParser.List_of_port_declarationsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations_comma"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_port_declarations_comma([NotNull] SysVerilogHDLParser.List_of_port_declarations_commaContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations_comma"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_port_declarations_comma([NotNull] SysVerilogHDLParser.List_of_port_declarations_commaContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_port_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_attr_port_declaration_star([NotNull] SysVerilogHDLParser.Comma_attr_port_declaration_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_port_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_attr_port_declaration_star([NotNull] SysVerilogHDLParser.Comma_attr_port_declaration_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_attr_port_declaration([NotNull] SysVerilogHDLParser.Comma_attr_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_attr_port_declaration([NotNull] SysVerilogHDLParser.Comma_attr_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_port_declarations_semicolon([NotNull] SysVerilogHDLParser.List_of_port_declarations_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_port_declarations_semicolon([NotNull] SysVerilogHDLParser.List_of_port_declarations_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_port_declaration_semicolon_plus([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolon_plusContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_port_declaration_semicolon_plus([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolon_plusContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_port_declaration_semicolon_star([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolon_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_port_declaration_semicolon_star([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolon_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_port_declaration_semicolon([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_port_declaration_semicolon([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_port_declaration([NotNull] SysVerilogHDLParser.Attr_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_port_declaration([NotNull] SysVerilogHDLParser.Attr_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPort_declaration([NotNull] SysVerilogHDLParser.Port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPort_declaration([NotNull] SysVerilogHDLParser.Port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.port_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPort_description([NotNull] SysVerilogHDLParser.Port_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.port_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPort_description([NotNull] SysVerilogHDLParser.Port_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.inout_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInout_description([NotNull] SysVerilogHDLParser.Inout_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.inout_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInout_description([NotNull] SysVerilogHDLParser.Inout_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.input_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInput_description([NotNull] SysVerilogHDLParser.Input_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.input_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInput_description([NotNull] SysVerilogHDLParser.Input_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.output_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOutput_description([NotNull] SysVerilogHDLParser.Output_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.output_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOutput_description([NotNull] SysVerilogHDLParser.Output_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.ref_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRef_description([NotNull] SysVerilogHDLParser.Ref_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.ref_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRef_description([NotNull] SysVerilogHDLParser.Ref_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.tf_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTf_declaration([NotNull] SysVerilogHDLParser.Tf_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.tf_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTf_declaration([NotNull] SysVerilogHDLParser.Tf_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.inout_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInout_declaration([NotNull] SysVerilogHDLParser.Inout_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.inout_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInout_declaration([NotNull] SysVerilogHDLParser.Inout_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.input_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInput_declaration([NotNull] SysVerilogHDLParser.Input_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.input_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInput_declaration([NotNull] SysVerilogHDLParser.Input_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.output_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOutput_declaration([NotNull] SysVerilogHDLParser.Output_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.output_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOutput_declaration([NotNull] SysVerilogHDLParser.Output_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.ref_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRef_declaration([NotNull] SysVerilogHDLParser.Ref_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.ref_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRef_declaration([NotNull] SysVerilogHDLParser.Ref_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.user_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUser_type([NotNull] SysVerilogHDLParser.User_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.user_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUser_type([NotNull] SysVerilogHDLParser.User_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.user_type_identifer"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUser_type_identifer([NotNull] SysVerilogHDLParser.User_type_identiferContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.user_type_identifer"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUser_type_identifer([NotNull] SysVerilogHDLParser.User_type_identiferContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.dimension_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDimension_plus([NotNull] SysVerilogHDLParser.Dimension_plusContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.dimension_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDimension_plus([NotNull] SysVerilogHDLParser.Dimension_plusContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.dimension_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDimension_star([NotNull] SysVerilogHDLParser.Dimension_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.dimension_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDimension_star([NotNull] SysVerilogHDLParser.Dimension_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDimension([NotNull] SysVerilogHDLParser.DimensionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDimension([NotNull] SysVerilogHDLParser.DimensionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRange_expression([NotNull] SysVerilogHDLParser.Range_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRange_expression([NotNull] SysVerilogHDLParser.Range_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.index_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIndex_expression([NotNull] SysVerilogHDLParser.Index_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.index_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIndex_expression([NotNull] SysVerilogHDLParser.Index_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.sb_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSb_range([NotNull] SysVerilogHDLParser.Sb_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.sb_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSb_range([NotNull] SysVerilogHDLParser.Sb_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.base_increment_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBase_increment_range([NotNull] SysVerilogHDLParser.Base_increment_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.base_increment_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBase_increment_range([NotNull] SysVerilogHDLParser.Base_increment_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.base_decrement_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBase_decrement_range([NotNull] SysVerilogHDLParser.Base_decrement_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.base_decrement_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBase_decrement_range([NotNull] SysVerilogHDLParser.Base_decrement_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.base_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBase_expression([NotNull] SysVerilogHDLParser.Base_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.base_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBase_expression([NotNull] SysVerilogHDLParser.Base_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.net_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_type([NotNull] SysVerilogHDLParser.Net_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.net_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_type([NotNull] SysVerilogHDLParser.Net_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDrive_strength([NotNull] SysVerilogHDLParser.Drive_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDrive_strength([NotNull] SysVerilogHDLParser.Drive_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength_value_0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDrive_strength_value_0([NotNull] SysVerilogHDLParser.Drive_strength_value_0Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength_value_0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDrive_strength_value_0([NotNull] SysVerilogHDLParser.Drive_strength_value_0Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength_value_1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDrive_strength_value_1([NotNull] SysVerilogHDLParser.Drive_strength_value_1Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength_value_1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDrive_strength_value_1([NotNull] SysVerilogHDLParser.Drive_strength_value_1Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.strength0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStrength0([NotNull] SysVerilogHDLParser.Strength0Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.strength0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStrength0([NotNull] SysVerilogHDLParser.Strength0Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.strength1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStrength1([NotNull] SysVerilogHDLParser.Strength1Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.strength1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStrength1([NotNull] SysVerilogHDLParser.Strength1Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.highz0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHighz0([NotNull] SysVerilogHDLParser.Highz0Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.highz0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHighz0([NotNull] SysVerilogHDLParser.Highz0Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.highz1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHighz1([NotNull] SysVerilogHDLParser.Highz1Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.highz1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHighz1([NotNull] SysVerilogHDLParser.Highz1Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.charge_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCharge_strength([NotNull] SysVerilogHDLParser.Charge_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.charge_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCharge_strength([NotNull] SysVerilogHDLParser.Charge_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.charge_size"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCharge_size([NotNull] SysVerilogHDLParser.Charge_sizeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.charge_size"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCharge_size([NotNull] SysVerilogHDLParser.Charge_sizeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_variable_descriptions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_variable_descriptions([NotNull] SysVerilogHDLParser.List_of_variable_descriptionsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_variable_descriptions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_variable_descriptions([NotNull] SysVerilogHDLParser.List_of_variable_descriptionsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_description_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_variable_description_star([NotNull] SysVerilogHDLParser.Comma_variable_description_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_description_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_variable_description_star([NotNull] SysVerilogHDLParser.Comma_variable_description_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_variable_description([NotNull] SysVerilogHDLParser.Comma_variable_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_variable_description([NotNull] SysVerilogHDLParser.Comma_variable_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_description([NotNull] SysVerilogHDLParser.Variable_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_description([NotNull] SysVerilogHDLParser.Variable_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_identifier([NotNull] SysVerilogHDLParser.Variable_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_identifier([NotNull] SysVerilogHDLParser.Variable_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_hierarchical_variable_descriptions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_hierarchical_variable_descriptions([NotNull] SysVerilogHDLParser.List_of_hierarchical_variable_descriptionsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_hierarchical_variable_descriptions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_hierarchical_variable_descriptions([NotNull] SysVerilogHDLParser.List_of_hierarchical_variable_descriptionsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_hierarchical_variable_description_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_hierarchical_variable_description_star([NotNull] SysVerilogHDLParser.Comma_hierarchical_variable_description_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_hierarchical_variable_description_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_hierarchical_variable_description_star([NotNull] SysVerilogHDLParser.Comma_hierarchical_variable_description_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_hierarchical_variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_hierarchical_variable_description([NotNull] SysVerilogHDLParser.Comma_hierarchical_variable_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_hierarchical_variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_hierarchical_variable_description([NotNull] SysVerilogHDLParser.Comma_hierarchical_variable_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_variable_description([NotNull] SysVerilogHDLParser.Hierarchical_variable_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_variable_description([NotNull] SysVerilogHDLParser.Hierarchical_variable_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_variable_identifier([NotNull] SysVerilogHDLParser.Hierarchical_variable_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_variable_identifier([NotNull] SysVerilogHDLParser.Hierarchical_variable_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.net_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_declaration([NotNull] SysVerilogHDLParser.Net_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.net_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_declaration([NotNull] SysVerilogHDLParser.Net_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.reg_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterReg_declaration([NotNull] SysVerilogHDLParser.Reg_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.reg_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitReg_declaration([NotNull] SysVerilogHDLParser.Reg_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.logic_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLogic_declaration([NotNull] SysVerilogHDLParser.Logic_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.logic_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLogic_declaration([NotNull] SysVerilogHDLParser.Logic_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.bits_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBits_type([NotNull] SysVerilogHDLParser.Bits_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.bits_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBits_type([NotNull] SysVerilogHDLParser.Bits_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.bits_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBits_declaration([NotNull] SysVerilogHDLParser.Bits_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.bits_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBits_declaration([NotNull] SysVerilogHDLParser.Bits_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.integer_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInteger_declaration([NotNull] SysVerilogHDLParser.Integer_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.integer_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInteger_declaration([NotNull] SysVerilogHDLParser.Integer_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.int_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInt_declaration([NotNull] SysVerilogHDLParser.Int_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.int_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInt_declaration([NotNull] SysVerilogHDLParser.Int_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.real_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterReal_declaration([NotNull] SysVerilogHDLParser.Real_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.real_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitReal_declaration([NotNull] SysVerilogHDLParser.Real_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.time_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTime_declaration([NotNull] SysVerilogHDLParser.Time_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.time_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTime_declaration([NotNull] SysVerilogHDLParser.Time_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.realtime_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRealtime_declaration([NotNull] SysVerilogHDLParser.Realtime_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.realtime_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRealtime_declaration([NotNull] SysVerilogHDLParser.Realtime_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_declaration([NotNull] SysVerilogHDLParser.Event_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_declaration([NotNull] SysVerilogHDLParser.Event_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.genvar_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenvar_declaration([NotNull] SysVerilogHDLParser.Genvar_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.genvar_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenvar_declaration([NotNull] SysVerilogHDLParser.Genvar_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.usertype_variable_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUsertype_variable_declaration([NotNull] SysVerilogHDLParser.Usertype_variable_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.usertype_variable_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUsertype_variable_declaration([NotNull] SysVerilogHDLParser.Usertype_variable_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.string_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterString_declaration([NotNull] SysVerilogHDLParser.String_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.string_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitString_declaration([NotNull] SysVerilogHDLParser.String_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.struct_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_declaration([NotNull] SysVerilogHDLParser.Struct_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.struct_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_declaration([NotNull] SysVerilogHDLParser.Struct_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enum_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnum_declaration([NotNull] SysVerilogHDLParser.Enum_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enum_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnum_declaration([NotNull] SysVerilogHDLParser.Enum_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_declaration([NotNull] SysVerilogHDLParser.Function_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_declaration([NotNull] SysVerilogHDLParser.Function_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_type([NotNull] SysVerilogHDLParser.Function_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_type([NotNull] SysVerilogHDLParser.Function_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_identifier([NotNull] SysVerilogHDLParser.Function_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_identifier([NotNull] SysVerilogHDLParser.Function_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_interface([NotNull] SysVerilogHDLParser.Function_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_interface([NotNull] SysVerilogHDLParser.Function_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_item_declaration_star([NotNull] SysVerilogHDLParser.Function_item_declaration_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_item_declaration_star([NotNull] SysVerilogHDLParser.Function_item_declaration_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Function_item_declaration_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Function_item_declaration_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_item_declaration([NotNull] SysVerilogHDLParser.Function_item_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_item_declaration([NotNull] SysVerilogHDLParser.Function_item_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_statement([NotNull] SysVerilogHDLParser.Function_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_statement([NotNull] SysVerilogHDLParser.Function_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.colon_function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterColon_function_identifier([NotNull] SysVerilogHDLParser.Colon_function_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.colon_function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitColon_function_identifier([NotNull] SysVerilogHDLParser.Colon_function_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_declaration([NotNull] SysVerilogHDLParser.Task_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_declaration([NotNull] SysVerilogHDLParser.Task_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_identifier([NotNull] SysVerilogHDLParser.Task_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_identifier([NotNull] SysVerilogHDLParser.Task_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_interface([NotNull] SysVerilogHDLParser.Task_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_interface([NotNull] SysVerilogHDLParser.Task_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Task_item_declaration_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Task_item_declaration_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_item_declaration([NotNull] SysVerilogHDLParser.Task_item_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_item_declaration([NotNull] SysVerilogHDLParser.Task_item_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_item_declaration_star([NotNull] SysVerilogHDLParser.Task_item_declaration_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_item_declaration_star([NotNull] SysVerilogHDLParser.Task_item_declaration_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_statement([NotNull] SysVerilogHDLParser.Task_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_statement([NotNull] SysVerilogHDLParser.Task_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.struct_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_item_semicolon([NotNull] SysVerilogHDLParser.Struct_item_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.struct_item_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_item_semicolon([NotNull] SysVerilogHDLParser.Struct_item_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.struct_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_item_star([NotNull] SysVerilogHDLParser.Struct_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.struct_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_item_star([NotNull] SysVerilogHDLParser.Struct_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.struct_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_item([NotNull] SysVerilogHDLParser.Struct_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.struct_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_item([NotNull] SysVerilogHDLParser.Struct_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.struct_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_type([NotNull] SysVerilogHDLParser.Struct_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.struct_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_type([NotNull] SysVerilogHDLParser.Struct_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enum_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnum_type([NotNull] SysVerilogHDLParser.Enum_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enum_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnum_type([NotNull] SysVerilogHDLParser.Enum_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_enum_items"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_enum_items([NotNull] SysVerilogHDLParser.List_of_enum_itemsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_enum_items"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_enum_items([NotNull] SysVerilogHDLParser.List_of_enum_itemsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enum_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnum_item([NotNull] SysVerilogHDLParser.Enum_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enum_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnum_item([NotNull] SysVerilogHDLParser.Enum_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enum_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnum_identifier([NotNull] SysVerilogHDLParser.Enum_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enum_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnum_identifier([NotNull] SysVerilogHDLParser.Enum_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_enum_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_enum_item_star([NotNull] SysVerilogHDLParser.Comma_enum_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enum_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_enum_item_star([NotNull] SysVerilogHDLParser.Comma_enum_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_enum_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_enum_item([NotNull] SysVerilogHDLParser.Comma_enum_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enum_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_enum_item([NotNull] SysVerilogHDLParser.Comma_enum_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enumerated_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnumerated_type([NotNull] SysVerilogHDLParser.Enumerated_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enumerated_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnumerated_type([NotNull] SysVerilogHDLParser.Enumerated_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_instantiation([NotNull] SysVerilogHDLParser.Module_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_instantiation([NotNull] SysVerilogHDLParser.Module_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.parameter_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_interface_assignments([NotNull] SysVerilogHDLParser.Parameter_interface_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_interface_assignments([NotNull] SysVerilogHDLParser.Parameter_interface_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_interface_assignments([NotNull] SysVerilogHDLParser.List_of_interface_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_interface_assignments([NotNull] SysVerilogHDLParser.List_of_interface_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_ordered_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_ordered_interface_assignments([NotNull] SysVerilogHDLParser.List_of_ordered_interface_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_ordered_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_ordered_interface_assignments([NotNull] SysVerilogHDLParser.List_of_ordered_interface_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_ordered_interface_assignment_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_ordered_interface_assignment_star([NotNull] SysVerilogHDLParser.Comma_ordered_interface_assignment_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_ordered_interface_assignment_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_ordered_interface_assignment_star([NotNull] SysVerilogHDLParser.Comma_ordered_interface_assignment_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_ordered_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_ordered_interface_assignment([NotNull] SysVerilogHDLParser.Comma_ordered_interface_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_ordered_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_ordered_interface_assignment([NotNull] SysVerilogHDLParser.Comma_ordered_interface_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.ordered_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOrdered_interface_assignment([NotNull] SysVerilogHDLParser.Ordered_interface_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.ordered_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOrdered_interface_assignment([NotNull] SysVerilogHDLParser.Ordered_interface_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_named_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_named_interface_assignments([NotNull] SysVerilogHDLParser.List_of_named_interface_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_named_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_named_interface_assignments([NotNull] SysVerilogHDLParser.List_of_named_interface_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_named_interface_assignment_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_named_interface_assignment_star([NotNull] SysVerilogHDLParser.Comma_named_interface_assignment_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_named_interface_assignment_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_named_interface_assignment_star([NotNull] SysVerilogHDLParser.Comma_named_interface_assignment_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_named_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_named_interface_assignment([NotNull] SysVerilogHDLParser.Comma_named_interface_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_named_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_named_interface_assignment([NotNull] SysVerilogHDLParser.Comma_named_interface_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.named_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNamed_interface_assignment([NotNull] SysVerilogHDLParser.Named_interface_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.named_interface_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNamed_interface_assignment([NotNull] SysVerilogHDLParser.Named_interface_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_module_instances"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_module_instances([NotNull] SysVerilogHDLParser.List_of_module_instancesContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_module_instances"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_module_instances([NotNull] SysVerilogHDLParser.List_of_module_instancesContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_module_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_module_instance_star([NotNull] SysVerilogHDLParser.Comma_module_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_module_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_module_instance_star([NotNull] SysVerilogHDLParser.Comma_module_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_module_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_module_instance([NotNull] SysVerilogHDLParser.Comma_module_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_module_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_module_instance([NotNull] SysVerilogHDLParser.Comma_module_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_instance([NotNull] SysVerilogHDLParser.Module_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_instance([NotNull] SysVerilogHDLParser.Module_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.module_instance_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_instance_identifier([NotNull] SysVerilogHDLParser.Module_instance_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.module_instance_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_instance_identifier([NotNull] SysVerilogHDLParser.Module_instance_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterArrayed_identifier([NotNull] SysVerilogHDLParser.Arrayed_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitArrayed_identifier([NotNull] SysVerilogHDLParser.Arrayed_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.simple_arrayed_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSimple_arrayed_identifier([NotNull] SysVerilogHDLParser.Simple_arrayed_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.simple_arrayed_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSimple_arrayed_identifier([NotNull] SysVerilogHDLParser.Simple_arrayed_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.escaped_arrayed_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEscaped_arrayed_identifier([NotNull] SysVerilogHDLParser.Escaped_arrayed_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.escaped_arrayed_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEscaped_arrayed_identifier([NotNull] SysVerilogHDLParser.Escaped_arrayed_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.port_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPort_interface_assignments([NotNull] SysVerilogHDLParser.Port_interface_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.port_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPort_interface_assignments([NotNull] SysVerilogHDLParser.Port_interface_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.delay"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay([NotNull] SysVerilogHDLParser.DelayContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.delay"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay([NotNull] SysVerilogHDLParser.DelayContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_delay_values"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_delay_values([NotNull] SysVerilogHDLParser.List_of_delay_valuesContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_delay_values"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_delay_values([NotNull] SysVerilogHDLParser.List_of_delay_valuesContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_delay_value_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_delay_value_star([NotNull] SysVerilogHDLParser.Comma_delay_value_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_delay_value_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_delay_value_star([NotNull] SysVerilogHDLParser.Comma_delay_value_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_delay_value([NotNull] SysVerilogHDLParser.Comma_delay_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_delay_value([NotNull] SysVerilogHDLParser.Comma_delay_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay_value([NotNull] SysVerilogHDLParser.Delay_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay_value([NotNull] SysVerilogHDLParser.Delay_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pulldown_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPulldown_strength([NotNull] SysVerilogHDLParser.Pulldown_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pulldown_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPulldown_strength([NotNull] SysVerilogHDLParser.Pulldown_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pullup_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPullup_strength([NotNull] SysVerilogHDLParser.Pullup_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pullup_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPullup_strength([NotNull] SysVerilogHDLParser.Pullup_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.gate_instance_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGate_instance_identifier([NotNull] SysVerilogHDLParser.Gate_instance_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.gate_instance_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGate_instance_identifier([NotNull] SysVerilogHDLParser.Gate_instance_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.gate_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGate_instantiation([NotNull] SysVerilogHDLParser.Gate_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.gate_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGate_instantiation([NotNull] SysVerilogHDLParser.Gate_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enable_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_gatetype([NotNull] SysVerilogHDLParser.Enable_gatetypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enable_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_gatetype([NotNull] SysVerilogHDLParser.Enable_gatetypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.mos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMos_switchtype([NotNull] SysVerilogHDLParser.Mos_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.mos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMos_switchtype([NotNull] SysVerilogHDLParser.Mos_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCmos_switchtype([NotNull] SysVerilogHDLParser.Cmos_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCmos_switchtype([NotNull] SysVerilogHDLParser.Cmos_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_output_gatetype([NotNull] SysVerilogHDLParser.N_output_gatetypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_output_gatetype([NotNull] SysVerilogHDLParser.N_output_gatetypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_input_gatetype([NotNull] SysVerilogHDLParser.N_input_gatetypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_input_gatetype([NotNull] SysVerilogHDLParser.N_input_gatetypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_switchtype([NotNull] SysVerilogHDLParser.Pass_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_switchtype([NotNull] SysVerilogHDLParser.Pass_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_enable_switchtype([NotNull] SysVerilogHDLParser.Pass_enable_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_enable_switchtype([NotNull] SysVerilogHDLParser.Pass_enable_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pulldown_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPulldown_instantiation([NotNull] SysVerilogHDLParser.Pulldown_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pulldown_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPulldown_instantiation([NotNull] SysVerilogHDLParser.Pulldown_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pullup_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPullup_instantiation([NotNull] SysVerilogHDLParser.Pullup_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pullup_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPullup_instantiation([NotNull] SysVerilogHDLParser.Pullup_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enable_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_instantiation([NotNull] SysVerilogHDLParser.Enable_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enable_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_instantiation([NotNull] SysVerilogHDLParser.Enable_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.mos_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMos_instantiation([NotNull] SysVerilogHDLParser.Mos_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.mos_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMos_instantiation([NotNull] SysVerilogHDLParser.Mos_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.cmos_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCmos_instantiation([NotNull] SysVerilogHDLParser.Cmos_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCmos_instantiation([NotNull] SysVerilogHDLParser.Cmos_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_output_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_output_instantiation([NotNull] SysVerilogHDLParser.N_output_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_output_instantiation([NotNull] SysVerilogHDLParser.N_output_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_input_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_input_instantiation([NotNull] SysVerilogHDLParser.N_input_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_input_instantiation([NotNull] SysVerilogHDLParser.N_input_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_instantiation([NotNull] SysVerilogHDLParser.Pass_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_instantiation([NotNull] SysVerilogHDLParser.Pass_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_enable_instantiation([NotNull] SysVerilogHDLParser.Pass_enable_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_enable_instantiation([NotNull] SysVerilogHDLParser.Pass_enable_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_pull_gate_instance([NotNull] SysVerilogHDLParser.List_of_pull_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_pull_gate_instance([NotNull] SysVerilogHDLParser.List_of_pull_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_enable_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_enable_gate_instance([NotNull] SysVerilogHDLParser.List_of_enable_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_enable_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_enable_gate_instance([NotNull] SysVerilogHDLParser.List_of_enable_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_mos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_mos_switch_instance([NotNull] SysVerilogHDLParser.List_of_mos_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_mos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_mos_switch_instance([NotNull] SysVerilogHDLParser.List_of_mos_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_cmos_switch_instance([NotNull] SysVerilogHDLParser.List_of_cmos_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_cmos_switch_instance([NotNull] SysVerilogHDLParser.List_of_cmos_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_n_input_gate_instance([NotNull] SysVerilogHDLParser.List_of_n_input_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_n_input_gate_instance([NotNull] SysVerilogHDLParser.List_of_n_input_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_n_output_gate_instance([NotNull] SysVerilogHDLParser.List_of_n_output_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_n_output_gate_instance([NotNull] SysVerilogHDLParser.List_of_n_output_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_pass_switch_instance([NotNull] SysVerilogHDLParser.List_of_pass_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_pass_switch_instance([NotNull] SysVerilogHDLParser.List_of_pass_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_pass_enable_switch_instance([NotNull] SysVerilogHDLParser.List_of_pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_pass_enable_switch_instance([NotNull] SysVerilogHDLParser.List_of_pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_pull_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_pull_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_pull_gate_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pull_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_pull_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_pull_gate_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_enable_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_enable_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_enable_gate_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enable_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_enable_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_enable_gate_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_mos_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_mos_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_mos_switch_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_mos_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_mos_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_mos_switch_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_cmos_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_cmos_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_cmos_switch_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_cmos_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_cmos_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_cmos_switch_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_input_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_n_input_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_n_input_gate_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_input_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_n_input_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_n_input_gate_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_output_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_n_output_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_n_output_gate_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_output_gate_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_n_output_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_n_output_gate_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_pass_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_pass_switch_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_pass_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_pass_switch_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_enable_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_pass_enable_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_pass_enable_switch_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_enable_switch_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_pass_enable_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_pass_enable_switch_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_pull_gate_instance([NotNull] SysVerilogHDLParser.Comma_pull_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_pull_gate_instance([NotNull] SysVerilogHDLParser.Comma_pull_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_enable_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_enable_gate_instance([NotNull] SysVerilogHDLParser.Comma_enable_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enable_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_enable_gate_instance([NotNull] SysVerilogHDLParser.Comma_enable_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_mos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_mos_switch_instance([NotNull] SysVerilogHDLParser.Comma_mos_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_mos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_mos_switch_instance([NotNull] SysVerilogHDLParser.Comma_mos_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_cmos_switch_instance([NotNull] SysVerilogHDLParser.Comma_cmos_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_cmos_switch_instance([NotNull] SysVerilogHDLParser.Comma_cmos_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_n_input_gate_instance([NotNull] SysVerilogHDLParser.Comma_n_input_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_n_input_gate_instance([NotNull] SysVerilogHDLParser.Comma_n_input_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_n_output_gate_instance([NotNull] SysVerilogHDLParser.Comma_n_output_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_n_output_gate_instance([NotNull] SysVerilogHDLParser.Comma_n_output_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_pass_switch_instance([NotNull] SysVerilogHDLParser.Comma_pass_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_pass_switch_instance([NotNull] SysVerilogHDLParser.Comma_pass_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_pass_enable_switch_instance([NotNull] SysVerilogHDLParser.Comma_pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_pass_enable_switch_instance([NotNull] SysVerilogHDLParser.Comma_pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPull_gate_instance([NotNull] SysVerilogHDLParser.Pull_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPull_gate_instance([NotNull] SysVerilogHDLParser.Pull_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enable_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_gate_instance([NotNull] SysVerilogHDLParser.Enable_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enable_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_gate_instance([NotNull] SysVerilogHDLParser.Enable_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.mos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMos_switch_instance([NotNull] SysVerilogHDLParser.Mos_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.mos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMos_switch_instance([NotNull] SysVerilogHDLParser.Mos_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCmos_switch_instance([NotNull] SysVerilogHDLParser.Cmos_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCmos_switch_instance([NotNull] SysVerilogHDLParser.Cmos_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_input_gate_instance([NotNull] SysVerilogHDLParser.N_input_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_input_gate_instance([NotNull] SysVerilogHDLParser.N_input_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_output_gate_instance([NotNull] SysVerilogHDLParser.N_output_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_output_gate_instance([NotNull] SysVerilogHDLParser.N_output_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_switch_instance([NotNull] SysVerilogHDLParser.Pass_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_switch_instance([NotNull] SysVerilogHDLParser.Pass_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_enable_switch_instance([NotNull] SysVerilogHDLParser.Pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_enable_switch_instance([NotNull] SysVerilogHDLParser.Pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pull_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPull_gate_interface([NotNull] SysVerilogHDLParser.Pull_gate_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pull_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPull_gate_interface([NotNull] SysVerilogHDLParser.Pull_gate_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enable_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_gate_interface([NotNull] SysVerilogHDLParser.Enable_gate_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enable_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_gate_interface([NotNull] SysVerilogHDLParser.Enable_gate_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.mos_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMos_switch_interface([NotNull] SysVerilogHDLParser.Mos_switch_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.mos_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMos_switch_interface([NotNull] SysVerilogHDLParser.Mos_switch_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCmos_switch_interface([NotNull] SysVerilogHDLParser.Cmos_switch_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCmos_switch_interface([NotNull] SysVerilogHDLParser.Cmos_switch_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_input_gate_interface([NotNull] SysVerilogHDLParser.N_input_gate_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_input_gate_interface([NotNull] SysVerilogHDLParser.N_input_gate_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_output_gate_interface([NotNull] SysVerilogHDLParser.N_output_gate_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gate_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_output_gate_interface([NotNull] SysVerilogHDLParser.N_output_gate_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_switch_interface([NotNull] SysVerilogHDLParser.Pass_switch_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_switch_interface([NotNull] SysVerilogHDLParser.Pass_switch_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_enable_switch_interface([NotNull] SysVerilogHDLParser.Pass_enable_switch_interfaceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switch_interface"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_enable_switch_interface([NotNull] SysVerilogHDLParser.Pass_enable_switch_interfaceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_input_terminals"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_input_terminals([NotNull] SysVerilogHDLParser.List_of_input_terminalsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_input_terminals"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_input_terminals([NotNull] SysVerilogHDLParser.List_of_input_terminalsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_output_terminals"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_output_terminals([NotNull] SysVerilogHDLParser.List_of_output_terminalsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_output_terminals"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_output_terminals([NotNull] SysVerilogHDLParser.List_of_output_terminalsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_input_terminal_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_input_terminal_star([NotNull] SysVerilogHDLParser.Comma_input_terminal_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_input_terminal_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_input_terminal_star([NotNull] SysVerilogHDLParser.Comma_input_terminal_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_output_terminal_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_output_terminal_star([NotNull] SysVerilogHDLParser.Comma_output_terminal_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_output_terminal_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_output_terminal_star([NotNull] SysVerilogHDLParser.Comma_output_terminal_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_input_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_input_terminal([NotNull] SysVerilogHDLParser.Comma_input_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_input_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_input_terminal([NotNull] SysVerilogHDLParser.Comma_input_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_output_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_output_terminal([NotNull] SysVerilogHDLParser.Comma_output_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_output_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_output_terminal([NotNull] SysVerilogHDLParser.Comma_output_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.enable_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_terminal([NotNull] SysVerilogHDLParser.Enable_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.enable_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_terminal([NotNull] SysVerilogHDLParser.Enable_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.input_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInput_terminal([NotNull] SysVerilogHDLParser.Input_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.input_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInput_terminal([NotNull] SysVerilogHDLParser.Input_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.inout_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInout_terminal([NotNull] SysVerilogHDLParser.Inout_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.inout_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInout_terminal([NotNull] SysVerilogHDLParser.Inout_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.ncontrol_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNcontrol_terminal([NotNull] SysVerilogHDLParser.Ncontrol_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.ncontrol_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNcontrol_terminal([NotNull] SysVerilogHDLParser.Ncontrol_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.output_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOutput_terminal([NotNull] SysVerilogHDLParser.Output_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.output_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOutput_terminal([NotNull] SysVerilogHDLParser.Output_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.pcontrol_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPcontrol_terminal([NotNull] SysVerilogHDLParser.Pcontrol_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.pcontrol_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPcontrol_terminal([NotNull] SysVerilogHDLParser.Pcontrol_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.statement_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStatement_star([NotNull] SysVerilogHDLParser.Statement_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.statement_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStatement_star([NotNull] SysVerilogHDLParser.Statement_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.statement_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStatement_semicolon([NotNull] SysVerilogHDLParser.Statement_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.statement_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStatement_semicolon([NotNull] SysVerilogHDLParser.Statement_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStatement([NotNull] SysVerilogHDLParser.StatementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStatement([NotNull] SysVerilogHDLParser.StatementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.assignment_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssignment_statement([NotNull] SysVerilogHDLParser.Assignment_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.assignment_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssignment_statement([NotNull] SysVerilogHDLParser.Assignment_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.flow_control_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFlow_control_statement([NotNull] SysVerilogHDLParser.Flow_control_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.flow_control_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFlow_control_statement([NotNull] SysVerilogHDLParser.Flow_control_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.block_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlock_statement([NotNull] SysVerilogHDLParser.Block_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.block_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlock_statement([NotNull] SysVerilogHDLParser.Block_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_call_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_call_statement([NotNull] SysVerilogHDLParser.Task_call_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_call_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_call_statement([NotNull] SysVerilogHDLParser.Task_call_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_statement([NotNull] SysVerilogHDLParser.Event_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_statement([NotNull] SysVerilogHDLParser.Event_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.procedural_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_statement([NotNull] SysVerilogHDLParser.Procedural_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_statement([NotNull] SysVerilogHDLParser.Procedural_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.expression_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterExpression_statement([NotNull] SysVerilogHDLParser.Expression_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.expression_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitExpression_statement([NotNull] SysVerilogHDLParser.Expression_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSubroutine_statement([NotNull] SysVerilogHDLParser.Subroutine_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSubroutine_statement([NotNull] SysVerilogHDLParser.Subroutine_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.return_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterReturn_statement([NotNull] SysVerilogHDLParser.Return_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.return_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitReturn_statement([NotNull] SysVerilogHDLParser.Return_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.null_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNull_statement([NotNull] SysVerilogHDLParser.Null_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.null_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNull_statement([NotNull] SysVerilogHDLParser.Null_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.procedural_continuous_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_continuous_assignments([NotNull] SysVerilogHDLParser.Procedural_continuous_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_continuous_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_continuous_assignments([NotNull] SysVerilogHDLParser.Procedural_continuous_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.assign_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssign_statement([NotNull] SysVerilogHDLParser.Assign_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.assign_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssign_statement([NotNull] SysVerilogHDLParser.Assign_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.deassign_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDeassign_statement([NotNull] SysVerilogHDLParser.Deassign_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.deassign_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDeassign_statement([NotNull] SysVerilogHDLParser.Deassign_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.force_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterForce_statement([NotNull] SysVerilogHDLParser.Force_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.force_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitForce_statement([NotNull] SysVerilogHDLParser.Force_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.release_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRelease_statement([NotNull] SysVerilogHDLParser.Release_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.release_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRelease_statement([NotNull] SysVerilogHDLParser.Release_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.procedural_timing_control_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_timing_control_statement([NotNull] SysVerilogHDLParser.Procedural_timing_control_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_timing_control_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_timing_control_statement([NotNull] SysVerilogHDLParser.Procedural_timing_control_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.property_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_statement([NotNull] SysVerilogHDLParser.Property_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.property_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_statement([NotNull] SysVerilogHDLParser.Property_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.disable_condition_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDisable_condition_statement([NotNull] SysVerilogHDLParser.Disable_condition_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.disable_condition_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDisable_condition_statement([NotNull] SysVerilogHDLParser.Disable_condition_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.property_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_expression([NotNull] SysVerilogHDLParser.Property_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.property_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_expression([NotNull] SysVerilogHDLParser.Property_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.procedural_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_assertion_statement([NotNull] SysVerilogHDLParser.Procedural_assertion_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_assertion_statement([NotNull] SysVerilogHDLParser.Procedural_assertion_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.assert_else_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssert_else_statement([NotNull] SysVerilogHDLParser.Assert_else_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.assert_else_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssert_else_statement([NotNull] SysVerilogHDLParser.Assert_else_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.assert_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssert_statement([NotNull] SysVerilogHDLParser.Assert_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.assert_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssert_statement([NotNull] SysVerilogHDLParser.Assert_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.system_task_enable"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSystem_task_enable([NotNull] SysVerilogHDLParser.System_task_enableContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.system_task_enable"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSystem_task_enable([NotNull] SysVerilogHDLParser.System_task_enableContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.system_task_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSystem_task_identifier([NotNull] SysVerilogHDLParser.System_task_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.system_task_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSystem_task_identifier([NotNull] SysVerilogHDLParser.System_task_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_interface_assignments([NotNull] SysVerilogHDLParser.Task_interface_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_interface_assignments([NotNull] SysVerilogHDLParser.Task_interface_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.task_enable"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_enable([NotNull] SysVerilogHDLParser.Task_enableContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.task_enable"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_enable([NotNull] SysVerilogHDLParser.Task_enableContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_task_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_task_identifier([NotNull] SysVerilogHDLParser.Hierarchical_task_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_task_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_task_identifier([NotNull] SysVerilogHDLParser.Hierarchical_task_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.disable_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDisable_statement([NotNull] SysVerilogHDLParser.Disable_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.disable_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDisable_statement([NotNull] SysVerilogHDLParser.Disable_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_block_identifier([NotNull] SysVerilogHDLParser.Hierarchical_block_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_block_identifier([NotNull] SysVerilogHDLParser.Hierarchical_block_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_lvalue([NotNull] SysVerilogHDLParser.Variable_lvalueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_lvalue([NotNull] SysVerilogHDLParser.Variable_lvalueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_variable_lvalue([NotNull] SysVerilogHDLParser.Hierarchical_variable_lvalueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_variable_lvalue([NotNull] SysVerilogHDLParser.Hierarchical_variable_lvalueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_concatenation([NotNull] SysVerilogHDLParser.Variable_concatenationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_concatenation([NotNull] SysVerilogHDLParser.Variable_concatenationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_concatenation_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_concatenation_value([NotNull] SysVerilogHDLParser.Variable_concatenation_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_concatenation_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_concatenation_value([NotNull] SysVerilogHDLParser.Variable_concatenation_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_vcv_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_vcv_star([NotNull] SysVerilogHDLParser.Comma_vcv_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_vcv_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_vcv_star([NotNull] SysVerilogHDLParser.Comma_vcv_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.blocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlocking_assignment([NotNull] SysVerilogHDLParser.Blocking_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.blocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlocking_assignment([NotNull] SysVerilogHDLParser.Blocking_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.nonblocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNonblocking_assignment([NotNull] SysVerilogHDLParser.Nonblocking_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.nonblocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNonblocking_assignment([NotNull] SysVerilogHDLParser.Nonblocking_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.prefix_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrefix_assignment([NotNull] SysVerilogHDLParser.Prefix_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.prefix_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrefix_assignment([NotNull] SysVerilogHDLParser.Prefix_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.postfix_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPostfix_assignment([NotNull] SysVerilogHDLParser.Postfix_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.postfix_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPostfix_assignment([NotNull] SysVerilogHDLParser.Postfix_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.operator_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_assignment([NotNull] SysVerilogHDLParser.Operator_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.operator_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_assignment([NotNull] SysVerilogHDLParser.Operator_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.declarative_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDeclarative_assignment([NotNull] SysVerilogHDLParser.Declarative_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.declarative_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDeclarative_assignment([NotNull] SysVerilogHDLParser.Declarative_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.delay_or_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay_or_event_control([NotNull] SysVerilogHDLParser.Delay_or_event_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.delay_or_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay_or_event_control([NotNull] SysVerilogHDLParser.Delay_or_event_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.delay_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay_control([NotNull] SysVerilogHDLParser.Delay_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.delay_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay_control([NotNull] SysVerilogHDLParser.Delay_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_control([NotNull] SysVerilogHDLParser.Event_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_control([NotNull] SysVerilogHDLParser.Event_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_control_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_control_identifier([NotNull] SysVerilogHDLParser.Event_control_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_control_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_control_identifier([NotNull] SysVerilogHDLParser.Event_control_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_control_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_control_expression([NotNull] SysVerilogHDLParser.Event_control_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_control_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_control_expression([NotNull] SysVerilogHDLParser.Event_control_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_expression([NotNull] SysVerilogHDLParser.Event_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_expression([NotNull] SysVerilogHDLParser.Event_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.single_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSingle_event_expression([NotNull] SysVerilogHDLParser.Single_event_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.single_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSingle_event_expression([NotNull] SysVerilogHDLParser.Single_event_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_expression_edgespec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_expression_edgespec([NotNull] SysVerilogHDLParser.Event_expression_edgespecContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_expression_edgespec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_expression_edgespec([NotNull] SysVerilogHDLParser.Event_expression_edgespecContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_expression_or"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_expression_or([NotNull] SysVerilogHDLParser.Event_expression_orContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_expression_or"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_expression_or([NotNull] SysVerilogHDLParser.Event_expression_orContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_event_expression_comma"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_event_expression_comma([NotNull] SysVerilogHDLParser.List_of_event_expression_commaContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_event_expression_comma"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_event_expression_comma([NotNull] SysVerilogHDLParser.List_of_event_expression_commaContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_event_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_event_expression_star([NotNull] SysVerilogHDLParser.Comma_event_expression_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_event_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_event_expression_star([NotNull] SysVerilogHDLParser.Comma_event_expression_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_event_expression([NotNull] SysVerilogHDLParser.Comma_event_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_event_expression([NotNull] SysVerilogHDLParser.Comma_event_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_event_expression_or"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_event_expression_or([NotNull] SysVerilogHDLParser.List_of_event_expression_orContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_event_expression_or"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_event_expression_or([NotNull] SysVerilogHDLParser.List_of_event_expression_orContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.or_event_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOr_event_expression_star([NotNull] SysVerilogHDLParser.Or_event_expression_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.or_event_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOr_event_expression_star([NotNull] SysVerilogHDLParser.Or_event_expression_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.or_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOr_event_expression([NotNull] SysVerilogHDLParser.Or_event_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.or_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOr_event_expression([NotNull] SysVerilogHDLParser.Or_event_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_control_wildcard"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_control_wildcard([NotNull] SysVerilogHDLParser.Event_control_wildcardContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_control_wildcard"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_control_wildcard([NotNull] SysVerilogHDLParser.Event_control_wildcardContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.repeat_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRepeat_event_control([NotNull] SysVerilogHDLParser.Repeat_event_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.repeat_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRepeat_event_control([NotNull] SysVerilogHDLParser.Repeat_event_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_trigger"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_trigger([NotNull] SysVerilogHDLParser.Event_triggerContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_trigger"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_trigger([NotNull] SysVerilogHDLParser.Event_triggerContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_event_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_event_identifier([NotNull] SysVerilogHDLParser.Hierarchical_event_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_event_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_event_identifier([NotNull] SysVerilogHDLParser.Hierarchical_event_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.event_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_identifier([NotNull] SysVerilogHDLParser.Event_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.event_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_identifier([NotNull] SysVerilogHDLParser.Event_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.wait_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterWait_statement([NotNull] SysVerilogHDLParser.Wait_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.wait_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitWait_statement([NotNull] SysVerilogHDLParser.Wait_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_generated_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_generated_instantiation([NotNull] SysVerilogHDLParser.Attr_generated_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_generated_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_generated_instantiation([NotNull] SysVerilogHDLParser.Attr_generated_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generated_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerated_instantiation([NotNull] SysVerilogHDLParser.Generated_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generated_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerated_instantiation([NotNull] SysVerilogHDLParser.Generated_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_item_star([NotNull] SysVerilogHDLParser.Generate_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_item_star([NotNull] SysVerilogHDLParser.Generate_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_item([NotNull] SysVerilogHDLParser.Generate_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_item([NotNull] SysVerilogHDLParser.Generate_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_block([NotNull] SysVerilogHDLParser.Generate_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_block([NotNull] SysVerilogHDLParser.Generate_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_colon_block_identifier0([NotNull] SysVerilogHDLParser.Generate_colon_block_identifier0Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_colon_block_identifier0([NotNull] SysVerilogHDLParser.Generate_colon_block_identifier0Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_colon_block_identifier1([NotNull] SysVerilogHDLParser.Generate_colon_block_identifier1Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_colon_block_identifier1([NotNull] SysVerilogHDLParser.Generate_colon_block_identifier1Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_colon_block_identifier([NotNull] SysVerilogHDLParser.Generate_colon_block_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_colon_block_identifier([NotNull] SysVerilogHDLParser.Generate_colon_block_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_block_identifier([NotNull] SysVerilogHDLParser.Generate_block_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_block_identifier([NotNull] SysVerilogHDLParser.Generate_block_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_conditional_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_conditional_statement([NotNull] SysVerilogHDLParser.Generate_conditional_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_conditional_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_conditional_statement([NotNull] SysVerilogHDLParser.Generate_conditional_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_if_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_if_statement([NotNull] SysVerilogHDLParser.Generate_if_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_if_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_if_statement([NotNull] SysVerilogHDLParser.Generate_if_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_else_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_else_statement([NotNull] SysVerilogHDLParser.Generate_else_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_else_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_else_statement([NotNull] SysVerilogHDLParser.Generate_else_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_loop_statement([NotNull] SysVerilogHDLParser.Generate_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_loop_statement([NotNull] SysVerilogHDLParser.Generate_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_forever_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_forever_loop_statement([NotNull] SysVerilogHDLParser.Generate_forever_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_forever_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_forever_loop_statement([NotNull] SysVerilogHDLParser.Generate_forever_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_repeat_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_repeat_loop_statement([NotNull] SysVerilogHDLParser.Generate_repeat_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_repeat_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_repeat_loop_statement([NotNull] SysVerilogHDLParser.Generate_repeat_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_while_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_while_loop_statement([NotNull] SysVerilogHDLParser.Generate_while_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_while_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_while_loop_statement([NotNull] SysVerilogHDLParser.Generate_while_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_do_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_do_loop_statement([NotNull] SysVerilogHDLParser.Generate_do_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_do_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_do_loop_statement([NotNull] SysVerilogHDLParser.Generate_do_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_for_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_for_loop_statement([NotNull] SysVerilogHDLParser.Generate_for_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_for_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_for_loop_statement([NotNull] SysVerilogHDLParser.Generate_for_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_case_statement([NotNull] SysVerilogHDLParser.Generate_case_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_case_statement([NotNull] SysVerilogHDLParser.Generate_case_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_case_item_star([NotNull] SysVerilogHDLParser.Generate_case_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_case_item_star([NotNull] SysVerilogHDLParser.Generate_case_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_case_item([NotNull] SysVerilogHDLParser.Generate_case_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_case_item([NotNull] SysVerilogHDLParser.Generate_case_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.conditional_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConditional_statement([NotNull] SysVerilogHDLParser.Conditional_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.conditional_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConditional_statement([NotNull] SysVerilogHDLParser.Conditional_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.if_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIf_statement([NotNull] SysVerilogHDLParser.If_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.if_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIf_statement([NotNull] SysVerilogHDLParser.If_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.else_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterElse_statement([NotNull] SysVerilogHDLParser.Else_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.else_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitElse_statement([NotNull] SysVerilogHDLParser.Else_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.conditional_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConditional_expression([NotNull] SysVerilogHDLParser.Conditional_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.conditional_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConditional_expression([NotNull] SysVerilogHDLParser.Conditional_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLoop_statement([NotNull] SysVerilogHDLParser.Loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLoop_statement([NotNull] SysVerilogHDLParser.Loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.forever_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterForever_loop_statement([NotNull] SysVerilogHDLParser.Forever_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.forever_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitForever_loop_statement([NotNull] SysVerilogHDLParser.Forever_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.repeat_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRepeat_loop_statement([NotNull] SysVerilogHDLParser.Repeat_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.repeat_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRepeat_loop_statement([NotNull] SysVerilogHDLParser.Repeat_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.while_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterWhile_loop_statement([NotNull] SysVerilogHDLParser.While_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.while_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitWhile_loop_statement([NotNull] SysVerilogHDLParser.While_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.do_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDo_loop_statement([NotNull] SysVerilogHDLParser.Do_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.do_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDo_loop_statement([NotNull] SysVerilogHDLParser.Do_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.for_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFor_loop_statement([NotNull] SysVerilogHDLParser.For_loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.for_loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFor_loop_statement([NotNull] SysVerilogHDLParser.For_loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.loop_init_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLoop_init_assignment([NotNull] SysVerilogHDLParser.Loop_init_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.loop_init_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLoop_init_assignment([NotNull] SysVerilogHDLParser.Loop_init_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.loop_terminate_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLoop_terminate_expression([NotNull] SysVerilogHDLParser.Loop_terminate_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.loop_terminate_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLoop_terminate_expression([NotNull] SysVerilogHDLParser.Loop_terminate_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.loop_step_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLoop_step_assignment([NotNull] SysVerilogHDLParser.Loop_step_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.loop_step_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLoop_step_assignment([NotNull] SysVerilogHDLParser.Loop_step_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.case_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_statement([NotNull] SysVerilogHDLParser.Case_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.case_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_statement([NotNull] SysVerilogHDLParser.Case_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.case_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_item_star([NotNull] SysVerilogHDLParser.Case_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.case_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_item_star([NotNull] SysVerilogHDLParser.Case_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_item([NotNull] SysVerilogHDLParser.Case_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_item([NotNull] SysVerilogHDLParser.Case_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.case_switch"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_switch([NotNull] SysVerilogHDLParser.Case_switchContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.case_switch"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_switch([NotNull] SysVerilogHDLParser.Case_switchContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.case_item_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_item_key([NotNull] SysVerilogHDLParser.Case_item_keyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.case_item_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_item_key([NotNull] SysVerilogHDLParser.Case_item_keyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.case_item_key_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_item_key_expression([NotNull] SysVerilogHDLParser.Case_item_key_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.case_item_key_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_item_key_expression([NotNull] SysVerilogHDLParser.Case_item_key_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_case_item_key_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_case_item_key_expression([NotNull] SysVerilogHDLParser.Comma_case_item_key_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_case_item_key_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_case_item_key_expression([NotNull] SysVerilogHDLParser.Comma_case_item_key_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_case_item_key_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_case_item_key_expression_star([NotNull] SysVerilogHDLParser.Comma_case_item_key_expression_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_case_item_key_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_case_item_key_expression_star([NotNull] SysVerilogHDLParser.Comma_case_item_key_expression_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterExpression([NotNull] SysVerilogHDLParser.ExpressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitExpression([NotNull] SysVerilogHDLParser.ExpressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.single_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSingle_expression([NotNull] SysVerilogHDLParser.Single_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.single_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSingle_expression([NotNull] SysVerilogHDLParser.Single_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.primary_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimary_range([NotNull] SysVerilogHDLParser.Primary_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.primary_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimary_range([NotNull] SysVerilogHDLParser.Primary_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimary([NotNull] SysVerilogHDLParser.PrimaryContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimary([NotNull] SysVerilogHDLParser.PrimaryContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.unary_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnary_expression([NotNull] SysVerilogHDLParser.Unary_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.unary_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnary_expression([NotNull] SysVerilogHDLParser.Unary_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.unary_post_assign_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnary_post_assign_expression([NotNull] SysVerilogHDLParser.Unary_post_assign_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.unary_post_assign_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnary_post_assign_expression([NotNull] SysVerilogHDLParser.Unary_post_assign_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.unary_pre_assign_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnary_pre_assign_expression([NotNull] SysVerilogHDLParser.Unary_pre_assign_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.unary_pre_assign_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnary_pre_assign_expression([NotNull] SysVerilogHDLParser.Unary_pre_assign_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.binary_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBinary_expression([NotNull] SysVerilogHDLParser.Binary_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.binary_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBinary_expression([NotNull] SysVerilogHDLParser.Binary_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.ternary_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTernary_expression([NotNull] SysVerilogHDLParser.Ternary_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.ternary_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTernary_expression([NotNull] SysVerilogHDLParser.Ternary_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.mintypmax_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMintypmax_expression([NotNull] SysVerilogHDLParser.Mintypmax_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.mintypmax_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMintypmax_expression([NotNull] SysVerilogHDLParser.Mintypmax_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.structured_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStructured_value([NotNull] SysVerilogHDLParser.Structured_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.structured_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStructured_value([NotNull] SysVerilogHDLParser.Structured_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structured_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterArrayed_structured_value([NotNull] SysVerilogHDLParser.Arrayed_structured_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structured_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitArrayed_structured_value([NotNull] SysVerilogHDLParser.Arrayed_structured_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structure_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterArrayed_structure_item([NotNull] SysVerilogHDLParser.Arrayed_structure_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structure_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitArrayed_structure_item([NotNull] SysVerilogHDLParser.Arrayed_structure_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_arrayed_structure_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_arrayed_structure_item([NotNull] SysVerilogHDLParser.Comma_arrayed_structure_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_arrayed_structure_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_arrayed_structure_item([NotNull] SysVerilogHDLParser.Comma_arrayed_structure_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_arrayed_structure_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_arrayed_structure_item_star([NotNull] SysVerilogHDLParser.Comma_arrayed_structure_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_arrayed_structure_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_arrayed_structure_item_star([NotNull] SysVerilogHDLParser.Comma_arrayed_structure_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structure_item_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterArrayed_structure_item_plus([NotNull] SysVerilogHDLParser.Arrayed_structure_item_plusContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structure_item_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitArrayed_structure_item_plus([NotNull] SysVerilogHDLParser.Arrayed_structure_item_plusContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_type_cast([NotNull] SysVerilogHDLParser.Variable_type_castContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_type_cast([NotNull] SysVerilogHDLParser.Variable_type_castContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.width_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterWidth_type_cast([NotNull] SysVerilogHDLParser.Width_type_castContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.width_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitWidth_type_cast([NotNull] SysVerilogHDLParser.Width_type_castContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.sign_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSign_type_cast([NotNull] SysVerilogHDLParser.Sign_type_castContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.sign_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSign_type_cast([NotNull] SysVerilogHDLParser.Sign_type_castContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.null_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNull_type_cast([NotNull] SysVerilogHDLParser.Null_type_castContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.null_type_cast"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNull_type_cast([NotNull] SysVerilogHDLParser.Null_type_castContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_type([NotNull] SysVerilogHDLParser.Variable_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_type([NotNull] SysVerilogHDLParser.Variable_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.type_cast_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterType_cast_identifier([NotNull] SysVerilogHDLParser.Type_cast_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.type_cast_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitType_cast_identifier([NotNull] SysVerilogHDLParser.Type_cast_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.type_cast_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterType_cast_expression([NotNull] SysVerilogHDLParser.Type_cast_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.type_cast_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitType_cast_expression([NotNull] SysVerilogHDLParser.Type_cast_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_call([NotNull] SysVerilogHDLParser.Function_callContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_call([NotNull] SysVerilogHDLParser.Function_callContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_function_identifier([NotNull] SysVerilogHDLParser.Hierarchical_function_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_function_identifier([NotNull] SysVerilogHDLParser.Hierarchical_function_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.function_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_interface_assignments([NotNull] SysVerilogHDLParser.Function_interface_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.function_interface_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_interface_assignments([NotNull] SysVerilogHDLParser.Function_interface_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.system_function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSystem_function_call([NotNull] SysVerilogHDLParser.System_function_callContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.system_function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSystem_function_call([NotNull] SysVerilogHDLParser.System_function_callContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.system_function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSystem_function_identifier([NotNull] SysVerilogHDLParser.System_function_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.system_function_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSystem_function_identifier([NotNull] SysVerilogHDLParser.System_function_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.constant_function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstant_function_call([NotNull] SysVerilogHDLParser.Constant_function_callContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.constant_function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstant_function_call([NotNull] SysVerilogHDLParser.Constant_function_callContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.imported_function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImported_function_call([NotNull] SysVerilogHDLParser.Imported_function_callContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.imported_function_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImported_function_call([NotNull] SysVerilogHDLParser.Imported_function_callContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.imported_function_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImported_function_hierarchical_identifier([NotNull] SysVerilogHDLParser.Imported_function_hierarchical_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.imported_function_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImported_function_hierarchical_identifier([NotNull] SysVerilogHDLParser.Imported_function_hierarchical_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.primary_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimary_hierarchical_identifier([NotNull] SysVerilogHDLParser.Primary_hierarchical_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.primary_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimary_hierarchical_identifier([NotNull] SysVerilogHDLParser.Primary_hierarchical_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.primary_imported_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimary_imported_hierarchical_identifier([NotNull] SysVerilogHDLParser.Primary_imported_hierarchical_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.primary_imported_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimary_imported_hierarchical_identifier([NotNull] SysVerilogHDLParser.Primary_imported_hierarchical_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.imported_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImported_hierarchical_identifier([NotNull] SysVerilogHDLParser.Imported_hierarchical_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.imported_hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImported_hierarchical_identifier([NotNull] SysVerilogHDLParser.Imported_hierarchical_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.parenthesis_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParenthesis_expression([NotNull] SysVerilogHDLParser.Parenthesis_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.parenthesis_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParenthesis_expression([NotNull] SysVerilogHDLParser.Parenthesis_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConcatenation([NotNull] SysVerilogHDLParser.ConcatenationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConcatenation([NotNull] SysVerilogHDLParser.ConcatenationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.multiple_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMultiple_concatenation([NotNull] SysVerilogHDLParser.Multiple_concatenationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.multiple_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMultiple_concatenation([NotNull] SysVerilogHDLParser.Multiple_concatenationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_expression_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_expression_plus([NotNull] SysVerilogHDLParser.Comma_expression_plusContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_expression_plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_expression_plus([NotNull] SysVerilogHDLParser.Comma_expression_plusContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_expression_star([NotNull] SysVerilogHDLParser.Comma_expression_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_expression_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_expression_star([NotNull] SysVerilogHDLParser.Comma_expression_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.typedef_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTypedef_declaration([NotNull] SysVerilogHDLParser.Typedef_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTypedef_declaration([NotNull] SysVerilogHDLParser.Typedef_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.typedef_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTypedef_identifier([NotNull] SysVerilogHDLParser.Typedef_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTypedef_identifier([NotNull] SysVerilogHDLParser.Typedef_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.typedef_definition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTypedef_definition([NotNull] SysVerilogHDLParser.Typedef_definitionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_definition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTypedef_definition([NotNull] SysVerilogHDLParser.Typedef_definitionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.typedef_definition_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTypedef_definition_type([NotNull] SysVerilogHDLParser.Typedef_definition_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_definition_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTypedef_definition_type([NotNull] SysVerilogHDLParser.Typedef_definition_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.complex_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComplex_type([NotNull] SysVerilogHDLParser.Complex_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.complex_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComplex_type([NotNull] SysVerilogHDLParser.Complex_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.typedef_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTypedef_type([NotNull] SysVerilogHDLParser.Typedef_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTypedef_type([NotNull] SysVerilogHDLParser.Typedef_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.par_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPar_block([NotNull] SysVerilogHDLParser.Par_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.par_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPar_block([NotNull] SysVerilogHDLParser.Par_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.seq_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSeq_block([NotNull] SysVerilogHDLParser.Seq_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.seq_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSeq_block([NotNull] SysVerilogHDLParser.Seq_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlock_identifier([NotNull] SysVerilogHDLParser.Block_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlock_identifier([NotNull] SysVerilogHDLParser.Block_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.colon_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterColon_block_identifier([NotNull] SysVerilogHDLParser.Colon_block_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.colon_block_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitColon_block_identifier([NotNull] SysVerilogHDLParser.Colon_block_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlock_item_declaration_star([NotNull] SysVerilogHDLParser.Block_item_declaration_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlock_item_declaration_star([NotNull] SysVerilogHDLParser.Block_item_declaration_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlock_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Block_item_declaration_semicolonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration_semicolon"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlock_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Block_item_declaration_semicolonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlock_item_declaration([NotNull] SysVerilogHDLParser.Block_item_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlock_item_declaration([NotNull] SysVerilogHDLParser.Block_item_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.join_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterJoin_keyword([NotNull] SysVerilogHDLParser.Join_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.join_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitJoin_keyword([NotNull] SysVerilogHDLParser.Join_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.continuous_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterContinuous_assign([NotNull] SysVerilogHDLParser.Continuous_assignContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.continuous_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitContinuous_assign([NotNull] SysVerilogHDLParser.Continuous_assignContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.list_of_variable_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_variable_assignments([NotNull] SysVerilogHDLParser.List_of_variable_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_variable_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_variable_assignments([NotNull] SysVerilogHDLParser.List_of_variable_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_assignment_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_variable_assignment_star([NotNull] SysVerilogHDLParser.Comma_variable_assignment_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_assignment_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_variable_assignment_star([NotNull] SysVerilogHDLParser.Comma_variable_assignment_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterComma_variable_assignment([NotNull] SysVerilogHDLParser.Comma_variable_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitComma_variable_assignment([NotNull] SysVerilogHDLParser.Comma_variable_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.variable_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_assignment([NotNull] SysVerilogHDLParser.Variable_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.variable_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_assignment([NotNull] SysVerilogHDLParser.Variable_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.initial_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInitial_construct([NotNull] SysVerilogHDLParser.Initial_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.initial_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInitial_construct([NotNull] SysVerilogHDLParser.Initial_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.final_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFinal_construct([NotNull] SysVerilogHDLParser.Final_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.final_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFinal_construct([NotNull] SysVerilogHDLParser.Final_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.always_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAlways_keyword([NotNull] SysVerilogHDLParser.Always_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.always_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAlways_keyword([NotNull] SysVerilogHDLParser.Always_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.always_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAlways_construct([NotNull] SysVerilogHDLParser.Always_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.always_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAlways_construct([NotNull] SysVerilogHDLParser.Always_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attribute_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttribute_instance_star([NotNull] SysVerilogHDLParser.Attribute_instance_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attribute_instance_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttribute_instance_star([NotNull] SysVerilogHDLParser.Attribute_instance_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attribute_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttribute_instance([NotNull] SysVerilogHDLParser.Attribute_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attribute_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttribute_instance([NotNull] SysVerilogHDLParser.Attribute_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_spec_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_spec_star([NotNull] SysVerilogHDLParser.Attr_spec_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_spec_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_spec_star([NotNull] SysVerilogHDLParser.Attr_spec_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_spec([NotNull] SysVerilogHDLParser.Attr_specContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_spec([NotNull] SysVerilogHDLParser.Attr_specContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.attr_name"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_name([NotNull] SysVerilogHDLParser.Attr_nameContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.attr_name"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_name([NotNull] SysVerilogHDLParser.Attr_nameContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIdentifier([NotNull] SysVerilogHDLParser.IdentifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIdentifier([NotNull] SysVerilogHDLParser.IdentifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_identifier([NotNull] SysVerilogHDLParser.Hierarchical_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_identifier([NotNull] SysVerilogHDLParser.Hierarchical_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.dot_hierarchical_identifier_branch_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDot_hierarchical_identifier_branch_item_star([NotNull] SysVerilogHDLParser.Dot_hierarchical_identifier_branch_item_starContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.dot_hierarchical_identifier_branch_item_star"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDot_hierarchical_identifier_branch_item_star([NotNull] SysVerilogHDLParser.Dot_hierarchical_identifier_branch_item_starContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.dot_hierarchical_identifier_branch_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDot_hierarchical_identifier_branch_item([NotNull] SysVerilogHDLParser.Dot_hierarchical_identifier_branch_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.dot_hierarchical_identifier_branch_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDot_hierarchical_identifier_branch_item([NotNull] SysVerilogHDLParser.Dot_hierarchical_identifier_branch_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_identifier_branch_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_identifier_branch_item([NotNull] SysVerilogHDLParser.Hierarchical_identifier_branch_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_identifier_branch_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_identifier_branch_item([NotNull] SysVerilogHDLParser.Hierarchical_identifier_branch_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.timescale_compiler_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTimescale_compiler_directive([NotNull] SysVerilogHDLParser.Timescale_compiler_directiveContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.timescale_compiler_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTimescale_compiler_directive([NotNull] SysVerilogHDLParser.Timescale_compiler_directiveContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.timeunit_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTimeunit_directive([NotNull] SysVerilogHDLParser.Timeunit_directiveContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.timeunit_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTimeunit_directive([NotNull] SysVerilogHDLParser.Timeunit_directiveContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.timeprecision_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTimeprecision_directive([NotNull] SysVerilogHDLParser.Timeprecision_directiveContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.timeprecision_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTimeprecision_directive([NotNull] SysVerilogHDLParser.Timeprecision_directiveContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.default_nettype_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDefault_nettype_statement([NotNull] SysVerilogHDLParser.Default_nettype_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.default_nettype_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDefault_nettype_statement([NotNull] SysVerilogHDLParser.Default_nettype_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNumber([NotNull] SysVerilogHDLParser.NumberContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNumber([NotNull] SysVerilogHDLParser.NumberContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.integral_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIntegral_number([NotNull] SysVerilogHDLParser.Integral_numberContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.integral_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIntegral_number([NotNull] SysVerilogHDLParser.Integral_numberContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SysVerilogHDLParser.real_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterReal_number([NotNull] SysVerilogHDLParser.Real_numberContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SysVerilogHDLParser.real_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitReal_number([NotNull] SysVerilogHDLParser.Real_numberContext context) { }

	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void EnterEveryRule([NotNull] ParserRuleContext context) { }
	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void ExitEveryRule([NotNull] ParserRuleContext context) { }
	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void VisitTerminal([NotNull] ITerminalNode node) { }
	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void VisitErrorNode([NotNull] IErrorNode node) { }
}
