
main.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <main>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	f04f 0300 	mov.w	r3, #0
   a:	607b      	str	r3, [r7, #4]
   c:	f241 0318 	movw	r3, #4120	; 0x1018
  10:	f2c4 0302 	movt	r3, #16386	; 0x4002
  14:	f241 0218 	movw	r2, #4120	; 0x1018
  18:	f2c4 0202 	movt	r2, #16386	; 0x4002
  1c:	6812      	ldr	r2, [r2, #0]
  1e:	f042 0204 	orr.w	r2, r2, #4
  22:	601a      	str	r2, [r3, #0]
  24:	f640 0304 	movw	r3, #2052	; 0x804
  28:	f2c4 0301 	movt	r3, #16385	; 0x4001
  2c:	f640 0204 	movw	r2, #2052	; 0x804
  30:	f2c4 0201 	movt	r2, #16385	; 0x4001
  34:	6812      	ldr	r2, [r2, #0]
  36:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  3a:	601a      	str	r2, [r3, #0]
  3c:	f640 0304 	movw	r3, #2052	; 0x804
  40:	f2c4 0301 	movt	r3, #16385	; 0x4001
  44:	f640 0204 	movw	r2, #2052	; 0x804
  48:	f2c4 0201 	movt	r2, #16385	; 0x4001
  4c:	6812      	ldr	r2, [r2, #0]
  4e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  52:	601a      	str	r2, [r3, #0]
  54:	f240 0300 	movw	r3, #0
  58:	f2c0 0300 	movt	r3, #0
  5c:	681b      	ldr	r3, [r3, #0]
  5e:	881a      	ldrh	r2, [r3, #0]
  60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  64:	801a      	strh	r2, [r3, #0]
  66:	f04f 0300 	mov.w	r3, #0
  6a:	607b      	str	r3, [r7, #4]
  6c:	e003      	b.n	76 <main+0x76>
  6e:	687b      	ldr	r3, [r7, #4]
  70:	f103 0301 	add.w	r3, r3, #1
  74:	607b      	str	r3, [r7, #4]
  76:	687a      	ldr	r2, [r7, #4]
  78:	f242 730f 	movw	r3, #9999	; 0x270f
  7c:	429a      	cmp	r2, r3
  7e:	ddf6      	ble.n	6e <main+0x6e>
  80:	f240 0300 	movw	r3, #0
  84:	f2c0 0300 	movt	r3, #0
  88:	681b      	ldr	r3, [r3, #0]
  8a:	881a      	ldrh	r2, [r3, #0]
  8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  90:	801a      	strh	r2, [r3, #0]
  92:	f04f 0300 	mov.w	r3, #0
  96:	607b      	str	r3, [r7, #4]
  98:	e003      	b.n	a2 <main+0xa2>
  9a:	687b      	ldr	r3, [r7, #4]
  9c:	f103 0301 	add.w	r3, r3, #1
  a0:	607b      	str	r3, [r7, #4]
  a2:	687a      	ldr	r2, [r7, #4]
  a4:	f242 730f 	movw	r3, #9999	; 0x270f
  a8:	429a      	cmp	r2, r3
  aa:	ddf6      	ble.n	9a <main+0x9a>
  ac:	e7d2      	b.n	54 <main+0x54>
  ae:	bf00      	nop

Disassembly of section .data:

00000000 <R_ODR>:
   0:	4001080c 	andmi	r0, r1, ip, lsl #16

00000004 <g_variables>:
   4:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .rodata:

00000000 <const_variables>:
   0:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000160 	andeq	r0, r0, r0, ror #2
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e8 	andeq	r0, r0, r8, ror #1
  10:	0000e101 	andeq	lr, r0, r1, lsl #2
  14:	00003e00 	andeq	r3, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000ae00 	andeq	sl, r0, r0, lsl #28
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	00000110 	andeq	r0, r0, r0, lsl r1
  2c:	30080102 	andcc	r0, r8, r2, lsl #2
  30:	02000000 	andeq	r0, r0, #0
  34:	00f40502 	rscseq	r0, r4, r2, lsl #10
  38:	02020000 	andeq	r0, r2, #0
  3c:	00007d07 	andeq	r7, r0, r7, lsl #26
  40:	05040200 	streq	r0, [r4, #-512]	; 0x200
  44:	00000107 	andeq	r0, r0, r7, lsl #2
  48:	0000fe03 	andeq	pc, r0, r3, lsl #28
  4c:	53500200 	cmppl	r0, #0, 4
  50:	02000000 	andeq	r0, r0, #0
  54:	006b0704 	rsbeq	r0, fp, r4, lsl #14
  58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  5c:	0000d305 	andeq	sp, r0, r5, lsl #6
  60:	07080200 	streq	r0, [r8, -r0, lsl #4]
  64:	000000a2 	andeq	r0, r0, r2, lsr #1
  68:	69050404 	stmdbvs	r5, {r2, sl}
  6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
  70:	00950704 	addseq	r0, r5, r4, lsl #14
  74:	c1030000 	mrsgt	r0, (UNDEF: 3)
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00008117 	andeq	r8, r0, r7, lsl r1
  80:	006f0500 	rsbeq	r0, pc, r0, lsl #10
  84:	04060000 	streq	r0, [r6], #-0
  88:	00b12301 	adcseq	r2, r1, r1, lsl #6
  8c:	0c070000 	stceq	0, cr0, [r7], {-0}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00007624 	andeq	r7, r0, r4, lsr #12
  98:	130d0400 	movwne	r0, #54272	; 0xd400
  9c:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
  a0:	00333150 	eorseq	r3, r3, r0, asr r1
  a4:	00762501 	rsbseq	r2, r6, r1, lsl #10
  a8:	01040000 	mrseq	r0, (UNDEF: 4)
  ac:	00230212 	eoreq	r0, r3, r2, lsl r2
  b0:	01040900 	tsteq	r4, r0, lsl #18
  b4:	0000d021 	andeq	sp, r0, r1, lsr #32
  b8:	00250a00 	eoreq	r0, r5, r0, lsl #20
  bc:	22010000 	andcs	r0, r1, #0
  c0:	00000076 	andeq	r0, r0, r6, ror r0
  c4:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
  c8:	86270100 	strthi	r0, [r7], -r0, lsl #2
  cc:	00000000 	andeq	r0, r0, r0
  d0:	0000b903 	andeq	fp, r0, r3, lsl #18
  d4:	b1280100 	teqlt	r8, r0, lsl #2
  d8:	0c000000 	stceq	0, cr0, [r0], {-0}
  dc:	00009001 	andeq	r9, r0, r1
  e0:	012e0100 	teqeq	lr, r0, lsl #2
  e4:	00000068 	andeq	r0, r0, r8, rrx
  e8:	00000000 	andeq	r0, r0, r0
  ec:	000000ae 	andeq	r0, r0, lr, lsr #1
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00010601 	andeq	r0, r1, r1, lsl #12
  f8:	00690d00 	rsbeq	r0, r9, r0, lsl #26
  fc:	00683001 	rsbeq	r3, r8, r1
 100:	91020000 	mrsls	r0, (UNDEF: 2)
 104:	1c0e0074 	stcne	0, cr0, [lr], {116}	; 0x74
 108:	01000001 	tsteq	r0, r1
 10c:	0001182a 	andeq	r1, r1, sl, lsr #16
 110:	03050100 	movweq	r0, #20736	; 0x5100
 114:	00000000 	andeq	r0, r0, r0
 118:	011e040f 	tsteq	lr, pc, lsl #8
 11c:	d0050000 	andle	r0, r5, r0
 120:	10000000 	andne	r0, r0, r0
 124:	0000002c 	andeq	r0, r0, ip, lsr #32
 128:	00000133 	andeq	r0, r0, r3, lsr r1
 12c:	00013311 	andeq	r3, r1, r1, lsl r3
 130:	02000200 	andeq	r0, r0, #0, 4
 134:	00ca0704 	sbceq	r0, sl, r4, lsl #14
 138:	000e0000 	andeq	r0, lr, r0
 13c:	01000000 	mrseq	r0, (UNDEF: 0)
 140:	0001232b 	andeq	r2, r1, fp, lsr #6
 144:	03050100 	movweq	r0, #20736	; 0x5100
 148:	00000000 	andeq	r0, r0, r0
 14c:	0000150e 	andeq	r1, r0, lr, lsl #10
 150:	5e2c0100 	sufple	f0, f4, f0
 154:	01000001 	tsteq	r0, r1
 158:	00000305 	andeq	r0, r0, r5, lsl #6
 15c:	23120000 	tstcs	r2, #0
 160:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <g_variables+0x2c00a8>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <g_variables+0x380c24>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <g_variables+0x2c00c0>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <g_variables+0xe82c70>
  44:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a0e0300 	bcc	380c54 <g_variables+0x380c50>
  50:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  58:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  5c:	0800000a 	stmdaeq	r0, {r1, r3}
  60:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  64:	0b3b0b3a 	bleq	ec2d54 <g_variables+0xec2d50>
  68:	0b0b1349 	bleq	2c4d94 <g_variables+0x2c4d90>
  6c:	0b0c0b0d 	bleq	302ca8 <g_variables+0x302ca4>
  70:	00000a38 	andeq	r0, r0, r8, lsr sl
  74:	0b011709 	bleq	45ca0 <g_variables+0x45c9c>
  78:	3b0b3a0b 	blcc	2ce8ac <g_variables+0x2ce8a8>
  7c:	0013010b 	andseq	r0, r3, fp, lsl #2
  80:	000d0a00 	andeq	r0, sp, r0, lsl #20
  84:	0b3a0e03 	bleq	e83898 <g_variables+0xe83894>
  88:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  8c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
  90:	3a080300 	bcc	200c98 <g_variables+0x200c94>
  94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; ffffffec <g_variables+0xffffffe8>
  a0:	0b3a0e03 	bleq	e838b4 <g_variables+0xe838b0>
  a4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
  a8:	01111349 	tsteq	r1, r9, asr #6
  ac:	06400112 			; <UNDEFINED> instruction: 0x06400112
  b0:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
  b4:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  bc:	0b3b0b3a 	bleq	ec2dac <g_variables+0xec2da8>
  c0:	0a021349 	beq	84dec <g_variables+0x84de8>
  c4:	340e0000 	strcc	r0, [lr], #-0
  c8:	3a0e0300 	bcc	380cd0 <g_variables+0x380ccc>
  cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d0:	020c3f13 	andeq	r3, ip, #19, 30	; 0x4c
  d4:	0f00000a 	svceq	0x0000000a
  d8:	0b0b000f 	bleq	2c011c <g_variables+0x2c0118>
  dc:	00001349 	andeq	r1, r0, r9, asr #6
  e0:	49010110 	stmdbmi	r1, {r4, r8}
  e4:	00130113 	andseq	r0, r3, r3, lsl r1
  e8:	00211100 	eoreq	r1, r1, r0, lsl #2
  ec:	0b2f1349 	bleq	bc4e18 <g_variables+0xbc4e14>
  f0:	26120000 	ldrcs	r0, [r2], -r0
  f4:	00134900 	andseq	r4, r3, r0, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	047d0002 	ldrbteq	r0, [sp], #-2
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	000000ae 	andeq	r0, r0, lr, lsr #1
  2c:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000ae 	andeq	r0, r0, lr, lsr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000098 	muleq	r0, r8, r0
   4:	00620002 	rsbeq	r0, r2, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	63010000 	movwvs	r0, #4096	; 0x1000
  1c:	72612f3a 	rsbvc	r2, r1, #58, 30	; 0xe8
  20:	6f745f6d 	svcvs	0x00745f6d
  24:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  28:	2f6e6961 	svccs	0x006e6961
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  38:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
  3c:	6f6e2d6d 	svcvs	0x006e2d6d
  40:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
  44:	2f696261 	svccs	0x00696261
  48:	2d737973 	ldclcs	9, cr7, [r3, #-460]!	; 0xfffffe34
  4c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  50:	00656475 	rsbeq	r6, r5, r5, ror r4
  54:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  58:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  64:	00682e74 	rsbeq	r2, r8, r4, ror lr
  68:	00000001 	andeq	r0, r0, r1
  6c:	00020500 	andeq	r0, r2, r0, lsl #10
  70:	03000000 	movweq	r0, #0
  74:	3d3d012e 	ldfccs	f0, [sp, #-184]!	; 0xffffff48
  78:	91bfbbbb 			; <UNDEFINED> instruction: 0x91bfbbbb
  7c:	02040200 	andeq	r0, r4, #0, 4
  80:	02004a06 	andeq	r4, r0, #24576	; 0x6000
  84:	064a0104 	strbeq	r0, [sl], -r4, lsl #2
  88:	0200915a 	andeq	r9, r0, #-2147483626	; 0x80000016
  8c:	4a060204 	bmi	1808a4 <g_variables+0x1808a0>
  90:	01040200 	mrseq	r0, R12_usr
  94:	0259064a 	subseq	r0, r9, #77594624	; 0x4a00000
  98:	01010001 	tsteq	r1, r1

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	61765f67 	cmnvs	r6, r7, ror #30
   4:	62616972 	rsbvs	r6, r1, #1867776	; 0x1c8000
   8:	0073656c 	rsbseq	r6, r3, ip, ror #10
   c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0x572
  10:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
  14:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
  18:	765f7473 			; <UNDEFINED> instruction: 0x765f7473
  1c:	61697261 	cmnvs	r9, r1, ror #4
  20:	73656c62 	cmnvc	r5, #25088	; 0x6200
  24:	6c6c6100 	stfvse	f6, [ip], #-0
  28:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0x65f
  2c:	0073646c 	rsbseq	r6, r3, ip, ror #8
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  38:	61686320 	cmnvs	r8, r0, lsr #6
  3c:	3a440072 	bcc	110020c <g_variables+0x1100208>
  40:	616d4f5c 	cmnvs	sp, ip, asr pc
  44:	6d455c72 	stclvs	12, cr5, [r5, #-456]	; 0xfffffe38
  48:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
  4c:	53206465 	teqpl	r0, #1694498816	; 0x65000000
  50:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
  54:	5f4b5c6d 	svcpl	0x004b5c6d
  58:	6d455c53 	stclvs	12, cr5, [r5, #-332]	; 0xfffffeb4
  5c:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
  60:	43206465 	teqmi	r0, #1694498816	; 0x65000000
  64:	62614c5f 	rsbvs	r4, r1, #24320	; 0x5f00
  68:	6c003220 	sfmvs	f3, 4, [r0], {32}
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  7c:	6f687300 	svcvs	0x00687300
  80:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	6e69616d 	powvsez	f6, f1, #5.0
  94:	736e7500 	cmnvc	lr, #0, 10
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  9c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a0:	6f6c0074 	svcvs	0x006c0074
  a4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  b8:	4f5f5200 	svcmi	0x005f5200
  bc:	745f5244 	ldrbvc	r5, [pc], #-580	; c4 <.debug_str+0xc4>
  c0:	6e697600 	cdpvs	6, 6, cr7, cr9, cr0, {0}
  c4:	5f323374 	svcpl	0x00323374
  c8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  cc:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
  d0:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  e0:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  e4:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  e8:	20554e47 	subscs	r4, r5, r7, asr #28
  ec:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
  f0:	00322e37 	eorseq	r2, r2, r7, lsr lr
  f4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  f8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  fc:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 100:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 104:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 108:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 114:	63206465 	teqvs	r0, #1694498816	; 0x65000000
 118:	00726168 	rsbseq	r6, r2, r8, ror #2
 11c:	444f5f52 	strbmi	r5, [pc], #-3922	; 124 <g_variables+0x120>
 120:	Address 0x00000120 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
  10:	Address 0x00000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000ae 	andeq	r0, r0, lr, lsr #1
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
