# ğŸš€ ChipForAll (C4O)

ChipForAll is a **"Zero-Config"** template for open-source chip design.
Stop fighting with toolchain installation. Start designing your silicon immediately.

Powered by the **c4o-core** engine.

## âœ¨ Features

*   **ğŸ³ Dockerized Environment**: No need to install Yosys, Verilator, or OpenLane manually. If you have Docker, you are ready.
*   **âš¡ Zero Configuration**: Just clone the repo and run. The environment is pre-configured for the Skywater 130nm PDK.
*   **ğŸ›  Full Flow Support**: From Verilog RTL to GDSII Layout in a single command.
*   **âœ… CI/CD Ready**: Includes GitHub Actions workflows to verify your design automatically on every push.

---

## ğŸ Quick Start

### Prerequisites
*   Docker (Desktop or Engine)
*   Make
*   Git

### 1. Clone the Repo
```bash
git clone https://github.com/anlit75/ChipForAll.git
cd ChipForAll
```

### 2. Run the Full Flow
To go from Verilog code to a final GDSII layout file:
```bash
make gds
```
*Wait for a few minutes. The system will automatically download the PDK, run synthesis, place & route, and generate the layout.*

---

## ğŸ“– Usage Guide

We provide a unified `Makefile` to handle everything.

| Command | Description | Output Location |
|---|---|---|
| `make lint` | Checks your Verilog code for syntax errors using Verilator. | Terminal Output |
| `make sim` | Runs simulation using Icarus Verilog. | `build/sim.vvp` |
| `make synth` | Synthesizes RTL into Gates using Yosys. | `build/synthesis.json` |
| `make gds` | Generates the physical layout using OpenLane. | `build/<DESIGN_NAME>.gds` |
| `make clean` | Removes all generated artifacts. | N/A |

> **ğŸ’¡ Note:** The first time you run `make gds`, it will automatically download and install the Sky130 PDK (approx. 3GB). Please be patient!

---

## ğŸ“‚ Project Structure

```text
.
â”œâ”€â”€ config.json        # âš™ï¸ Project configuration (Design Name, Clock, Area)
â”œâ”€â”€ Makefile           # ğŸ® The command center
â”œâ”€â”€ src/               # âœï¸ Your Verilog Source Code
â”‚   â””â”€â”€ blinky.v
â”œâ”€â”€ test/              # ğŸ§ª Your Testbenches
â”‚   â””â”€â”€ tb_blinky.v
â””â”€â”€ build/             # ğŸ“¦ All generated artifacts (GDS, Logs, Netlists)
```

---

## ğŸ“ Configuration

Modify `config.json` in the root directory to change your design settings:

```json
{
  "DESIGN_NAME": "my_design",
  "VERILOG_FILES": ["src/my_design.v"],
  "CLOCK_PERIOD": 10.0
}
```

Happy Hacking! ğŸ› ï¸
