<?xml version="1.0"?>
<cf:model cf:cpu="cortex_a53" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_cvtcolor_bgr2hsv">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="img_bgr" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="img_hsv" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="rows" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="cols" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_cvtcolor_bgr2hsv">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="img_bgr" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="img_hsv" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="rows" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="cols" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="zcu104_base" xd:componentRef="zcu104_base" xd:clockId="0"/>
  <cf:comp cf:name="cvtcolor_bgr2hsv_1" xd:componentRef="cvtcolor_bgr2hsv" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_cvtcolor_bgr2hsv_1" cf:blockName="hwblk_cvtcolor_bgr2hsv" cf:compName="cvtcolor_bgr2hsv_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="img_bgr" cf:compPort="m_axi_gmem1" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="img_hsv" cf:compPort="m_axi_gmem2" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
    <cf:portMap cf:blockPort="rows" cf:compPort="s_axi_control" xd:register="0x28"/>
    <cf:portMap cf:blockPort="cols" cf:compPort="s_axi_control" xd:register="0x30"/>
  </cf:instance>
  <cf:instance cf:name="swinst_cvtcolor_bgr2hsv_1" cf:blockName="swblk_cvtcolor_bgr2hsv" cf:compName="zcu104_base">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="interconnect_axilite_M01_AXI"/>
    <cf:portMap cf:blockPort="img_bgr" cf:compPort="ps_e_S_AXI_HP0_FPD" cf:ctrlPort="interconnect_axilite_M01_AXI" cf:sptag="HP0"/>
    <cf:portMap cf:blockPort="img_hsv" cf:compPort="ps_e_S_AXI_HP0_FPD" cf:ctrlPort="interconnect_axilite_M01_AXI" cf:sptag="HP0"/>
    <cf:portMap cf:blockPort="rows" cf:compPort="interconnect_axilite_M01_AXI"/>
    <cf:portMap cf:blockPort="cols" cf:compPort="interconnect_axilite_M01_AXI"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_cvtcolor_bgr2hsv_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_cvtcolor_bgr2hsv_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="zcu104_base" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_cvtcolor_bgr2hsv_1" cf:srcPort="img_bgr" cf:dstInst="hwinst_cvtcolor_bgr2hsv_1" cf:dstPort="img_bgr">
    <cf:dataMover cf:compName="cvtcolor_bgr2hsv_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_cvtcolor_bgr2hsv_1" cf:srcPort="img_hsv" cf:dstInst="hwinst_cvtcolor_bgr2hsv_1" cf:dstPort="img_hsv">
    <cf:dataMover cf:compName="cvtcolor_bgr2hsv_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_cvtcolor_bgr2hsv_1" cf:srcPort="rows" cf:dstInst="hwinst_cvtcolor_bgr2hsv_1" cf:dstPort="rows">
    <cf:dataMover cf:compName="zcu104_base" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_cvtcolor_bgr2hsv_1" cf:srcPort="cols" cf:dstInst="hwinst_cvtcolor_bgr2hsv_1" cf:dstPort="cols">
    <cf:dataMover cf:compName="zcu104_base" cf:softwareLib="axi_lite"/>
  </cf:connection>
</cf:model>
