
lab_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d64  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cac  08008f28  08008f28  00018f28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bd4  08009bd4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08009bd4  08009bd4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009bd4  08009bd4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bd4  08009bd4  00019bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009bd8  08009bd8  00019bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009bdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001dc  08009db8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08009db8  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153b9  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aaa  00000000  00000000  000355c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00038070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001048  00000000  00000000  00039208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d84c  00000000  00000000  0003a250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013362  00000000  00000000  00067a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011be1d  00000000  00000000  0007adfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  00196c1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059c8  00000000  00000000  00196ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000fa  00000000  00000000  0019c6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008f0c 	.word	0x08008f0c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	08008f0c 	.word	0x08008f0c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c82:	2003      	movs	r0, #3
 8000c84:	f001 fba4 	bl	80023d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c88:	2000      	movs	r0, #0
 8000c8a:	f000 f80d 	bl	8000ca8 <HAL_InitTick>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d002      	beq.n	8000c9a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c94:	2301      	movs	r3, #1
 8000c96:	71fb      	strb	r3, [r7, #7]
 8000c98:	e001      	b.n	8000c9e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c9a:	f005 f90d 	bl	8005eb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000cb4:	4b17      	ldr	r3, [pc, #92]	; (8000d14 <HAL_InitTick+0x6c>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d023      	beq.n	8000d04 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cbc:	4b16      	ldr	r3, [pc, #88]	; (8000d18 <HAL_InitTick+0x70>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_InitTick+0x6c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f001 fbb1 	bl	800243a <HAL_SYSTICK_Config>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d10f      	bne.n	8000cfe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2b0f      	cmp	r3, #15
 8000ce2:	d809      	bhi.n	8000cf8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	6879      	ldr	r1, [r7, #4]
 8000ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cec:	f001 fb7b 	bl	80023e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cf0:	4a0a      	ldr	r2, [pc, #40]	; (8000d1c <HAL_InitTick+0x74>)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6013      	str	r3, [r2, #0]
 8000cf6:	e007      	b.n	8000d08 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	73fb      	strb	r3, [r7, #15]
 8000cfc:	e004      	b.n	8000d08 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	73fb      	strb	r3, [r7, #15]
 8000d02:	e001      	b.n	8000d08 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000004 	.word	0x20000004
 8000d18:	20000008 	.word	0x20000008
 8000d1c:	20000000 	.word	0x20000000

08000d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d24:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <HAL_IncTick+0x20>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <HAL_IncTick+0x24>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4413      	add	r3, r2
 8000d30:	4a04      	ldr	r2, [pc, #16]	; (8000d44 <HAL_IncTick+0x24>)
 8000d32:	6013      	str	r3, [r2, #0]
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000004 	.word	0x20000004
 8000d44:	200001f8 	.word	0x200001f8

08000d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <HAL_GetTick+0x14>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	200001f8 	.word	0x200001f8

08000d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d68:	f7ff ffee 	bl	8000d48 <HAL_GetTick>
 8000d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d78:	d005      	beq.n	8000d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d7a:	4b0a      	ldr	r3, [pc, #40]	; (8000da4 <HAL_Delay+0x44>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	4413      	add	r3, r2
 8000d84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d86:	bf00      	nop
 8000d88:	f7ff ffde 	bl	8000d48 <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d8f7      	bhi.n	8000d88 <HAL_Delay+0x28>
  {
  }
}
 8000d98:	bf00      	nop
 8000d9a:	bf00      	nop
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	20000004 	.word	0x20000004

08000da8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	431a      	orrs	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	b083      	sub	sp, #12
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	431a      	orrs	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	609a      	str	r2, [r3, #8]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr

08000df4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b087      	sub	sp, #28
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
 8000e1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	3360      	adds	r3, #96	; 0x60
 8000e22:	461a      	mov	r2, r3
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	4413      	add	r3, r2
 8000e2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <LL_ADC_SetOffset+0x44>)
 8000e32:	4013      	ands	r3, r2
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000e3a:	683a      	ldr	r2, [r7, #0]
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e48:	bf00      	nop
 8000e4a:	371c      	adds	r7, #28
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	03fff000 	.word	0x03fff000

08000e58 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3360      	adds	r3, #96	; 0x60
 8000e66:	461a      	mov	r2, r3
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	4413      	add	r3, r2
 8000e6e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b087      	sub	sp, #28
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	3360      	adds	r3, #96	; 0x60
 8000e94:	461a      	mov	r2, r3
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	4413      	add	r3, r2
 8000e9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	431a      	orrs	r2, r3
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000eae:	bf00      	nop
 8000eb0:	371c      	adds	r7, #28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	b083      	sub	sp, #12
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	6078      	str	r0, [r7, #4]
 8000ec2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	431a      	orrs	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	615a      	str	r2, [r3, #20]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d101      	bne.n	8000ef8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e000      	b.n	8000efa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b087      	sub	sp, #28
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	60f8      	str	r0, [r7, #12]
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	3330      	adds	r3, #48	; 0x30
 8000f16:	461a      	mov	r2, r3
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	0a1b      	lsrs	r3, r3, #8
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	f003 030c 	and.w	r3, r3, #12
 8000f22:	4413      	add	r3, r2
 8000f24:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	f003 031f 	and.w	r3, r3, #31
 8000f30:	211f      	movs	r1, #31
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	43db      	mvns	r3, r3
 8000f38:	401a      	ands	r2, r3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	0e9b      	lsrs	r3, r3, #26
 8000f3e:	f003 011f 	and.w	r1, r3, #31
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	f003 031f 	and.w	r3, r3, #31
 8000f48:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f52:	bf00      	nop
 8000f54:	371c      	adds	r7, #28
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b087      	sub	sp, #28
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	60f8      	str	r0, [r7, #12]
 8000f66:	60b9      	str	r1, [r7, #8]
 8000f68:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	3314      	adds	r3, #20
 8000f6e:	461a      	mov	r2, r3
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	0e5b      	lsrs	r3, r3, #25
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	f003 0304 	and.w	r3, r3, #4
 8000f7a:	4413      	add	r3, r2
 8000f7c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	0d1b      	lsrs	r3, r3, #20
 8000f86:	f003 031f 	and.w	r3, r3, #31
 8000f8a:	2107      	movs	r1, #7
 8000f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	401a      	ands	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	0d1b      	lsrs	r3, r3, #20
 8000f98:	f003 031f 	and.w	r3, r3, #31
 8000f9c:	6879      	ldr	r1, [r7, #4]
 8000f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000fa8:	bf00      	nop
 8000faa:	371c      	adds	r7, #28
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	401a      	ands	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f003 0318 	and.w	r3, r3, #24
 8000fd6:	4908      	ldr	r1, [pc, #32]	; (8000ff8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000fd8:	40d9      	lsrs	r1, r3
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	400b      	ands	r3, r1
 8000fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000fea:	bf00      	nop
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	0007ffff 	.word	0x0007ffff

08000ffc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800100c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	6093      	str	r3, [r2, #8]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001030:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001034:	d101      	bne.n	800103a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001036:	2301      	movs	r3, #1
 8001038:	e000      	b.n	800103c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800103a:	2300      	movs	r3, #0
}
 800103c:	4618      	mov	r0, r3
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001058:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800105c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001080:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001084:	d101      	bne.n	800108a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001086:	2301      	movs	r3, #1
 8001088:	e000      	b.n	800108c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010ac:	f043 0201 	orr.w	r2, r3, #1
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010d4:	f043 0202 	orr.w	r2, r3, #2
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d101      	bne.n	8001100 <LL_ADC_IsEnabled+0x18>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <LL_ADC_IsEnabled+0x1a>
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	2b02      	cmp	r3, #2
 8001120:	d101      	bne.n	8001126 <LL_ADC_IsDisableOngoing+0x18>
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <LL_ADC_IsDisableOngoing+0x1a>
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001144:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001148:	f043 0204 	orr.w	r2, r3, #4
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800116c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001170:	f043 0210 	orr.w	r2, r3, #16
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	2b04      	cmp	r3, #4
 8001196:	d101      	bne.n	800119c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001198:	2301      	movs	r3, #1
 800119a:	e000      	b.n	800119e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80011aa:	b480      	push	{r7}
 80011ac:	b083      	sub	sp, #12
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011ba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011be:	f043 0220 	orr.w	r2, r3, #32
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 0308 	and.w	r3, r3, #8
 80011e2:	2b08      	cmp	r3, #8
 80011e4:	d101      	bne.n	80011ea <LL_ADC_INJ_IsConversionOngoing+0x18>
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001200:	2300      	movs	r3, #0
 8001202:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e12f      	b.n	8001472 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	691b      	ldr	r3, [r3, #16]
 8001216:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800121c:	2b00      	cmp	r3, #0
 800121e:	d109      	bne.n	8001234 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f004 fe6d 	bl	8005f00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fef1 	bl	8001020 <LL_ADC_IsDeepPowerDownEnabled>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d004      	beq.n	800124e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fed7 	bl	8000ffc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff ff0c 	bl	8001070 <LL_ADC_IsInternalRegulatorEnabled>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d115      	bne.n	800128a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fef0 	bl	8001048 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001268:	4b84      	ldr	r3, [pc, #528]	; (800147c <HAL_ADC_Init+0x284>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	099b      	lsrs	r3, r3, #6
 800126e:	4a84      	ldr	r2, [pc, #528]	; (8001480 <HAL_ADC_Init+0x288>)
 8001270:	fba2 2303 	umull	r2, r3, r2, r3
 8001274:	099b      	lsrs	r3, r3, #6
 8001276:	3301      	adds	r3, #1
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800127c:	e002      	b.n	8001284 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	3b01      	subs	r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f9      	bne.n	800127e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff feee 	bl	8001070 <LL_ADC_IsInternalRegulatorEnabled>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10d      	bne.n	80012b6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129e:	f043 0210 	orr.w	r2, r3, #16
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012aa:	f043 0201 	orr.w	r2, r3, #1
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff ff62 	bl	8001184 <LL_ADC_REG_IsConversionOngoing>
 80012c0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c6:	f003 0310 	and.w	r3, r3, #16
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f040 80c8 	bne.w	8001460 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	f040 80c4 	bne.w	8001460 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012dc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80012e0:	f043 0202 	orr.w	r2, r3, #2
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fefb 	bl	80010e8 <LL_ADC_IsEnabled>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d10b      	bne.n	8001310 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80012f8:	4862      	ldr	r0, [pc, #392]	; (8001484 <HAL_ADC_Init+0x28c>)
 80012fa:	f7ff fef5 	bl	80010e8 <LL_ADC_IsEnabled>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d105      	bne.n	8001310 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	4619      	mov	r1, r3
 800130a:	485f      	ldr	r0, [pc, #380]	; (8001488 <HAL_ADC_Init+0x290>)
 800130c:	f7ff fd4c 	bl	8000da8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	7e5b      	ldrb	r3, [r3, #25]
 8001314:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800131a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001320:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001326:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800132e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001330:	4313      	orrs	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f893 3020 	ldrb.w	r3, [r3, #32]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d106      	bne.n	800134c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001342:	3b01      	subs	r3, #1
 8001344:	045b      	lsls	r3, r3, #17
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4313      	orrs	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001350:	2b00      	cmp	r3, #0
 8001352:	d009      	beq.n	8001368 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001358:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001360:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	68da      	ldr	r2, [r3, #12]
 800136e:	4b47      	ldr	r3, [pc, #284]	; (800148c <HAL_ADC_Init+0x294>)
 8001370:	4013      	ands	r3, r2
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	69b9      	ldr	r1, [r7, #24]
 8001378:	430b      	orrs	r3, r1
 800137a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff feff 	bl	8001184 <LL_ADC_REG_IsConversionOngoing>
 8001386:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff20 	bl	80011d2 <LL_ADC_INJ_IsConversionOngoing>
 8001392:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d140      	bne.n	800141c <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d13d      	bne.n	800141c <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	7e1b      	ldrb	r3, [r3, #24]
 80013a8:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80013aa:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80013b2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80013b4:	4313      	orrs	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80013c2:	f023 0306 	bic.w	r3, r3, #6
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	6812      	ldr	r2, [r2, #0]
 80013ca:	69b9      	ldr	r1, [r7, #24]
 80013cc:	430b      	orrs	r3, r1
 80013ce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d118      	bne.n	800140c <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80013e4:	f023 0304 	bic.w	r3, r3, #4
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80013f0:	4311      	orrs	r1, r2
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80013f6:	4311      	orrs	r1, r2
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80013fc:	430a      	orrs	r2, r1
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f042 0201 	orr.w	r2, r2, #1
 8001408:	611a      	str	r2, [r3, #16]
 800140a:	e007      	b.n	800141c <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	691a      	ldr	r2, [r3, #16]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f022 0201 	bic.w	r2, r2, #1
 800141a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d10c      	bne.n	800143e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	f023 010f 	bic.w	r1, r3, #15
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	1e5a      	subs	r2, r3, #1
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	430a      	orrs	r2, r1
 800143a:	631a      	str	r2, [r3, #48]	; 0x30
 800143c:	e007      	b.n	800144e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f022 020f 	bic.w	r2, r2, #15
 800144c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001452:	f023 0303 	bic.w	r3, r3, #3
 8001456:	f043 0201 	orr.w	r2, r3, #1
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	659a      	str	r2, [r3, #88]	; 0x58
 800145e:	e007      	b.n	8001470 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001464:	f043 0210 	orr.w	r2, r3, #16
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001470:	7ffb      	ldrb	r3, [r7, #31]
}
 8001472:	4618      	mov	r0, r3
 8001474:	3720      	adds	r7, #32
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000008 	.word	0x20000008
 8001480:	053e2d63 	.word	0x053e2d63
 8001484:	50040000 	.word	0x50040000
 8001488:	50040300 	.word	0x50040300
 800148c:	fff0c007 	.word	0xfff0c007

08001490 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fe71 	bl	8001184 <LL_ADC_REG_IsConversionOngoing>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d14f      	bne.n	8001548 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d101      	bne.n	80014b6 <HAL_ADC_Start+0x26>
 80014b2:	2302      	movs	r3, #2
 80014b4:	e04b      	b.n	800154e <HAL_ADC_Start+0xbe>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2201      	movs	r2, #1
 80014ba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 fdd0 	bl	8002064 <ADC_Enable>
 80014c4:	4603      	mov	r3, r0
 80014c6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d137      	bne.n	800153e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80014d6:	f023 0301 	bic.w	r3, r3, #1
 80014da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014ee:	d106      	bne.n	80014fe <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014f4:	f023 0206 	bic.w	r2, r3, #6
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80014fc:	e002      	b.n	8001504 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	221c      	movs	r2, #28
 800150a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d007      	beq.n	8001532 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001526:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800152a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fdfc 	bl	8001134 <LL_ADC_REG_StartConversion>
 800153c:	e006      	b.n	800154c <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8001546:	e001      	b.n	800154c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001548:	2302      	movs	r3, #2
 800154a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800154c:	7bfb      	ldrb	r3, [r7, #15]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b084      	sub	sp, #16
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001564:	2b01      	cmp	r3, #1
 8001566:	d101      	bne.n	800156c <HAL_ADC_Stop+0x16>
 8001568:	2302      	movs	r3, #2
 800156a:	e023      	b.n	80015b4 <HAL_ADC_Stop+0x5e>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2201      	movs	r2, #1
 8001570:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001574:	2103      	movs	r1, #3
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 fcb8 	bl	8001eec <ADC_ConversionStop>
 800157c:	4603      	mov	r3, r0
 800157e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d111      	bne.n	80015aa <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f000 fdf2 	bl	8002170 <ADC_Disable>
 800158c:	4603      	mov	r3, r0
 800158e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001590:	7bfb      	ldrb	r3, [r7, #15]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d109      	bne.n	80015aa <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800159a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800159e:	f023 0301 	bic.w	r3, r3, #1
 80015a2:	f043 0201 	orr.w	r2, r3, #1
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3710      	adds	r7, #16
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	2b08      	cmp	r3, #8
 80015cc:	d102      	bne.n	80015d4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80015ce:	2308      	movs	r3, #8
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	e010      	b.n	80015f6 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d007      	beq.n	80015f2 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015e6:	f043 0220 	orr.w	r2, r3, #32
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e06f      	b.n	80016d2 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80015f2:	2304      	movs	r3, #4
 80015f4:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80015f6:	f7ff fba7 	bl	8000d48 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80015fc:	e021      	b.n	8001642 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001604:	d01d      	beq.n	8001642 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001606:	f7ff fb9f 	bl	8000d48 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	683a      	ldr	r2, [r7, #0]
 8001612:	429a      	cmp	r2, r3
 8001614:	d302      	bcc.n	800161c <HAL_ADC_PollForConversion+0x60>
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d112      	bne.n	8001642 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	4013      	ands	r3, r2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d10b      	bne.n	8001642 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800162e:	f043 0204 	orr.w	r2, r3, #4
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	659a      	str	r2, [r3, #88]	; 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2200      	movs	r2, #0
 800163a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e047      	b.n	80016d2 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	4013      	ands	r3, r2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0d6      	beq.n	80015fe <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001654:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff fc3d 	bl	8000ee0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d01c      	beq.n	80016a6 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7e5b      	ldrb	r3, [r3, #25]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d118      	bne.n	80016a6 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0308 	and.w	r3, r3, #8
 800167e:	2b08      	cmp	r3, #8
 8001680:	d111      	bne.n	80016a6 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001686:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001692:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d105      	bne.n	80016a6 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169e:	f043 0201 	orr.w	r2, r3, #1
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	659a      	str	r2, [r3, #88]	; 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d104      	bne.n	80016be <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2208      	movs	r2, #8
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	e008      	b.n	80016d0 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d103      	bne.n	80016d0 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	220c      	movs	r2, #12
 80016ce:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3718      	adds	r7, #24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b0b6      	sub	sp, #216	; 0xd8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016fe:	2300      	movs	r3, #0
 8001700:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800170e:	2b01      	cmp	r3, #1
 8001710:	d101      	bne.n	8001716 <HAL_ADC_ConfigChannel+0x22>
 8001712:	2302      	movs	r3, #2
 8001714:	e3d5      	b.n	8001ec2 <HAL_ADC_ConfigChannel+0x7ce>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fd2e 	bl	8001184 <LL_ADC_REG_IsConversionOngoing>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	f040 83ba 	bne.w	8001ea4 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	2b05      	cmp	r3, #5
 8001736:	d824      	bhi.n	8001782 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	3b02      	subs	r3, #2
 800173e:	2b03      	cmp	r3, #3
 8001740:	d81b      	bhi.n	800177a <HAL_ADC_ConfigChannel+0x86>
 8001742:	a201      	add	r2, pc, #4	; (adr r2, 8001748 <HAL_ADC_ConfigChannel+0x54>)
 8001744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001748:	08001759 	.word	0x08001759
 800174c:	08001761 	.word	0x08001761
 8001750:	08001769 	.word	0x08001769
 8001754:	08001771 	.word	0x08001771
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	220c      	movs	r2, #12
 800175c:	605a      	str	r2, [r3, #4]
          break;
 800175e:	e011      	b.n	8001784 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	2212      	movs	r2, #18
 8001764:	605a      	str	r2, [r3, #4]
          break;
 8001766:	e00d      	b.n	8001784 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	2218      	movs	r2, #24
 800176c:	605a      	str	r2, [r3, #4]
          break;
 800176e:	e009      	b.n	8001784 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001776:	605a      	str	r2, [r3, #4]
          break;
 8001778:	e004      	b.n	8001784 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	2206      	movs	r2, #6
 800177e:	605a      	str	r2, [r3, #4]
          break;
 8001780:	e000      	b.n	8001784 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001782:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6818      	ldr	r0, [r3, #0]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	6859      	ldr	r1, [r3, #4]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	f7ff fbb8 	bl	8000f06 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fcf2 	bl	8001184 <LL_ADC_REG_IsConversionOngoing>
 80017a0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fd12 	bl	80011d2 <LL_ADC_INJ_IsConversionOngoing>
 80017ae:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017b2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f040 81c1 	bne.w	8001b3e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f040 81bc 	bne.w	8001b3e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80017ce:	d10f      	bne.n	80017f0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6818      	ldr	r0, [r3, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2200      	movs	r2, #0
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff fbbf 	bl	8000f5e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fb66 	bl	8000eba <LL_ADC_SetSamplingTimeCommonConfig>
 80017ee:	e00e      	b.n	800180e <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	6819      	ldr	r1, [r3, #0]
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	461a      	mov	r2, r3
 80017fe:	f7ff fbae 	bl	8000f5e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2100      	movs	r1, #0
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff fb56 	bl	8000eba <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	695a      	ldr	r2, [r3, #20]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	08db      	lsrs	r3, r3, #3
 800181a:	f003 0303 	and.w	r3, r3, #3
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	2b04      	cmp	r3, #4
 800182e:	d00a      	beq.n	8001846 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6818      	ldr	r0, [r3, #0]
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	6919      	ldr	r1, [r3, #16]
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001840:	f7ff fae6 	bl	8000e10 <LL_ADC_SetOffset>
 8001844:	e17b      	b.n	8001b3e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fb03 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001852:	4603      	mov	r3, r0
 8001854:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001858:	2b00      	cmp	r3, #0
 800185a:	d10a      	bne.n	8001872 <HAL_ADC_ConfigChannel+0x17e>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff faf8 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001868:	4603      	mov	r3, r0
 800186a:	0e9b      	lsrs	r3, r3, #26
 800186c:	f003 021f 	and.w	r2, r3, #31
 8001870:	e01e      	b.n	80018b0 <HAL_ADC_ConfigChannel+0x1bc>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff faed 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001884:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001888:	fa93 f3a3 	rbit	r3, r3
 800188c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001890:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001894:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001898:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80018a0:	2320      	movs	r3, #32
 80018a2:	e004      	b.n	80018ae <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80018a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80018a8:	fab3 f383 	clz	r3, r3
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d105      	bne.n	80018c8 <HAL_ADC_ConfigChannel+0x1d4>
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	0e9b      	lsrs	r3, r3, #26
 80018c2:	f003 031f 	and.w	r3, r3, #31
 80018c6:	e018      	b.n	80018fa <HAL_ADC_ConfigChannel+0x206>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80018d4:	fa93 f3a3 	rbit	r3, r3
 80018d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80018dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80018e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d101      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80018ec:	2320      	movs	r3, #32
 80018ee:	e004      	b.n	80018fa <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80018f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018f4:	fab3 f383 	clz	r3, r3
 80018f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d106      	bne.n	800190c <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2200      	movs	r2, #0
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fabc 	bl	8000e84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff faa0 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001918:	4603      	mov	r3, r0
 800191a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800191e:	2b00      	cmp	r3, #0
 8001920:	d10a      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x244>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2101      	movs	r1, #1
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff fa95 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	0e9b      	lsrs	r3, r3, #26
 8001932:	f003 021f 	and.w	r2, r3, #31
 8001936:	e01e      	b.n	8001976 <HAL_ADC_ConfigChannel+0x282>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2101      	movs	r1, #1
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fa8a 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001944:	4603      	mov	r3, r0
 8001946:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800194e:	fa93 f3a3 	rbit	r3, r3
 8001952:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001956:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800195a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800195e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8001966:	2320      	movs	r3, #32
 8001968:	e004      	b.n	8001974 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800196a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800196e:	fab3 f383 	clz	r3, r3
 8001972:	b2db      	uxtb	r3, r3
 8001974:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800197e:	2b00      	cmp	r3, #0
 8001980:	d105      	bne.n	800198e <HAL_ADC_ConfigChannel+0x29a>
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	0e9b      	lsrs	r3, r3, #26
 8001988:	f003 031f 	and.w	r3, r3, #31
 800198c:	e018      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x2cc>
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001996:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800199a:	fa93 f3a3 	rbit	r3, r3
 800199e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80019a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80019a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80019aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80019b2:	2320      	movs	r3, #32
 80019b4:	e004      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80019b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019ba:	fab3 f383 	clz	r3, r3
 80019be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d106      	bne.n	80019d2 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2200      	movs	r2, #0
 80019ca:	2101      	movs	r1, #1
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fa59 	bl	8000e84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2102      	movs	r1, #2
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fa3d 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d10a      	bne.n	80019fe <HAL_ADC_ConfigChannel+0x30a>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2102      	movs	r1, #2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fa32 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 80019f4:	4603      	mov	r3, r0
 80019f6:	0e9b      	lsrs	r3, r3, #26
 80019f8:	f003 021f 	and.w	r2, r3, #31
 80019fc:	e01e      	b.n	8001a3c <HAL_ADC_ConfigChannel+0x348>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2102      	movs	r1, #2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff fa27 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a14:	fa93 f3a3 	rbit	r3, r3
 8001a18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001a1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a20:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001a24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d101      	bne.n	8001a30 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8001a2c:	2320      	movs	r3, #32
 8001a2e:	e004      	b.n	8001a3a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8001a30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a34:	fab3 f383 	clz	r3, r3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d105      	bne.n	8001a54 <HAL_ADC_ConfigChannel+0x360>
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	0e9b      	lsrs	r3, r3, #26
 8001a4e:	f003 031f 	and.w	r3, r3, #31
 8001a52:	e016      	b.n	8001a82 <HAL_ADC_ConfigChannel+0x38e>
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a60:	fa93 f3a3 	rbit	r3, r3
 8001a64:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001a66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001a6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d101      	bne.n	8001a78 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8001a74:	2320      	movs	r3, #32
 8001a76:	e004      	b.n	8001a82 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8001a78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a7c:	fab3 f383 	clz	r3, r3
 8001a80:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d106      	bne.n	8001a94 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2102      	movs	r1, #2
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff f9f8 	bl	8000e84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2103      	movs	r1, #3
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff f9dc 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d10a      	bne.n	8001ac0 <HAL_ADC_ConfigChannel+0x3cc>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2103      	movs	r1, #3
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff f9d1 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	0e9b      	lsrs	r3, r3, #26
 8001aba:	f003 021f 	and.w	r2, r3, #31
 8001abe:	e017      	b.n	8001af0 <HAL_ADC_ConfigChannel+0x3fc>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2103      	movs	r1, #3
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f9c6 	bl	8000e58 <LL_ADC_GetOffsetChannel>
 8001acc:	4603      	mov	r3, r0
 8001ace:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ad2:	fa93 f3a3 	rbit	r3, r3
 8001ad6:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001ad8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ada:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001adc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8001ae2:	2320      	movs	r3, #32
 8001ae4:	e003      	b.n	8001aee <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8001ae6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ae8:	fab3 f383 	clz	r3, r3
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d105      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x414>
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	0e9b      	lsrs	r3, r3, #26
 8001b02:	f003 031f 	and.w	r3, r3, #31
 8001b06:	e011      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x438>
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b10:	fa93 f3a3 	rbit	r3, r3
 8001b14:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001b16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b18:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001b1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001b20:	2320      	movs	r3, #32
 8001b22:	e003      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8001b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b26:	fab3 f383 	clz	r3, r3
 8001b2a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d106      	bne.n	8001b3e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2200      	movs	r2, #0
 8001b36:	2103      	movs	r1, #3
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff f9a3 	bl	8000e84 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff fad0 	bl	80010e8 <LL_ADC_IsEnabled>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f040 8140 	bne.w	8001dd0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6818      	ldr	r0, [r3, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	6819      	ldr	r1, [r3, #0]
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	f7ff fa29 	bl	8000fb4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	4a8f      	ldr	r2, [pc, #572]	; (8001da4 <HAL_ADC_ConfigChannel+0x6b0>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	f040 8131 	bne.w	8001dd0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10b      	bne.n	8001b96 <HAL_ADC_ConfigChannel+0x4a2>
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	0e9b      	lsrs	r3, r3, #26
 8001b84:	3301      	adds	r3, #1
 8001b86:	f003 031f 	and.w	r3, r3, #31
 8001b8a:	2b09      	cmp	r3, #9
 8001b8c:	bf94      	ite	ls
 8001b8e:	2301      	movls	r3, #1
 8001b90:	2300      	movhi	r3, #0
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	e019      	b.n	8001bca <HAL_ADC_ConfigChannel+0x4d6>
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b9e:	fa93 f3a3 	rbit	r3, r3
 8001ba2:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001ba4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ba6:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001ba8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8001bae:	2320      	movs	r3, #32
 8001bb0:	e003      	b.n	8001bba <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8001bb2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bb4:	fab3 f383 	clz	r3, r3
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	3301      	adds	r3, #1
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	2b09      	cmp	r3, #9
 8001bc2:	bf94      	ite	ls
 8001bc4:	2301      	movls	r3, #1
 8001bc6:	2300      	movhi	r3, #0
 8001bc8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d079      	beq.n	8001cc2 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d107      	bne.n	8001bea <HAL_ADC_ConfigChannel+0x4f6>
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	0e9b      	lsrs	r3, r3, #26
 8001be0:	3301      	adds	r3, #1
 8001be2:	069b      	lsls	r3, r3, #26
 8001be4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001be8:	e015      	b.n	8001c16 <HAL_ADC_ConfigChannel+0x522>
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bf2:	fa93 f3a3 	rbit	r3, r3
 8001bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001bf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bfa:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001bfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8001c02:	2320      	movs	r3, #32
 8001c04:	e003      	b.n	8001c0e <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8001c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c08:	fab3 f383 	clz	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	3301      	adds	r3, #1
 8001c10:	069b      	lsls	r3, r3, #26
 8001c12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d109      	bne.n	8001c36 <HAL_ADC_ConfigChannel+0x542>
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	0e9b      	lsrs	r3, r3, #26
 8001c28:	3301      	adds	r3, #1
 8001c2a:	f003 031f 	and.w	r3, r3, #31
 8001c2e:	2101      	movs	r1, #1
 8001c30:	fa01 f303 	lsl.w	r3, r1, r3
 8001c34:	e017      	b.n	8001c66 <HAL_ADC_ConfigChannel+0x572>
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001c44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c46:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8001c4e:	2320      	movs	r3, #32
 8001c50:	e003      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8001c52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c54:	fab3 f383 	clz	r3, r3
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	f003 031f 	and.w	r3, r3, #31
 8001c60:	2101      	movs	r1, #1
 8001c62:	fa01 f303 	lsl.w	r3, r1, r3
 8001c66:	ea42 0103 	orr.w	r1, r2, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10a      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x598>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	0e9b      	lsrs	r3, r3, #26
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	f003 021f 	and.w	r2, r3, #31
 8001c82:	4613      	mov	r3, r2
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	4413      	add	r3, r2
 8001c88:	051b      	lsls	r3, r3, #20
 8001c8a:	e018      	b.n	8001cbe <HAL_ADC_ConfigChannel+0x5ca>
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c94:	fa93 f3a3 	rbit	r3, r3
 8001c98:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001c9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8001ca4:	2320      	movs	r3, #32
 8001ca6:	e003      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8001ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001caa:	fab3 f383 	clz	r3, r3
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	f003 021f 	and.w	r2, r3, #31
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	4413      	add	r3, r2
 8001cbc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001cbe:	430b      	orrs	r3, r1
 8001cc0:	e081      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d107      	bne.n	8001cde <HAL_ADC_ConfigChannel+0x5ea>
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	0e9b      	lsrs	r3, r3, #26
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	069b      	lsls	r3, r3, #26
 8001cd8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cdc:	e015      	b.n	8001d0a <HAL_ADC_ConfigChannel+0x616>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce6:	fa93 f3a3 	rbit	r3, r3
 8001cea:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cee:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8001cf6:	2320      	movs	r3, #32
 8001cf8:	e003      	b.n	8001d02 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8001cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cfc:	fab3 f383 	clz	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	3301      	adds	r3, #1
 8001d04:	069b      	lsls	r3, r3, #26
 8001d06:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d109      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x636>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	0e9b      	lsrs	r3, r3, #26
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	f003 031f 	and.w	r3, r3, #31
 8001d22:	2101      	movs	r1, #1
 8001d24:	fa01 f303 	lsl.w	r3, r1, r3
 8001d28:	e017      	b.n	8001d5a <HAL_ADC_ConfigChannel+0x666>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d30:	6a3b      	ldr	r3, [r7, #32]
 8001d32:	fa93 f3a3 	rbit	r3, r3
 8001d36:	61fb      	str	r3, [r7, #28]
  return result;
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8001d42:	2320      	movs	r3, #32
 8001d44:	e003      	b.n	8001d4e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	fab3 f383 	clz	r3, r3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	3301      	adds	r3, #1
 8001d50:	f003 031f 	and.w	r3, r3, #31
 8001d54:	2101      	movs	r1, #1
 8001d56:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5a:	ea42 0103 	orr.w	r1, r2, r3
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10d      	bne.n	8001d86 <HAL_ADC_ConfigChannel+0x692>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	0e9b      	lsrs	r3, r3, #26
 8001d70:	3301      	adds	r3, #1
 8001d72:	f003 021f 	and.w	r2, r3, #31
 8001d76:	4613      	mov	r3, r2
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	4413      	add	r3, r2
 8001d7c:	3b1e      	subs	r3, #30
 8001d7e:	051b      	lsls	r3, r3, #20
 8001d80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d84:	e01e      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x6d0>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	fa93 f3a3 	rbit	r3, r3
 8001d92:	613b      	str	r3, [r7, #16]
  return result;
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d104      	bne.n	8001da8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8001d9e:	2320      	movs	r3, #32
 8001da0:	e006      	b.n	8001db0 <HAL_ADC_ConfigChannel+0x6bc>
 8001da2:	bf00      	nop
 8001da4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	fab3 f383 	clz	r3, r3
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	3301      	adds	r3, #1
 8001db2:	f003 021f 	and.w	r2, r3, #31
 8001db6:	4613      	mov	r3, r2
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	4413      	add	r3, r2
 8001dbc:	3b1e      	subs	r3, #30
 8001dbe:	051b      	lsls	r3, r3, #20
 8001dc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dc4:	430b      	orrs	r3, r1
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	6892      	ldr	r2, [r2, #8]
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f7ff f8c7 	bl	8000f5e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4b3d      	ldr	r3, [pc, #244]	; (8001ecc <HAL_ADC_ConfigChannel+0x7d8>)
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d06c      	beq.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ddc:	483c      	ldr	r0, [pc, #240]	; (8001ed0 <HAL_ADC_ConfigChannel+0x7dc>)
 8001dde:	f7ff f809 	bl	8000df4 <LL_ADC_GetCommonPathInternalCh>
 8001de2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a3a      	ldr	r2, [pc, #232]	; (8001ed4 <HAL_ADC_ConfigChannel+0x7e0>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d127      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001df0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001df4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d121      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a35      	ldr	r2, [pc, #212]	; (8001ed8 <HAL_ADC_ConfigChannel+0x7e4>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d157      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e0a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e0e:	4619      	mov	r1, r3
 8001e10:	482f      	ldr	r0, [pc, #188]	; (8001ed0 <HAL_ADC_ConfigChannel+0x7dc>)
 8001e12:	f7fe ffdc 	bl	8000dce <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e16:	4b31      	ldr	r3, [pc, #196]	; (8001edc <HAL_ADC_ConfigChannel+0x7e8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	099b      	lsrs	r3, r3, #6
 8001e1c:	4a30      	ldr	r2, [pc, #192]	; (8001ee0 <HAL_ADC_ConfigChannel+0x7ec>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	099b      	lsrs	r3, r3, #6
 8001e24:	1c5a      	adds	r2, r3, #1
 8001e26:	4613      	mov	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	4413      	add	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e30:	e002      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	3b01      	subs	r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f9      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e3e:	e03a      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a27      	ldr	r2, [pc, #156]	; (8001ee4 <HAL_ADC_ConfigChannel+0x7f0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d113      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x77e>
 8001e4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10d      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1f      	ldr	r2, [pc, #124]	; (8001ed8 <HAL_ADC_ConfigChannel+0x7e4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d12a      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4819      	ldr	r0, [pc, #100]	; (8001ed0 <HAL_ADC_ConfigChannel+0x7dc>)
 8001e6c:	f7fe ffaf 	bl	8000dce <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e70:	e021      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a1c      	ldr	r2, [pc, #112]	; (8001ee8 <HAL_ADC_ConfigChannel+0x7f4>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d11c      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d116      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <HAL_ADC_ConfigChannel+0x7e4>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d111      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e96:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	480c      	ldr	r0, [pc, #48]	; (8001ed0 <HAL_ADC_ConfigChannel+0x7dc>)
 8001e9e:	f7fe ff96 	bl	8000dce <LL_ADC_SetCommonPathInternalCh>
 8001ea2:	e008      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea8:	f043 0220 	orr.w	r2, r3, #32
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8001ebe:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	37d8      	adds	r7, #216	; 0xd8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	80080000 	.word	0x80080000
 8001ed0:	50040300 	.word	0x50040300
 8001ed4:	c7520000 	.word	0xc7520000
 8001ed8:	50040000 	.word	0x50040000
 8001edc:	20000008 	.word	0x20000008
 8001ee0:	053e2d63 	.word	0x053e2d63
 8001ee4:	cb840000 	.word	0xcb840000
 8001ee8:	80000001 	.word	0x80000001

08001eec <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b088      	sub	sp, #32
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff f93e 	bl	8001184 <LL_ADC_REG_IsConversionOngoing>
 8001f08:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff f95f 	bl	80011d2 <LL_ADC_INJ_IsConversionOngoing>
 8001f14:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d103      	bne.n	8001f24 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8098 	beq.w	8002054 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d02a      	beq.n	8001f88 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	7e5b      	ldrb	r3, [r3, #25]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d126      	bne.n	8001f88 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	7e1b      	ldrb	r3, [r3, #24]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d122      	bne.n	8001f88 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001f42:	2301      	movs	r3, #1
 8001f44:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001f46:	e014      	b.n	8001f72 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	4a45      	ldr	r2, [pc, #276]	; (8002060 <ADC_ConversionStop+0x174>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d90d      	bls.n	8001f6c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f54:	f043 0210 	orr.w	r2, r3, #16
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f60:	f043 0201 	orr.w	r2, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e074      	b.n	8002056 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f7c:	2b40      	cmp	r3, #64	; 0x40
 8001f7e:	d1e3      	bne.n	8001f48 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2240      	movs	r2, #64	; 0x40
 8001f86:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d014      	beq.n	8001fb8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff f8f6 	bl	8001184 <LL_ADC_REG_IsConversionOngoing>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00c      	beq.n	8001fb8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff f8b3 	bl	800110e <LL_ADC_IsDisableOngoing>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d104      	bne.n	8001fb8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff f8d2 	bl	800115c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d014      	beq.n	8001fe8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff f905 	bl	80011d2 <LL_ADC_INJ_IsConversionOngoing>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00c      	beq.n	8001fe8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff f89b 	bl	800110e <LL_ADC_IsDisableOngoing>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d104      	bne.n	8001fe8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff f8e1 	bl	80011aa <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d005      	beq.n	8001ffa <ADC_ConversionStop+0x10e>
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	2b03      	cmp	r3, #3
 8001ff2:	d105      	bne.n	8002000 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001ff4:	230c      	movs	r3, #12
 8001ff6:	617b      	str	r3, [r7, #20]
        break;
 8001ff8:	e005      	b.n	8002006 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001ffa:	2308      	movs	r3, #8
 8001ffc:	617b      	str	r3, [r7, #20]
        break;
 8001ffe:	e002      	b.n	8002006 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002000:	2304      	movs	r3, #4
 8002002:	617b      	str	r3, [r7, #20]
        break;
 8002004:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002006:	f7fe fe9f 	bl	8000d48 <HAL_GetTick>
 800200a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800200c:	e01b      	b.n	8002046 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800200e:	f7fe fe9b 	bl	8000d48 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	2b05      	cmp	r3, #5
 800201a:	d914      	bls.n	8002046 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	4013      	ands	r3, r2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00d      	beq.n	8002046 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	f043 0210 	orr.w	r2, r3, #16
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203a:	f043 0201 	orr.w	r2, r3, #1
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e007      	b.n	8002056 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	4013      	ands	r3, r2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1dc      	bne.n	800200e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3720      	adds	r7, #32
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	a33fffff 	.word	0xa33fffff

08002064 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800206c:	2300      	movs	r3, #0
 800206e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff f837 	bl	80010e8 <LL_ADC_IsEnabled>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d169      	bne.n	8002154 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	689a      	ldr	r2, [r3, #8]
 8002086:	4b36      	ldr	r3, [pc, #216]	; (8002160 <ADC_Enable+0xfc>)
 8002088:	4013      	ands	r3, r2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00d      	beq.n	80020aa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002092:	f043 0210 	orr.w	r2, r3, #16
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800209e:	f043 0201 	orr.w	r2, r3, #1
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e055      	b.n	8002156 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7fe fff2 	bl	8001098 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80020b4:	482b      	ldr	r0, [pc, #172]	; (8002164 <ADC_Enable+0x100>)
 80020b6:	f7fe fe9d 	bl	8000df4 <LL_ADC_GetCommonPathInternalCh>
 80020ba:	4603      	mov	r3, r0
 80020bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d013      	beq.n	80020ec <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020c4:	4b28      	ldr	r3, [pc, #160]	; (8002168 <ADC_Enable+0x104>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	099b      	lsrs	r3, r3, #6
 80020ca:	4a28      	ldr	r2, [pc, #160]	; (800216c <ADC_Enable+0x108>)
 80020cc:	fba2 2303 	umull	r2, r3, r2, r3
 80020d0:	099b      	lsrs	r3, r3, #6
 80020d2:	1c5a      	adds	r2, r3, #1
 80020d4:	4613      	mov	r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	4413      	add	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80020de:	e002      	b.n	80020e6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1f9      	bne.n	80020e0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80020ec:	f7fe fe2c 	bl	8000d48 <HAL_GetTick>
 80020f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020f2:	e028      	b.n	8002146 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe fff5 	bl	80010e8 <LL_ADC_IsEnabled>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d104      	bne.n	800210e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe ffc5 	bl	8001098 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800210e:	f7fe fe1b 	bl	8000d48 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d914      	bls.n	8002146 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b01      	cmp	r3, #1
 8002128:	d00d      	beq.n	8002146 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800212e:	f043 0210 	orr.w	r2, r3, #16
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800213a:	f043 0201 	orr.w	r2, r3, #1
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e007      	b.n	8002156 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b01      	cmp	r3, #1
 8002152:	d1cf      	bne.n	80020f4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	8000003f 	.word	0x8000003f
 8002164:	50040300 	.word	0x50040300
 8002168:	20000008 	.word	0x20000008
 800216c:	053e2d63 	.word	0x053e2d63

08002170 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f7fe ffc6 	bl	800110e <LL_ADC_IsDisableOngoing>
 8002182:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe ffad 	bl	80010e8 <LL_ADC_IsEnabled>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d047      	beq.n	8002224 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d144      	bne.n	8002224 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 030d 	and.w	r3, r3, #13
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d10c      	bne.n	80021c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7fe ff87 	bl	80010c0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2203      	movs	r2, #3
 80021b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021ba:	f7fe fdc5 	bl	8000d48 <HAL_GetTick>
 80021be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021c0:	e029      	b.n	8002216 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c6:	f043 0210 	orr.w	r2, r3, #16
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d2:	f043 0201 	orr.w	r2, r3, #1
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e023      	b.n	8002226 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021de:	f7fe fdb3 	bl	8000d48 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d914      	bls.n	8002216 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00d      	beq.n	8002216 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fe:	f043 0210 	orr.w	r2, r3, #16
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220a:	f043 0201 	orr.w	r2, r3, #1
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e007      	b.n	8002226 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1dc      	bne.n	80021de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <__NVIC_SetPriorityGrouping+0x44>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800224c:	4013      	ands	r3, r2
 800224e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002258:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800225c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002262:	4a04      	ldr	r2, [pc, #16]	; (8002274 <__NVIC_SetPriorityGrouping+0x44>)
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	60d3      	str	r3, [r2, #12]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	e000ed00 	.word	0xe000ed00

08002278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800227c:	4b04      	ldr	r3, [pc, #16]	; (8002290 <__NVIC_GetPriorityGrouping+0x18>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	0a1b      	lsrs	r3, r3, #8
 8002282:	f003 0307 	and.w	r3, r3, #7
}
 8002286:	4618      	mov	r0, r3
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	db0b      	blt.n	80022be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	f003 021f 	and.w	r2, r3, #31
 80022ac:	4907      	ldr	r1, [pc, #28]	; (80022cc <__NVIC_EnableIRQ+0x38>)
 80022ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b2:	095b      	lsrs	r3, r3, #5
 80022b4:	2001      	movs	r0, #1
 80022b6:	fa00 f202 	lsl.w	r2, r0, r2
 80022ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022be:	bf00      	nop
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000e100 	.word	0xe000e100

080022d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	6039      	str	r1, [r7, #0]
 80022da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	db0a      	blt.n	80022fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	490c      	ldr	r1, [pc, #48]	; (800231c <__NVIC_SetPriority+0x4c>)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	0112      	lsls	r2, r2, #4
 80022f0:	b2d2      	uxtb	r2, r2
 80022f2:	440b      	add	r3, r1
 80022f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022f8:	e00a      	b.n	8002310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	4908      	ldr	r1, [pc, #32]	; (8002320 <__NVIC_SetPriority+0x50>)
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	f003 030f 	and.w	r3, r3, #15
 8002306:	3b04      	subs	r3, #4
 8002308:	0112      	lsls	r2, r2, #4
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	440b      	add	r3, r1
 800230e:	761a      	strb	r2, [r3, #24]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000e100 	.word	0xe000e100
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002324:	b480      	push	{r7}
 8002326:	b089      	sub	sp, #36	; 0x24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	f1c3 0307 	rsb	r3, r3, #7
 800233e:	2b04      	cmp	r3, #4
 8002340:	bf28      	it	cs
 8002342:	2304      	movcs	r3, #4
 8002344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	3304      	adds	r3, #4
 800234a:	2b06      	cmp	r3, #6
 800234c:	d902      	bls.n	8002354 <NVIC_EncodePriority+0x30>
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	3b03      	subs	r3, #3
 8002352:	e000      	b.n	8002356 <NVIC_EncodePriority+0x32>
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	f04f 32ff 	mov.w	r2, #4294967295
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43da      	mvns	r2, r3
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	401a      	ands	r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800236c:	f04f 31ff 	mov.w	r1, #4294967295
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	fa01 f303 	lsl.w	r3, r1, r3
 8002376:	43d9      	mvns	r1, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800237c:	4313      	orrs	r3, r2
         );
}
 800237e:	4618      	mov	r0, r3
 8002380:	3724      	adds	r7, #36	; 0x24
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
	...

0800238c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800239c:	d301      	bcc.n	80023a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800239e:	2301      	movs	r3, #1
 80023a0:	e00f      	b.n	80023c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023a2:	4a0a      	ldr	r2, [pc, #40]	; (80023cc <SysTick_Config+0x40>)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3b01      	subs	r3, #1
 80023a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023aa:	210f      	movs	r1, #15
 80023ac:	f04f 30ff 	mov.w	r0, #4294967295
 80023b0:	f7ff ff8e 	bl	80022d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023b4:	4b05      	ldr	r3, [pc, #20]	; (80023cc <SysTick_Config+0x40>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ba:	4b04      	ldr	r3, [pc, #16]	; (80023cc <SysTick_Config+0x40>)
 80023bc:	2207      	movs	r2, #7
 80023be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	e000e010 	.word	0xe000e010

080023d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7ff ff29 	bl	8002230 <__NVIC_SetPriorityGrouping>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b086      	sub	sp, #24
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	4603      	mov	r3, r0
 80023ee:	60b9      	str	r1, [r7, #8]
 80023f0:	607a      	str	r2, [r7, #4]
 80023f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023f8:	f7ff ff3e 	bl	8002278 <__NVIC_GetPriorityGrouping>
 80023fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	68b9      	ldr	r1, [r7, #8]
 8002402:	6978      	ldr	r0, [r7, #20]
 8002404:	f7ff ff8e 	bl	8002324 <NVIC_EncodePriority>
 8002408:	4602      	mov	r2, r0
 800240a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff ff5d 	bl	80022d0 <__NVIC_SetPriority>
}
 8002416:	bf00      	nop
 8002418:	3718      	adds	r7, #24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b082      	sub	sp, #8
 8002422:	af00      	add	r7, sp, #0
 8002424:	4603      	mov	r3, r0
 8002426:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff31 	bl	8002294 <__NVIC_EnableIRQ>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7ff ffa2 	bl	800238c <SysTick_Config>
 8002448:	4603      	mov	r3, r0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b082      	sub	sp, #8
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e014      	b.n	800248e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	791b      	ldrb	r3, [r3, #4]
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d105      	bne.n	800247a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f003 fd87 	bl	8005f88 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2202      	movs	r2, #2
 800247e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2201      	movs	r2, #1
 800248a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	795b      	ldrb	r3, [r3, #5]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d101      	bne.n	80024b6 <HAL_DAC_Start_DMA+0x1e>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e0ab      	b.n	800260e <HAL_DAC_Start_DMA+0x176>
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2201      	movs	r2, #1
 80024ba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2202      	movs	r2, #2
 80024c0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d12f      	bne.n	8002528 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4a52      	ldr	r2, [pc, #328]	; (8002618 <HAL_DAC_Start_DMA+0x180>)
 80024ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	4a51      	ldr	r2, [pc, #324]	; (800261c <HAL_DAC_Start_DMA+0x184>)
 80024d6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	4a50      	ldr	r2, [pc, #320]	; (8002620 <HAL_DAC_Start_DMA+0x188>)
 80024de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024ee:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d013      	beq.n	800251e <HAL_DAC_Start_DMA+0x86>
 80024f6:	6a3b      	ldr	r3, [r7, #32]
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d845      	bhi.n	8002588 <HAL_DAC_Start_DMA+0xf0>
 80024fc:	6a3b      	ldr	r3, [r7, #32]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_DAC_Start_DMA+0x72>
 8002502:	6a3b      	ldr	r3, [r7, #32]
 8002504:	2b04      	cmp	r3, #4
 8002506:	d005      	beq.n	8002514 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002508:	e03e      	b.n	8002588 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	3308      	adds	r3, #8
 8002510:	613b      	str	r3, [r7, #16]
        break;
 8002512:	e03c      	b.n	800258e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	330c      	adds	r3, #12
 800251a:	613b      	str	r3, [r7, #16]
        break;
 800251c:	e037      	b.n	800258e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3310      	adds	r3, #16
 8002524:	613b      	str	r3, [r7, #16]
        break;
 8002526:	e032      	b.n	800258e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4a3d      	ldr	r2, [pc, #244]	; (8002624 <HAL_DAC_Start_DMA+0x18c>)
 800252e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	4a3c      	ldr	r2, [pc, #240]	; (8002628 <HAL_DAC_Start_DMA+0x190>)
 8002536:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	4a3b      	ldr	r2, [pc, #236]	; (800262c <HAL_DAC_Start_DMA+0x194>)
 800253e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800254e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002550:	6a3b      	ldr	r3, [r7, #32]
 8002552:	2b08      	cmp	r3, #8
 8002554:	d013      	beq.n	800257e <HAL_DAC_Start_DMA+0xe6>
 8002556:	6a3b      	ldr	r3, [r7, #32]
 8002558:	2b08      	cmp	r3, #8
 800255a:	d817      	bhi.n	800258c <HAL_DAC_Start_DMA+0xf4>
 800255c:	6a3b      	ldr	r3, [r7, #32]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_DAC_Start_DMA+0xd2>
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	2b04      	cmp	r3, #4
 8002566:	d005      	beq.n	8002574 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002568:	e010      	b.n	800258c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	3314      	adds	r3, #20
 8002570:	613b      	str	r3, [r7, #16]
        break;
 8002572:	e00c      	b.n	800258e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	3318      	adds	r3, #24
 800257a:	613b      	str	r3, [r7, #16]
        break;
 800257c:	e007      	b.n	800258e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	331c      	adds	r3, #28
 8002584:	613b      	str	r3, [r7, #16]
        break;
 8002586:	e002      	b.n	800258e <HAL_DAC_Start_DMA+0xf6>
        break;
 8002588:	bf00      	nop
 800258a:	e000      	b.n	800258e <HAL_DAC_Start_DMA+0xf6>
        break;
 800258c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d111      	bne.n	80025b8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6898      	ldr	r0, [r3, #8]
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	f000 fb15 	bl	8002bdc <HAL_DMA_Start_IT>
 80025b2:	4603      	mov	r3, r0
 80025b4:	75fb      	strb	r3, [r7, #23]
 80025b6:	e010      	b.n	80025da <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80025c6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	68d8      	ldr	r0, [r3, #12]
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	f000 fb03 	bl	8002bdc <HAL_DMA_Start_IT>
 80025d6:	4603      	mov	r3, r0
 80025d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2200      	movs	r2, #0
 80025de:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80025e0:	7dfb      	ldrb	r3, [r7, #23]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10c      	bne.n	8002600 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6819      	ldr	r1, [r3, #0]
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	f003 0310 	and.w	r3, r3, #16
 80025f2:	2201      	movs	r2, #1
 80025f4:	409a      	lsls	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	e005      	b.n	800260c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	f043 0204 	orr.w	r2, r3, #4
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800260c:	7dfb      	ldrb	r3, [r7, #23]
}
 800260e:	4618      	mov	r0, r3
 8002610:	3718      	adds	r7, #24
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	08002979 	.word	0x08002979
 800261c:	0800299b 	.word	0x0800299b
 8002620:	080029b7 	.word	0x080029b7
 8002624:	08002a21 	.word	0x08002a21
 8002628:	08002a43 	.word	0x08002a43
 800262c:	08002a5f 	.word	0x08002a5f

08002630 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6819      	ldr	r1, [r3, #0]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f003 0310 	and.w	r3, r3, #16
 8002646:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	43da      	mvns	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	400a      	ands	r2, r1
 8002656:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6819      	ldr	r1, [r3, #0]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2201      	movs	r2, #1
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43da      	mvns	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	400a      	ands	r2, r1
 8002672:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10d      	bne.n	8002696 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	4618      	mov	r0, r3
 8002680:	f000 fb27 	bl	8002cd2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	e00c      	b.n	80026b0 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	4618      	mov	r0, r3
 800269c:	f000 fb19 	bl	8002cd2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80026ae:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b083      	sub	sp, #12
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
	...

080026f8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b088      	sub	sp, #32
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	795b      	ldrb	r3, [r3, #5]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d101      	bne.n	8002714 <HAL_DAC_ConfigChannel+0x1c>
 8002710:	2302      	movs	r3, #2
 8002712:	e12a      	b.n	800296a <HAL_DAC_ConfigChannel+0x272>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2202      	movs	r2, #2
 800271e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	2b04      	cmp	r3, #4
 8002726:	d174      	bne.n	8002812 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002728:	f7fe fb0e 	bl	8000d48 <HAL_GetTick>
 800272c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d134      	bne.n	800279e <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002734:	e011      	b.n	800275a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002736:	f7fe fb07 	bl	8000d48 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b01      	cmp	r3, #1
 8002742:	d90a      	bls.n	800275a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	f043 0208 	orr.w	r2, r3, #8
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2203      	movs	r2, #3
 8002754:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e107      	b.n	800296a <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002760:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1e6      	bne.n	8002736 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8002768:	2001      	movs	r0, #1
 800276a:	f7fe faf9 	bl	8000d60 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68ba      	ldr	r2, [r7, #8]
 8002774:	69d2      	ldr	r2, [r2, #28]
 8002776:	641a      	str	r2, [r3, #64]	; 0x40
 8002778:	e01e      	b.n	80027b8 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800277a:	f7fe fae5 	bl	8000d48 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b01      	cmp	r3, #1
 8002786:	d90a      	bls.n	800279e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	f043 0208 	orr.w	r2, r3, #8
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2203      	movs	r2, #3
 8002798:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e0e5      	b.n	800296a <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	dbe8      	blt.n	800277a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80027a8:	2001      	movs	r0, #1
 80027aa:	f7fe fad9 	bl	8000d60 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	69d2      	ldr	r2, [r2, #28]
 80027b6:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f003 0310 	and.w	r3, r3, #16
 80027c4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80027c8:	fa01 f303 	lsl.w	r3, r1, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	ea02 0103 	and.w	r1, r2, r3
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	6a1a      	ldr	r2, [r3, #32]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f003 0310 	and.w	r3, r3, #16
 80027dc:	409a      	lsls	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f003 0310 	and.w	r3, r3, #16
 80027f2:	21ff      	movs	r1, #255	; 0xff
 80027f4:	fa01 f303 	lsl.w	r3, r1, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	ea02 0103 	and.w	r1, r2, r3
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f003 0310 	and.w	r3, r3, #16
 8002808:	409a      	lsls	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	430a      	orrs	r2, r1
 8002810:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d11d      	bne.n	8002856 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002820:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f003 0310 	and.w	r3, r3, #16
 8002828:	221f      	movs	r2, #31
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	69fa      	ldr	r2, [r7, #28]
 8002832:	4013      	ands	r3, r2
 8002834:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0310 	and.w	r3, r3, #16
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	69fa      	ldr	r2, [r7, #28]
 800284a:	4313      	orrs	r3, r2
 800284c:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	69fa      	ldr	r2, [r7, #28]
 8002854:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800285c:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f003 0310 	and.w	r3, r3, #16
 8002864:	2207      	movs	r2, #7
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	43db      	mvns	r3, r3
 800286c:	69fa      	ldr	r2, [r7, #28]
 800286e:	4013      	ands	r3, r2
 8002870:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	431a      	orrs	r2, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	4313      	orrs	r3, r2
 8002882:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f003 0310 	and.w	r3, r3, #16
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	69fa      	ldr	r2, [r7, #28]
 8002892:	4313      	orrs	r3, r2
 8002894:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	69fa      	ldr	r2, [r7, #28]
 800289c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6819      	ldr	r1, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	43da      	mvns	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	400a      	ands	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f003 0310 	and.w	r3, r3, #16
 80028ca:	f640 72fe 	movw	r2, #4094	; 0xffe
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69fa      	ldr	r2, [r7, #28]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f003 0310 	and.w	r3, r3, #16
 80028e6:	697a      	ldr	r2, [r7, #20]
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	69fa      	ldr	r2, [r7, #28]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028fa:	d104      	bne.n	8002906 <HAL_DAC_ConfigChannel+0x20e>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002902:	61fb      	str	r3, [r7, #28]
 8002904:	e018      	b.n	8002938 <HAL_DAC_ConfigChannel+0x240>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d104      	bne.n	8002918 <HAL_DAC_ConfigChannel+0x220>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002914:	61fb      	str	r3, [r7, #28]
 8002916:	e00f      	b.n	8002938 <HAL_DAC_ConfigChannel+0x240>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002918:	f001 fc06 	bl	8004128 <HAL_RCC_GetHCLKFreq>
 800291c:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	4a14      	ldr	r2, [pc, #80]	; (8002974 <HAL_DAC_ConfigChannel+0x27c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d904      	bls.n	8002930 <HAL_DAC_ConfigChannel+0x238>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800292c:	61fb      	str	r3, [r7, #28]
 800292e:	e003      	b.n	8002938 <HAL_DAC_ConfigChannel+0x240>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002936:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	69fa      	ldr	r2, [r7, #28]
 800293e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6819      	ldr	r1, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f003 0310 	and.w	r3, r3, #16
 800294c:	22c0      	movs	r2, #192	; 0xc0
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	43da      	mvns	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	400a      	ands	r2, r1
 800295a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2201      	movs	r2, #1
 8002960:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3720      	adds	r7, #32
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	04c4b400 	.word	0x04c4b400

08002978 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002984:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f7ff fe97 	bl	80026ba <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2201      	movs	r2, #1
 8002990:	711a      	strb	r2, [r3, #4]
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b084      	sub	sp, #16
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f7ff fe90 	bl	80026ce <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80029ae:	bf00      	nop
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	f043 0204 	orr.w	r2, r3, #4
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f7ff fe86 	bl	80026e2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2201      	movs	r2, #1
 80029da:	711a      	strb	r2, [r3, #4]
}
 80029dc:	bf00      	nop
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002a14:	bf00      	nop
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f7ff ffd8 	bl	80029e4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2201      	movs	r2, #1
 8002a38:	711a      	strb	r2, [r3, #4]
}
 8002a3a:	bf00      	nop
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b084      	sub	sp, #16
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f7ff ffd1 	bl	80029f8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002a56:	bf00      	nop
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b084      	sub	sp, #16
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f043 0204 	orr.w	r2, r3, #4
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f7ff ffc7 	bl	8002a0c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2201      	movs	r2, #1
 8002a82:	711a      	strb	r2, [r3, #4]
}
 8002a84:	bf00      	nop
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e08d      	b.n	8002bba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	4b47      	ldr	r3, [pc, #284]	; (8002bc4 <HAL_DMA_Init+0x138>)
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d80f      	bhi.n	8002aca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	4b45      	ldr	r3, [pc, #276]	; (8002bc8 <HAL_DMA_Init+0x13c>)
 8002ab2:	4413      	add	r3, r2
 8002ab4:	4a45      	ldr	r2, [pc, #276]	; (8002bcc <HAL_DMA_Init+0x140>)
 8002ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aba:	091b      	lsrs	r3, r3, #4
 8002abc:	009a      	lsls	r2, r3, #2
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a42      	ldr	r2, [pc, #264]	; (8002bd0 <HAL_DMA_Init+0x144>)
 8002ac6:	641a      	str	r2, [r3, #64]	; 0x40
 8002ac8:	e00e      	b.n	8002ae8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	4b40      	ldr	r3, [pc, #256]	; (8002bd4 <HAL_DMA_Init+0x148>)
 8002ad2:	4413      	add	r3, r2
 8002ad4:	4a3d      	ldr	r2, [pc, #244]	; (8002bcc <HAL_DMA_Init+0x140>)
 8002ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ada:	091b      	lsrs	r3, r3, #4
 8002adc:	009a      	lsls	r2, r3, #2
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a3c      	ldr	r2, [pc, #240]	; (8002bd8 <HAL_DMA_Init+0x14c>)
 8002ae6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2202      	movs	r2, #2
 8002aec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b02:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002b0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 fa12 	bl	8002f64 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b48:	d102      	bne.n	8002b50 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002b64:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d010      	beq.n	8002b90 <HAL_DMA_Init+0x104>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d80c      	bhi.n	8002b90 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 fa32 	bl	8002fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	e008      	b.n	8002ba2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40020407 	.word	0x40020407
 8002bc8:	bffdfff8 	.word	0xbffdfff8
 8002bcc:	cccccccd 	.word	0xcccccccd
 8002bd0:	40020000 	.word	0x40020000
 8002bd4:	bffdfbf8 	.word	0xbffdfbf8
 8002bd8:	40020400 	.word	0x40020400

08002bdc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
 8002be8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d101      	bne.n	8002bfc <HAL_DMA_Start_IT+0x20>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e066      	b.n	8002cca <HAL_DMA_Start_IT+0xee>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d155      	bne.n	8002cbc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2202      	movs	r2, #2
 8002c14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0201 	bic.w	r2, r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	68b9      	ldr	r1, [r7, #8]
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 f957 	bl	8002ee8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d008      	beq.n	8002c54 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f042 020e 	orr.w	r2, r2, #14
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	e00f      	b.n	8002c74 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0204 	bic.w	r2, r2, #4
 8002c62:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 020a 	orr.w	r2, r2, #10
 8002c72:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d007      	beq.n	8002c92 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c90:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d007      	beq.n	8002caa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ca8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f042 0201 	orr.w	r2, r2, #1
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	e005      	b.n	8002cc8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002cc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b085      	sub	sp, #20
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d008      	beq.n	8002cfc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2204      	movs	r2, #4
 8002cee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e040      	b.n	8002d7e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 020e 	bic.w	r2, r2, #14
 8002d0a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d1a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0201 	bic.w	r2, r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d30:	f003 021c 	and.w	r2, r3, #28
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	2101      	movs	r1, #1
 8002d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d3e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002d48:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00c      	beq.n	8002d6c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d60:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002d6a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b084      	sub	sp, #16
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da6:	f003 031c 	and.w	r3, r3, #28
 8002daa:	2204      	movs	r2, #4
 8002dac:	409a      	lsls	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4013      	ands	r3, r2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d026      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x7a>
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	f003 0304 	and.w	r3, r3, #4
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d021      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0320 	and.w	r3, r3, #32
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d107      	bne.n	8002dde <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f022 0204 	bic.w	r2, r2, #4
 8002ddc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de2:	f003 021c 	and.w	r2, r3, #28
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	2104      	movs	r1, #4
 8002dec:	fa01 f202 	lsl.w	r2, r1, r2
 8002df0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d071      	beq.n	8002ede <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002e02:	e06c      	b.n	8002ede <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e08:	f003 031c 	and.w	r3, r3, #28
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	409a      	lsls	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4013      	ands	r3, r2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d02e      	beq.n	8002e76 <HAL_DMA_IRQHandler+0xec>
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d029      	beq.n	8002e76 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0320 	and.w	r3, r3, #32
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10b      	bne.n	8002e48 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 020a 	bic.w	r2, r2, #10
 8002e3e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4c:	f003 021c 	and.w	r2, r3, #28
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e54:	2102      	movs	r1, #2
 8002e56:	fa01 f202 	lsl.w	r2, r1, r2
 8002e5a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d038      	beq.n	8002ede <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002e74:	e033      	b.n	8002ede <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7a:	f003 031c 	and.w	r3, r3, #28
 8002e7e:	2208      	movs	r2, #8
 8002e80:	409a      	lsls	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d02a      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x156>
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d025      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 020e 	bic.w	r2, r2, #14
 8002ea2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea8:	f003 021c 	and.w	r2, r3, #28
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d004      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ede:	bf00      	nop
 8002ee0:	bf00      	nop
}
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
 8002ef4:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002efe:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d004      	beq.n	8002f12 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002f10:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f16:	f003 021c 	and.w	r2, r3, #28
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	2101      	movs	r1, #1
 8002f20:	fa01 f202 	lsl.w	r2, r1, r2
 8002f24:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	2b10      	cmp	r3, #16
 8002f34:	d108      	bne.n	8002f48 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	68ba      	ldr	r2, [r7, #8]
 8002f44:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f46:	e007      	b.n	8002f58 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	60da      	str	r2, [r3, #12]
}
 8002f58:	bf00      	nop
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	461a      	mov	r2, r3
 8002f72:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d80a      	bhi.n	8002f8e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7c:	089b      	lsrs	r3, r3, #2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002f84:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6493      	str	r3, [r2, #72]	; 0x48
 8002f8c:	e007      	b.n	8002f9e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f92:	089b      	lsrs	r3, r3, #2
 8002f94:	009a      	lsls	r2, r3, #2
 8002f96:	4b0f      	ldr	r3, [pc, #60]	; (8002fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002f98:	4413      	add	r3, r2
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	3b08      	subs	r3, #8
 8002fa6:	4a0c      	ldr	r2, [pc, #48]	; (8002fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fac:	091b      	lsrs	r3, r3, #4
 8002fae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a0a      	ldr	r2, [pc, #40]	; (8002fdc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002fb4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002fc4:	bf00      	nop
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	40020407 	.word	0x40020407
 8002fd4:	4002081c 	.word	0x4002081c
 8002fd8:	cccccccd 	.word	0xcccccccd
 8002fdc:	40020880 	.word	0x40020880

08002fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ff0:	68fa      	ldr	r2, [r7, #12]
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a08      	ldr	r2, [pc, #32]	; (8003024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003002:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	3b01      	subs	r3, #1
 8003008:	f003 0303 	and.w	r3, r3, #3
 800300c:	2201      	movs	r2, #1
 800300e:	409a      	lsls	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003014:	bf00      	nop
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	1000823f 	.word	0x1000823f
 8003024:	40020940 	.word	0x40020940

08003028 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003028:	b480      	push	{r7}
 800302a:	b087      	sub	sp, #28
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003036:	e166      	b.n	8003306 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	2101      	movs	r1, #1
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	fa01 f303 	lsl.w	r3, r1, r3
 8003044:	4013      	ands	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 8158 	beq.w	8003300 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 0303 	and.w	r3, r3, #3
 8003058:	2b01      	cmp	r3, #1
 800305a:	d005      	beq.n	8003068 <HAL_GPIO_Init+0x40>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d130      	bne.n	80030ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	2203      	movs	r2, #3
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	4013      	ands	r3, r2
 800307e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	68da      	ldr	r2, [r3, #12]
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4313      	orrs	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800309e:	2201      	movs	r2, #1
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	fa02 f303 	lsl.w	r3, r2, r3
 80030a6:	43db      	mvns	r3, r3
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4013      	ands	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	091b      	lsrs	r3, r3, #4
 80030b4:	f003 0201 	and.w	r2, r3, #1
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d017      	beq.n	8003106 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	2203      	movs	r2, #3
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	4013      	ands	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	693a      	ldr	r2, [r7, #16]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d123      	bne.n	800315a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	08da      	lsrs	r2, r3, #3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3208      	adds	r2, #8
 800311a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800311e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	f003 0307 	and.w	r3, r3, #7
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	220f      	movs	r2, #15
 800312a:	fa02 f303 	lsl.w	r3, r2, r3
 800312e:	43db      	mvns	r3, r3
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	4013      	ands	r3, r2
 8003134:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	691a      	ldr	r2, [r3, #16]
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	f003 0307 	and.w	r3, r3, #7
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	08da      	lsrs	r2, r3, #3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3208      	adds	r2, #8
 8003154:	6939      	ldr	r1, [r7, #16]
 8003156:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	2203      	movs	r2, #3
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	43db      	mvns	r3, r3
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f003 0203 	and.w	r2, r3, #3
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003196:	2b00      	cmp	r3, #0
 8003198:	f000 80b2 	beq.w	8003300 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800319c:	4b61      	ldr	r3, [pc, #388]	; (8003324 <HAL_GPIO_Init+0x2fc>)
 800319e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031a0:	4a60      	ldr	r2, [pc, #384]	; (8003324 <HAL_GPIO_Init+0x2fc>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	6613      	str	r3, [r2, #96]	; 0x60
 80031a8:	4b5e      	ldr	r3, [pc, #376]	; (8003324 <HAL_GPIO_Init+0x2fc>)
 80031aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	60bb      	str	r3, [r7, #8]
 80031b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031b4:	4a5c      	ldr	r2, [pc, #368]	; (8003328 <HAL_GPIO_Init+0x300>)
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	089b      	lsrs	r3, r3, #2
 80031ba:	3302      	adds	r3, #2
 80031bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f003 0303 	and.w	r3, r3, #3
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	220f      	movs	r2, #15
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	4013      	ands	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80031de:	d02b      	beq.n	8003238 <HAL_GPIO_Init+0x210>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a52      	ldr	r2, [pc, #328]	; (800332c <HAL_GPIO_Init+0x304>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d025      	beq.n	8003234 <HAL_GPIO_Init+0x20c>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a51      	ldr	r2, [pc, #324]	; (8003330 <HAL_GPIO_Init+0x308>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d01f      	beq.n	8003230 <HAL_GPIO_Init+0x208>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a50      	ldr	r2, [pc, #320]	; (8003334 <HAL_GPIO_Init+0x30c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d019      	beq.n	800322c <HAL_GPIO_Init+0x204>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a4f      	ldr	r2, [pc, #316]	; (8003338 <HAL_GPIO_Init+0x310>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d013      	beq.n	8003228 <HAL_GPIO_Init+0x200>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a4e      	ldr	r2, [pc, #312]	; (800333c <HAL_GPIO_Init+0x314>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d00d      	beq.n	8003224 <HAL_GPIO_Init+0x1fc>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a4d      	ldr	r2, [pc, #308]	; (8003340 <HAL_GPIO_Init+0x318>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d007      	beq.n	8003220 <HAL_GPIO_Init+0x1f8>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a4c      	ldr	r2, [pc, #304]	; (8003344 <HAL_GPIO_Init+0x31c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d101      	bne.n	800321c <HAL_GPIO_Init+0x1f4>
 8003218:	2307      	movs	r3, #7
 800321a:	e00e      	b.n	800323a <HAL_GPIO_Init+0x212>
 800321c:	2308      	movs	r3, #8
 800321e:	e00c      	b.n	800323a <HAL_GPIO_Init+0x212>
 8003220:	2306      	movs	r3, #6
 8003222:	e00a      	b.n	800323a <HAL_GPIO_Init+0x212>
 8003224:	2305      	movs	r3, #5
 8003226:	e008      	b.n	800323a <HAL_GPIO_Init+0x212>
 8003228:	2304      	movs	r3, #4
 800322a:	e006      	b.n	800323a <HAL_GPIO_Init+0x212>
 800322c:	2303      	movs	r3, #3
 800322e:	e004      	b.n	800323a <HAL_GPIO_Init+0x212>
 8003230:	2302      	movs	r3, #2
 8003232:	e002      	b.n	800323a <HAL_GPIO_Init+0x212>
 8003234:	2301      	movs	r3, #1
 8003236:	e000      	b.n	800323a <HAL_GPIO_Init+0x212>
 8003238:	2300      	movs	r3, #0
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	f002 0203 	and.w	r2, r2, #3
 8003240:	0092      	lsls	r2, r2, #2
 8003242:	4093      	lsls	r3, r2
 8003244:	693a      	ldr	r2, [r7, #16]
 8003246:	4313      	orrs	r3, r2
 8003248:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800324a:	4937      	ldr	r1, [pc, #220]	; (8003328 <HAL_GPIO_Init+0x300>)
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	089b      	lsrs	r3, r3, #2
 8003250:	3302      	adds	r3, #2
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003258:	4b3b      	ldr	r3, [pc, #236]	; (8003348 <HAL_GPIO_Init+0x320>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	43db      	mvns	r3, r3
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	4013      	ands	r3, r2
 8003266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d003      	beq.n	800327c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	4313      	orrs	r3, r2
 800327a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800327c:	4a32      	ldr	r2, [pc, #200]	; (8003348 <HAL_GPIO_Init+0x320>)
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003282:	4b31      	ldr	r3, [pc, #196]	; (8003348 <HAL_GPIO_Init+0x320>)
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	43db      	mvns	r3, r3
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	4013      	ands	r3, r2
 8003290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032a6:	4a28      	ldr	r2, [pc, #160]	; (8003348 <HAL_GPIO_Init+0x320>)
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80032ac:	4b26      	ldr	r3, [pc, #152]	; (8003348 <HAL_GPIO_Init+0x320>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	4013      	ands	r3, r2
 80032ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80032c8:	693a      	ldr	r2, [r7, #16]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80032d0:	4a1d      	ldr	r2, [pc, #116]	; (8003348 <HAL_GPIO_Init+0x320>)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80032d6:	4b1c      	ldr	r3, [pc, #112]	; (8003348 <HAL_GPIO_Init+0x320>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	43db      	mvns	r3, r3
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	4013      	ands	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80032fa:	4a13      	ldr	r2, [pc, #76]	; (8003348 <HAL_GPIO_Init+0x320>)
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	3301      	adds	r3, #1
 8003304:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	fa22 f303 	lsr.w	r3, r2, r3
 8003310:	2b00      	cmp	r3, #0
 8003312:	f47f ae91 	bne.w	8003038 <HAL_GPIO_Init+0x10>
  }
}
 8003316:	bf00      	nop
 8003318:	bf00      	nop
 800331a:	371c      	adds	r7, #28
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	40021000 	.word	0x40021000
 8003328:	40010000 	.word	0x40010000
 800332c:	48000400 	.word	0x48000400
 8003330:	48000800 	.word	0x48000800
 8003334:	48000c00 	.word	0x48000c00
 8003338:	48001000 	.word	0x48001000
 800333c:	48001400 	.word	0x48001400
 8003340:	48001800 	.word	0x48001800
 8003344:	48001c00 	.word	0x48001c00
 8003348:	40010400 	.word	0x40010400

0800334c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	807b      	strh	r3, [r7, #2]
 8003358:	4613      	mov	r3, r2
 800335a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800335c:	787b      	ldrb	r3, [r7, #1]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003362:	887a      	ldrh	r2, [r7, #2]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003368:	e002      	b.n	8003370 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800336a:	887a      	ldrh	r2, [r7, #2]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800338e:	887a      	ldrh	r2, [r7, #2]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4013      	ands	r3, r2
 8003394:	041a      	lsls	r2, r3, #16
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	43d9      	mvns	r1, r3
 800339a:	887b      	ldrh	r3, [r7, #2]
 800339c:	400b      	ands	r3, r1
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	619a      	str	r2, [r3, #24]
}
 80033a4:	bf00      	nop
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80033ba:	4b08      	ldr	r3, [pc, #32]	; (80033dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033bc:	695a      	ldr	r2, [r3, #20]
 80033be:	88fb      	ldrh	r3, [r7, #6]
 80033c0:	4013      	ands	r3, r2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d006      	beq.n	80033d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033c6:	4a05      	ldr	r2, [pc, #20]	; (80033dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033c8:	88fb      	ldrh	r3, [r7, #6]
 80033ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80033cc:	88fb      	ldrh	r3, [r7, #6]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f002 fc8e 	bl	8005cf0 <HAL_GPIO_EXTI_Callback>
  }
}
 80033d4:	bf00      	nop
 80033d6:	3708      	adds	r7, #8
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40010400 	.word	0x40010400

080033e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033e4:	4b0d      	ldr	r3, [pc, #52]	; (800341c <HAL_PWREx_GetVoltageRange+0x3c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80033ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033f0:	d102      	bne.n	80033f8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80033f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033f6:	e00b      	b.n	8003410 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80033f8:	4b08      	ldr	r3, [pc, #32]	; (800341c <HAL_PWREx_GetVoltageRange+0x3c>)
 80033fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003402:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003406:	d102      	bne.n	800340e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003408:	f44f 7300 	mov.w	r3, #512	; 0x200
 800340c:	e000      	b.n	8003410 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800340e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003410:	4618      	mov	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40007000 	.word	0x40007000

08003420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d141      	bne.n	80034b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800342e:	4b4b      	ldr	r3, [pc, #300]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800343a:	d131      	bne.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800343c:	4b47      	ldr	r3, [pc, #284]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800343e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003442:	4a46      	ldr	r2, [pc, #280]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003448:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800344c:	4b43      	ldr	r3, [pc, #268]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003454:	4a41      	ldr	r2, [pc, #260]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003456:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800345a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800345c:	4b40      	ldr	r3, [pc, #256]	; (8003560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2232      	movs	r2, #50	; 0x32
 8003462:	fb02 f303 	mul.w	r3, r2, r3
 8003466:	4a3f      	ldr	r2, [pc, #252]	; (8003564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003468:	fba2 2303 	umull	r2, r3, r2, r3
 800346c:	0c9b      	lsrs	r3, r3, #18
 800346e:	3301      	adds	r3, #1
 8003470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003472:	e002      	b.n	800347a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	3b01      	subs	r3, #1
 8003478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800347a:	4b38      	ldr	r3, [pc, #224]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003486:	d102      	bne.n	800348e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f2      	bne.n	8003474 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800348e:	4b33      	ldr	r3, [pc, #204]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800349a:	d158      	bne.n	800354e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e057      	b.n	8003550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034a0:	4b2e      	ldr	r3, [pc, #184]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034a6:	4a2d      	ldr	r2, [pc, #180]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80034b0:	e04d      	b.n	800354e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034b8:	d141      	bne.n	800353e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80034ba:	4b28      	ldr	r3, [pc, #160]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80034c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034c6:	d131      	bne.n	800352c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034c8:	4b24      	ldr	r3, [pc, #144]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034ce:	4a23      	ldr	r2, [pc, #140]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034d8:	4b20      	ldr	r3, [pc, #128]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034e0:	4a1e      	ldr	r2, [pc, #120]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80034e8:	4b1d      	ldr	r3, [pc, #116]	; (8003560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2232      	movs	r2, #50	; 0x32
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	4a1c      	ldr	r2, [pc, #112]	; (8003564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034f4:	fba2 2303 	umull	r2, r3, r2, r3
 80034f8:	0c9b      	lsrs	r3, r3, #18
 80034fa:	3301      	adds	r3, #1
 80034fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034fe:	e002      	b.n	8003506 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	3b01      	subs	r3, #1
 8003504:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003506:	4b15      	ldr	r3, [pc, #84]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800350e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003512:	d102      	bne.n	800351a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1f2      	bne.n	8003500 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800351a:	4b10      	ldr	r3, [pc, #64]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003526:	d112      	bne.n	800354e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e011      	b.n	8003550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800352c:	4b0b      	ldr	r3, [pc, #44]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800352e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003532:	4a0a      	ldr	r2, [pc, #40]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003534:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003538:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800353c:	e007      	b.n	800354e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800353e:	4b07      	ldr	r3, [pc, #28]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003546:	4a05      	ldr	r2, [pc, #20]	; (800355c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003548:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800354c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	40007000 	.word	0x40007000
 8003560:	20000008 	.word	0x20000008
 8003564:	431bde83 	.word	0x431bde83

08003568 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d102      	bne.n	800357c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	f000 bc08 	b.w	8003d8c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800357c:	4b96      	ldr	r3, [pc, #600]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 030c 	and.w	r3, r3, #12
 8003584:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003586:	4b94      	ldr	r3, [pc, #592]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f003 0303 	and.w	r3, r3, #3
 800358e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0310 	and.w	r3, r3, #16
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80e4 	beq.w	8003766 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d007      	beq.n	80035b4 <HAL_RCC_OscConfig+0x4c>
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	2b0c      	cmp	r3, #12
 80035a8:	f040 808b 	bne.w	80036c2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	f040 8087 	bne.w	80036c2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035b4:	4b88      	ldr	r3, [pc, #544]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d005      	beq.n	80035cc <HAL_RCC_OscConfig+0x64>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e3df      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1a      	ldr	r2, [r3, #32]
 80035d0:	4b81      	ldr	r3, [pc, #516]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0308 	and.w	r3, r3, #8
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d004      	beq.n	80035e6 <HAL_RCC_OscConfig+0x7e>
 80035dc:	4b7e      	ldr	r3, [pc, #504]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035e4:	e005      	b.n	80035f2 <HAL_RCC_OscConfig+0x8a>
 80035e6:	4b7c      	ldr	r3, [pc, #496]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80035e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d223      	bcs.n	800363e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a1b      	ldr	r3, [r3, #32]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 fda0 	bl	8004140 <RCC_SetFlashLatencyFromMSIRange>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e3c0      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800360a:	4b73      	ldr	r3, [pc, #460]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a72      	ldr	r2, [pc, #456]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003610:	f043 0308 	orr.w	r3, r3, #8
 8003614:	6013      	str	r3, [r2, #0]
 8003616:	4b70      	ldr	r3, [pc, #448]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	496d      	ldr	r1, [pc, #436]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003624:	4313      	orrs	r3, r2
 8003626:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003628:	4b6b      	ldr	r3, [pc, #428]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	021b      	lsls	r3, r3, #8
 8003636:	4968      	ldr	r1, [pc, #416]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003638:	4313      	orrs	r3, r2
 800363a:	604b      	str	r3, [r1, #4]
 800363c:	e025      	b.n	800368a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800363e:	4b66      	ldr	r3, [pc, #408]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a65      	ldr	r2, [pc, #404]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003644:	f043 0308 	orr.w	r3, r3, #8
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	4b63      	ldr	r3, [pc, #396]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	4960      	ldr	r1, [pc, #384]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003658:	4313      	orrs	r3, r2
 800365a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800365c:	4b5e      	ldr	r3, [pc, #376]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	021b      	lsls	r3, r3, #8
 800366a:	495b      	ldr	r1, [pc, #364]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d109      	bne.n	800368a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	4618      	mov	r0, r3
 800367c:	f000 fd60 	bl	8004140 <RCC_SetFlashLatencyFromMSIRange>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e380      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800368a:	f000 fcc1 	bl	8004010 <HAL_RCC_GetSysClockFreq>
 800368e:	4602      	mov	r2, r0
 8003690:	4b51      	ldr	r3, [pc, #324]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	091b      	lsrs	r3, r3, #4
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	4950      	ldr	r1, [pc, #320]	; (80037dc <HAL_RCC_OscConfig+0x274>)
 800369c:	5ccb      	ldrb	r3, [r1, r3]
 800369e:	f003 031f 	and.w	r3, r3, #31
 80036a2:	fa22 f303 	lsr.w	r3, r2, r3
 80036a6:	4a4e      	ldr	r2, [pc, #312]	; (80037e0 <HAL_RCC_OscConfig+0x278>)
 80036a8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036aa:	4b4e      	ldr	r3, [pc, #312]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7fd fafa 	bl	8000ca8 <HAL_InitTick>
 80036b4:	4603      	mov	r3, r0
 80036b6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d052      	beq.n	8003764 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80036be:	7bfb      	ldrb	r3, [r7, #15]
 80036c0:	e364      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	699b      	ldr	r3, [r3, #24]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d032      	beq.n	8003730 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036ca:	4b43      	ldr	r3, [pc, #268]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a42      	ldr	r2, [pc, #264]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80036d0:	f043 0301 	orr.w	r3, r3, #1
 80036d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036d6:	f7fd fb37 	bl	8000d48 <HAL_GetTick>
 80036da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036dc:	e008      	b.n	80036f0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036de:	f7fd fb33 	bl	8000d48 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e34d      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036f0:	4b39      	ldr	r3, [pc, #228]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0f0      	beq.n	80036de <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036fc:	4b36      	ldr	r3, [pc, #216]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a35      	ldr	r2, [pc, #212]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003702:	f043 0308 	orr.w	r3, r3, #8
 8003706:	6013      	str	r3, [r2, #0]
 8003708:	4b33      	ldr	r3, [pc, #204]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	4930      	ldr	r1, [pc, #192]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003716:	4313      	orrs	r3, r2
 8003718:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800371a:	4b2f      	ldr	r3, [pc, #188]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	021b      	lsls	r3, r3, #8
 8003728:	492b      	ldr	r1, [pc, #172]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]
 800372e:	e01a      	b.n	8003766 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003730:	4b29      	ldr	r3, [pc, #164]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a28      	ldr	r2, [pc, #160]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800373c:	f7fd fb04 	bl	8000d48 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003744:	f7fd fb00 	bl	8000d48 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e31a      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003756:	4b20      	ldr	r3, [pc, #128]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f0      	bne.n	8003744 <HAL_RCC_OscConfig+0x1dc>
 8003762:	e000      	b.n	8003766 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003764:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d073      	beq.n	800385a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	2b08      	cmp	r3, #8
 8003776:	d005      	beq.n	8003784 <HAL_RCC_OscConfig+0x21c>
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	2b0c      	cmp	r3, #12
 800377c:	d10e      	bne.n	800379c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2b03      	cmp	r3, #3
 8003782:	d10b      	bne.n	800379c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003784:	4b14      	ldr	r3, [pc, #80]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d063      	beq.n	8003858 <HAL_RCC_OscConfig+0x2f0>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d15f      	bne.n	8003858 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e2f7      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037a4:	d106      	bne.n	80037b4 <HAL_RCC_OscConfig+0x24c>
 80037a6:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a0b      	ldr	r2, [pc, #44]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80037ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b0:	6013      	str	r3, [r2, #0]
 80037b2:	e025      	b.n	8003800 <HAL_RCC_OscConfig+0x298>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037bc:	d114      	bne.n	80037e8 <HAL_RCC_OscConfig+0x280>
 80037be:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a05      	ldr	r2, [pc, #20]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80037c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037c8:	6013      	str	r3, [r2, #0]
 80037ca:	4b03      	ldr	r3, [pc, #12]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a02      	ldr	r2, [pc, #8]	; (80037d8 <HAL_RCC_OscConfig+0x270>)
 80037d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037d4:	6013      	str	r3, [r2, #0]
 80037d6:	e013      	b.n	8003800 <HAL_RCC_OscConfig+0x298>
 80037d8:	40021000 	.word	0x40021000
 80037dc:	08008fb8 	.word	0x08008fb8
 80037e0:	20000008 	.word	0x20000008
 80037e4:	20000000 	.word	0x20000000
 80037e8:	4ba0      	ldr	r3, [pc, #640]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a9f      	ldr	r2, [pc, #636]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80037ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037f2:	6013      	str	r3, [r2, #0]
 80037f4:	4b9d      	ldr	r3, [pc, #628]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a9c      	ldr	r2, [pc, #624]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80037fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d013      	beq.n	8003830 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003808:	f7fd fa9e 	bl	8000d48 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003810:	f7fd fa9a 	bl	8000d48 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b64      	cmp	r3, #100	; 0x64
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e2b4      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003822:	4b92      	ldr	r3, [pc, #584]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d0f0      	beq.n	8003810 <HAL_RCC_OscConfig+0x2a8>
 800382e:	e014      	b.n	800385a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003830:	f7fd fa8a 	bl	8000d48 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003838:	f7fd fa86 	bl	8000d48 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b64      	cmp	r3, #100	; 0x64
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e2a0      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800384a:	4b88      	ldr	r3, [pc, #544]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1f0      	bne.n	8003838 <HAL_RCC_OscConfig+0x2d0>
 8003856:	e000      	b.n	800385a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d060      	beq.n	8003928 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	2b04      	cmp	r3, #4
 800386a:	d005      	beq.n	8003878 <HAL_RCC_OscConfig+0x310>
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	2b0c      	cmp	r3, #12
 8003870:	d119      	bne.n	80038a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	2b02      	cmp	r3, #2
 8003876:	d116      	bne.n	80038a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003878:	4b7c      	ldr	r3, [pc, #496]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003880:	2b00      	cmp	r3, #0
 8003882:	d005      	beq.n	8003890 <HAL_RCC_OscConfig+0x328>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e27d      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003890:	4b76      	ldr	r3, [pc, #472]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	061b      	lsls	r3, r3, #24
 800389e:	4973      	ldr	r1, [pc, #460]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038a4:	e040      	b.n	8003928 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d023      	beq.n	80038f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038ae:	4b6f      	ldr	r3, [pc, #444]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a6e      	ldr	r2, [pc, #440]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ba:	f7fd fa45 	bl	8000d48 <HAL_GetTick>
 80038be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038c0:	e008      	b.n	80038d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038c2:	f7fd fa41 	bl	8000d48 <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d901      	bls.n	80038d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e25b      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038d4:	4b65      	ldr	r3, [pc, #404]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d0f0      	beq.n	80038c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e0:	4b62      	ldr	r3, [pc, #392]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	061b      	lsls	r3, r3, #24
 80038ee:	495f      	ldr	r1, [pc, #380]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	604b      	str	r3, [r1, #4]
 80038f4:	e018      	b.n	8003928 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038f6:	4b5d      	ldr	r3, [pc, #372]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a5c      	ldr	r2, [pc, #368]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80038fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003902:	f7fd fa21 	bl	8000d48 <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003908:	e008      	b.n	800391c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800390a:	f7fd fa1d 	bl	8000d48 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e237      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800391c:	4b53      	ldr	r3, [pc, #332]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1f0      	bne.n	800390a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0308 	and.w	r3, r3, #8
 8003930:	2b00      	cmp	r3, #0
 8003932:	d03c      	beq.n	80039ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d01c      	beq.n	8003976 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800393c:	4b4b      	ldr	r3, [pc, #300]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 800393e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003942:	4a4a      	ldr	r2, [pc, #296]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394c:	f7fd f9fc 	bl	8000d48 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003954:	f7fd f9f8 	bl	8000d48 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e212      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003966:	4b41      	ldr	r3, [pc, #260]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003968:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0ef      	beq.n	8003954 <HAL_RCC_OscConfig+0x3ec>
 8003974:	e01b      	b.n	80039ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003976:	4b3d      	ldr	r3, [pc, #244]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003978:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800397c:	4a3b      	ldr	r2, [pc, #236]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 800397e:	f023 0301 	bic.w	r3, r3, #1
 8003982:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003986:	f7fd f9df 	bl	8000d48 <HAL_GetTick>
 800398a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800398c:	e008      	b.n	80039a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800398e:	f7fd f9db 	bl	8000d48 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d901      	bls.n	80039a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e1f5      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039a0:	4b32      	ldr	r3, [pc, #200]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80039a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1ef      	bne.n	800398e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 80a6 	beq.w	8003b08 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039bc:	2300      	movs	r3, #0
 80039be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80039c0:	4b2a      	ldr	r3, [pc, #168]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80039c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10d      	bne.n	80039e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039cc:	4b27      	ldr	r3, [pc, #156]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80039ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d0:	4a26      	ldr	r2, [pc, #152]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80039d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039d6:	6593      	str	r3, [r2, #88]	; 0x58
 80039d8:	4b24      	ldr	r3, [pc, #144]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 80039da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e0:	60bb      	str	r3, [r7, #8]
 80039e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039e4:	2301      	movs	r3, #1
 80039e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039e8:	4b21      	ldr	r3, [pc, #132]	; (8003a70 <HAL_RCC_OscConfig+0x508>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d118      	bne.n	8003a26 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039f4:	4b1e      	ldr	r3, [pc, #120]	; (8003a70 <HAL_RCC_OscConfig+0x508>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a1d      	ldr	r2, [pc, #116]	; (8003a70 <HAL_RCC_OscConfig+0x508>)
 80039fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a00:	f7fd f9a2 	bl	8000d48 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a08:	f7fd f99e 	bl	8000d48 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e1b8      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a1a:	4b15      	ldr	r3, [pc, #84]	; (8003a70 <HAL_RCC_OscConfig+0x508>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f0      	beq.n	8003a08 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d108      	bne.n	8003a40 <HAL_RCC_OscConfig+0x4d8>
 8003a2e:	4b0f      	ldr	r3, [pc, #60]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a34:	4a0d      	ldr	r2, [pc, #52]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003a36:	f043 0301 	orr.w	r3, r3, #1
 8003a3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a3e:	e029      	b.n	8003a94 <HAL_RCC_OscConfig+0x52c>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	2b05      	cmp	r3, #5
 8003a46:	d115      	bne.n	8003a74 <HAL_RCC_OscConfig+0x50c>
 8003a48:	4b08      	ldr	r3, [pc, #32]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a4e:	4a07      	ldr	r2, [pc, #28]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003a50:	f043 0304 	orr.w	r3, r3, #4
 8003a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a58:	4b04      	ldr	r3, [pc, #16]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5e:	4a03      	ldr	r2, [pc, #12]	; (8003a6c <HAL_RCC_OscConfig+0x504>)
 8003a60:	f043 0301 	orr.w	r3, r3, #1
 8003a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a68:	e014      	b.n	8003a94 <HAL_RCC_OscConfig+0x52c>
 8003a6a:	bf00      	nop
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	40007000 	.word	0x40007000
 8003a74:	4b9d      	ldr	r3, [pc, #628]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7a:	4a9c      	ldr	r2, [pc, #624]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003a7c:	f023 0301 	bic.w	r3, r3, #1
 8003a80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a84:	4b99      	ldr	r3, [pc, #612]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8a:	4a98      	ldr	r2, [pc, #608]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003a8c:	f023 0304 	bic.w	r3, r3, #4
 8003a90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d016      	beq.n	8003aca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a9c:	f7fd f954 	bl	8000d48 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aa2:	e00a      	b.n	8003aba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aa4:	f7fd f950 	bl	8000d48 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e168      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aba:	4b8c      	ldr	r3, [pc, #560]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d0ed      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x53c>
 8003ac8:	e015      	b.n	8003af6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aca:	f7fd f93d 	bl	8000d48 <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ad0:	e00a      	b.n	8003ae8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ad2:	f7fd f939 	bl	8000d48 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e151      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ae8:	4b80      	ldr	r3, [pc, #512]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1ed      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003af6:	7ffb      	ldrb	r3, [r7, #31]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d105      	bne.n	8003b08 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003afc:	4b7b      	ldr	r3, [pc, #492]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b00:	4a7a      	ldr	r2, [pc, #488]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003b02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b06:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0320 	and.w	r3, r3, #32
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d03c      	beq.n	8003b8e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d01c      	beq.n	8003b56 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b1c:	4b73      	ldr	r3, [pc, #460]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003b1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b22:	4a72      	ldr	r2, [pc, #456]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b2c:	f7fd f90c 	bl	8000d48 <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b34:	f7fd f908 	bl	8000d48 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e122      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b46:	4b69      	ldr	r3, [pc, #420]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003b48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0ef      	beq.n	8003b34 <HAL_RCC_OscConfig+0x5cc>
 8003b54:	e01b      	b.n	8003b8e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b56:	4b65      	ldr	r3, [pc, #404]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003b58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b5c:	4a63      	ldr	r2, [pc, #396]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003b5e:	f023 0301 	bic.w	r3, r3, #1
 8003b62:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b66:	f7fd f8ef 	bl	8000d48 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b6c:	e008      	b.n	8003b80 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b6e:	f7fd f8eb 	bl	8000d48 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e105      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b80:	4b5a      	ldr	r3, [pc, #360]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003b82:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1ef      	bne.n	8003b6e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 80f9 	beq.w	8003d8a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	f040 80cf 	bne.w	8003d40 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003ba2:	4b52      	ldr	r3, [pc, #328]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f003 0203 	and.w	r2, r3, #3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d12c      	bne.n	8003c10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d123      	bne.n	8003c10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bd2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d11b      	bne.n	8003c10 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d113      	bne.n	8003c10 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bf2:	085b      	lsrs	r3, r3, #1
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d109      	bne.n	8003c10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	085b      	lsrs	r3, r3, #1
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d071      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	2b0c      	cmp	r3, #12
 8003c14:	d068      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c16:	4b35      	ldr	r3, [pc, #212]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d105      	bne.n	8003c2e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003c22:	4b32      	ldr	r3, [pc, #200]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e0ac      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c32:	4b2e      	ldr	r3, [pc, #184]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a2d      	ldr	r2, [pc, #180]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003c38:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c3c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c3e:	f7fd f883 	bl	8000d48 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c46:	f7fd f87f 	bl	8000d48 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e099      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c58:	4b24      	ldr	r3, [pc, #144]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1f0      	bne.n	8003c46 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c64:	4b21      	ldr	r3, [pc, #132]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	4b21      	ldr	r3, [pc, #132]	; (8003cf0 <HAL_RCC_OscConfig+0x788>)
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003c74:	3a01      	subs	r2, #1
 8003c76:	0112      	lsls	r2, r2, #4
 8003c78:	4311      	orrs	r1, r2
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c7e:	0212      	lsls	r2, r2, #8
 8003c80:	4311      	orrs	r1, r2
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c86:	0852      	lsrs	r2, r2, #1
 8003c88:	3a01      	subs	r2, #1
 8003c8a:	0552      	lsls	r2, r2, #21
 8003c8c:	4311      	orrs	r1, r2
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c92:	0852      	lsrs	r2, r2, #1
 8003c94:	3a01      	subs	r2, #1
 8003c96:	0652      	lsls	r2, r2, #25
 8003c98:	4311      	orrs	r1, r2
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c9e:	06d2      	lsls	r2, r2, #27
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	4912      	ldr	r1, [pc, #72]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ca8:	4b10      	ldr	r3, [pc, #64]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a0f      	ldr	r2, [pc, #60]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003cae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cb2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003cb4:	4b0d      	ldr	r3, [pc, #52]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	4a0c      	ldr	r2, [pc, #48]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003cba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cbe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cc0:	f7fd f842 	bl	8000d48 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc8:	f7fd f83e 	bl	8000d48 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e058      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cda:	4b04      	ldr	r3, [pc, #16]	; (8003cec <HAL_RCC_OscConfig+0x784>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ce6:	e050      	b.n	8003d8a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e04f      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cf4:	4b27      	ldr	r3, [pc, #156]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d144      	bne.n	8003d8a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d00:	4b24      	ldr	r3, [pc, #144]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a23      	ldr	r2, [pc, #140]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d0c:	4b21      	ldr	r3, [pc, #132]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	4a20      	ldr	r2, [pc, #128]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d18:	f7fd f816 	bl	8000d48 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d20:	f7fd f812 	bl	8000d48 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e02c      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d32:	4b18      	ldr	r3, [pc, #96]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d0f0      	beq.n	8003d20 <HAL_RCC_OscConfig+0x7b8>
 8003d3e:	e024      	b.n	8003d8a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	2b0c      	cmp	r3, #12
 8003d44:	d01f      	beq.n	8003d86 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d46:	4b13      	ldr	r3, [pc, #76]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a12      	ldr	r2, [pc, #72]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d52:	f7fc fff9 	bl	8000d48 <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d5a:	f7fc fff5 	bl	8000d48 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e00f      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1f0      	bne.n	8003d5a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003d78:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	4905      	ldr	r1, [pc, #20]	; (8003d94 <HAL_RCC_OscConfig+0x82c>)
 8003d7e:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <HAL_RCC_OscConfig+0x830>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	60cb      	str	r3, [r1, #12]
 8003d84:	e001      	b.n	8003d8a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e000      	b.n	8003d8c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3720      	adds	r7, #32
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40021000 	.word	0x40021000
 8003d98:	feeefffc 	.word	0xfeeefffc

08003d9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b086      	sub	sp, #24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003da6:	2300      	movs	r3, #0
 8003da8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e11d      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003db4:	4b90      	ldr	r3, [pc, #576]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 030f 	and.w	r3, r3, #15
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d910      	bls.n	8003de4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc2:	4b8d      	ldr	r3, [pc, #564]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f023 020f 	bic.w	r2, r3, #15
 8003dca:	498b      	ldr	r1, [pc, #556]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd2:	4b89      	ldr	r3, [pc, #548]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d001      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e105      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d010      	beq.n	8003e12 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	4b81      	ldr	r3, [pc, #516]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d908      	bls.n	8003e12 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e00:	4b7e      	ldr	r3, [pc, #504]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	497b      	ldr	r1, [pc, #492]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d079      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b03      	cmp	r3, #3
 8003e24:	d11e      	bne.n	8003e64 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e26:	4b75      	ldr	r3, [pc, #468]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e0dc      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003e36:	f000 f9dd 	bl	80041f4 <RCC_GetSysClockFreqFromPLLSource>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	4a70      	ldr	r2, [pc, #448]	; (8004000 <HAL_RCC_ClockConfig+0x264>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d946      	bls.n	8003ed0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003e42:	4b6e      	ldr	r3, [pc, #440]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d140      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e4e:	4b6b      	ldr	r3, [pc, #428]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e56:	4a69      	ldr	r2, [pc, #420]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003e5e:	2380      	movs	r3, #128	; 0x80
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	e035      	b.n	8003ed0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d107      	bne.n	8003e7c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e6c:	4b63      	ldr	r3, [pc, #396]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d115      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e0b9      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d107      	bne.n	8003e94 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e84:	4b5d      	ldr	r3, [pc, #372]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d109      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e0ad      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e94:	4b59      	ldr	r3, [pc, #356]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e0a5      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003ea4:	f000 f8b4 	bl	8004010 <HAL_RCC_GetSysClockFreq>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	4a55      	ldr	r2, [pc, #340]	; (8004000 <HAL_RCC_ClockConfig+0x264>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d90f      	bls.n	8003ed0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003eb0:	4b52      	ldr	r3, [pc, #328]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d109      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ebc:	4b4f      	ldr	r3, [pc, #316]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ec4:	4a4d      	ldr	r2, [pc, #308]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eca:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ecc:	2380      	movs	r3, #128	; 0x80
 8003ece:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ed0:	4b4a      	ldr	r3, [pc, #296]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f023 0203 	bic.w	r2, r3, #3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	4947      	ldr	r1, [pc, #284]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ee2:	f7fc ff31 	bl	8000d48 <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee8:	e00a      	b.n	8003f00 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eea:	f7fc ff2d 	bl	8000d48 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e077      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f00:	4b3e      	ldr	r3, [pc, #248]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 020c 	and.w	r2, r3, #12
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d1eb      	bne.n	8003eea <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2b80      	cmp	r3, #128	; 0x80
 8003f16:	d105      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003f18:	4b38      	ldr	r3, [pc, #224]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	4a37      	ldr	r2, [pc, #220]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f22:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d010      	beq.n	8003f52 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689a      	ldr	r2, [r3, #8]
 8003f34:	4b31      	ldr	r3, [pc, #196]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d208      	bcs.n	8003f52 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f40:	4b2e      	ldr	r3, [pc, #184]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	492b      	ldr	r1, [pc, #172]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f52:	4b29      	ldr	r3, [pc, #164]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d210      	bcs.n	8003f82 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f60:	4b25      	ldr	r3, [pc, #148]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f023 020f 	bic.w	r2, r3, #15
 8003f68:	4923      	ldr	r1, [pc, #140]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f70:	4b21      	ldr	r3, [pc, #132]	; (8003ff8 <HAL_RCC_ClockConfig+0x25c>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 030f 	and.w	r3, r3, #15
 8003f78:	683a      	ldr	r2, [r7, #0]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d001      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e036      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d008      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f8e:	4b1b      	ldr	r3, [pc, #108]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	4918      	ldr	r1, [pc, #96]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d009      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fac:	4b13      	ldr	r3, [pc, #76]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4910      	ldr	r1, [pc, #64]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fc0:	f000 f826 	bl	8004010 <HAL_RCC_GetSysClockFreq>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	4b0d      	ldr	r3, [pc, #52]	; (8003ffc <HAL_RCC_ClockConfig+0x260>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	091b      	lsrs	r3, r3, #4
 8003fcc:	f003 030f 	and.w	r3, r3, #15
 8003fd0:	490c      	ldr	r1, [pc, #48]	; (8004004 <HAL_RCC_ClockConfig+0x268>)
 8003fd2:	5ccb      	ldrb	r3, [r1, r3]
 8003fd4:	f003 031f 	and.w	r3, r3, #31
 8003fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fdc:	4a0a      	ldr	r2, [pc, #40]	; (8004008 <HAL_RCC_ClockConfig+0x26c>)
 8003fde:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fe0:	4b0a      	ldr	r3, [pc, #40]	; (800400c <HAL_RCC_ClockConfig+0x270>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fc fe5f 	bl	8000ca8 <HAL_InitTick>
 8003fea:	4603      	mov	r3, r0
 8003fec:	73fb      	strb	r3, [r7, #15]

  return status;
 8003fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40022000 	.word	0x40022000
 8003ffc:	40021000 	.word	0x40021000
 8004000:	04c4b400 	.word	0x04c4b400
 8004004:	08008fb8 	.word	0x08008fb8
 8004008:	20000008 	.word	0x20000008
 800400c:	20000000 	.word	0x20000000

08004010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004010:	b480      	push	{r7}
 8004012:	b089      	sub	sp, #36	; 0x24
 8004014:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
 800401a:	2300      	movs	r3, #0
 800401c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800401e:	4b3e      	ldr	r3, [pc, #248]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 030c 	and.w	r3, r3, #12
 8004026:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004028:	4b3b      	ldr	r3, [pc, #236]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d005      	beq.n	8004044 <HAL_RCC_GetSysClockFreq+0x34>
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	2b0c      	cmp	r3, #12
 800403c:	d121      	bne.n	8004082 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d11e      	bne.n	8004082 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004044:	4b34      	ldr	r3, [pc, #208]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d107      	bne.n	8004060 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004050:	4b31      	ldr	r3, [pc, #196]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 8004052:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004056:	0a1b      	lsrs	r3, r3, #8
 8004058:	f003 030f 	and.w	r3, r3, #15
 800405c:	61fb      	str	r3, [r7, #28]
 800405e:	e005      	b.n	800406c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004060:	4b2d      	ldr	r3, [pc, #180]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	091b      	lsrs	r3, r3, #4
 8004066:	f003 030f 	and.w	r3, r3, #15
 800406a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800406c:	4a2b      	ldr	r2, [pc, #172]	; (800411c <HAL_RCC_GetSysClockFreq+0x10c>)
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004074:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10d      	bne.n	8004098 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004080:	e00a      	b.n	8004098 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	2b04      	cmp	r3, #4
 8004086:	d102      	bne.n	800408e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004088:	4b25      	ldr	r3, [pc, #148]	; (8004120 <HAL_RCC_GetSysClockFreq+0x110>)
 800408a:	61bb      	str	r3, [r7, #24]
 800408c:	e004      	b.n	8004098 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	2b08      	cmp	r3, #8
 8004092:	d101      	bne.n	8004098 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004094:	4b23      	ldr	r3, [pc, #140]	; (8004124 <HAL_RCC_GetSysClockFreq+0x114>)
 8004096:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	2b0c      	cmp	r3, #12
 800409c:	d134      	bne.n	8004108 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800409e:	4b1e      	ldr	r3, [pc, #120]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d003      	beq.n	80040b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	2b03      	cmp	r3, #3
 80040b2:	d003      	beq.n	80040bc <HAL_RCC_GetSysClockFreq+0xac>
 80040b4:	e005      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040b6:	4b1a      	ldr	r3, [pc, #104]	; (8004120 <HAL_RCC_GetSysClockFreq+0x110>)
 80040b8:	617b      	str	r3, [r7, #20]
      break;
 80040ba:	e005      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040bc:	4b19      	ldr	r3, [pc, #100]	; (8004124 <HAL_RCC_GetSysClockFreq+0x114>)
 80040be:	617b      	str	r3, [r7, #20]
      break;
 80040c0:	e002      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	617b      	str	r3, [r7, #20]
      break;
 80040c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040c8:	4b13      	ldr	r3, [pc, #76]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	091b      	lsrs	r3, r3, #4
 80040ce:	f003 030f 	and.w	r3, r3, #15
 80040d2:	3301      	adds	r3, #1
 80040d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040d6:	4b10      	ldr	r3, [pc, #64]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	0a1b      	lsrs	r3, r3, #8
 80040dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	fb03 f202 	mul.w	r2, r3, r2
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040ee:	4b0a      	ldr	r3, [pc, #40]	; (8004118 <HAL_RCC_GetSysClockFreq+0x108>)
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	0e5b      	lsrs	r3, r3, #25
 80040f4:	f003 0303 	and.w	r3, r3, #3
 80040f8:	3301      	adds	r3, #1
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	fbb2 f3f3 	udiv	r3, r2, r3
 8004106:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004108:	69bb      	ldr	r3, [r7, #24]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3724      	adds	r7, #36	; 0x24
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	40021000 	.word	0x40021000
 800411c:	08008fc8 	.word	0x08008fc8
 8004120:	00f42400 	.word	0x00f42400
 8004124:	007a1200 	.word	0x007a1200

08004128 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800412c:	4b03      	ldr	r3, [pc, #12]	; (800413c <HAL_RCC_GetHCLKFreq+0x14>)
 800412e:	681b      	ldr	r3, [r3, #0]
}
 8004130:	4618      	mov	r0, r3
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	20000008 	.word	0x20000008

08004140 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800414c:	4b27      	ldr	r3, [pc, #156]	; (80041ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800414e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d003      	beq.n	8004160 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004158:	f7ff f942 	bl	80033e0 <HAL_PWREx_GetVoltageRange>
 800415c:	6178      	str	r0, [r7, #20]
 800415e:	e014      	b.n	800418a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004160:	4b22      	ldr	r3, [pc, #136]	; (80041ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004164:	4a21      	ldr	r2, [pc, #132]	; (80041ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800416a:	6593      	str	r3, [r2, #88]	; 0x58
 800416c:	4b1f      	ldr	r3, [pc, #124]	; (80041ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004178:	f7ff f932 	bl	80033e0 <HAL_PWREx_GetVoltageRange>
 800417c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800417e:	4b1b      	ldr	r3, [pc, #108]	; (80041ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004182:	4a1a      	ldr	r2, [pc, #104]	; (80041ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004184:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004188:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004190:	d10b      	bne.n	80041aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b80      	cmp	r3, #128	; 0x80
 8004196:	d913      	bls.n	80041c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2ba0      	cmp	r3, #160	; 0xa0
 800419c:	d902      	bls.n	80041a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800419e:	2302      	movs	r3, #2
 80041a0:	613b      	str	r3, [r7, #16]
 80041a2:	e00d      	b.n	80041c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041a4:	2301      	movs	r3, #1
 80041a6:	613b      	str	r3, [r7, #16]
 80041a8:	e00a      	b.n	80041c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b7f      	cmp	r3, #127	; 0x7f
 80041ae:	d902      	bls.n	80041b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80041b0:	2302      	movs	r3, #2
 80041b2:	613b      	str	r3, [r7, #16]
 80041b4:	e004      	b.n	80041c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b70      	cmp	r3, #112	; 0x70
 80041ba:	d101      	bne.n	80041c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041bc:	2301      	movs	r3, #1
 80041be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80041c0:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f023 020f 	bic.w	r2, r3, #15
 80041c8:	4909      	ldr	r1, [pc, #36]	; (80041f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80041d0:	4b07      	ldr	r3, [pc, #28]	; (80041f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 030f 	and.w	r3, r3, #15
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d001      	beq.n	80041e2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40021000 	.word	0x40021000
 80041f0:	40022000 	.word	0x40022000

080041f4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041fa:	4b2d      	ldr	r3, [pc, #180]	; (80042b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	f003 0303 	and.w	r3, r3, #3
 8004202:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b03      	cmp	r3, #3
 8004208:	d00b      	beq.n	8004222 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2b03      	cmp	r3, #3
 800420e:	d825      	bhi.n	800425c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d008      	beq.n	8004228 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d11f      	bne.n	800425c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800421c:	4b25      	ldr	r3, [pc, #148]	; (80042b4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800421e:	613b      	str	r3, [r7, #16]
    break;
 8004220:	e01f      	b.n	8004262 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004222:	4b25      	ldr	r3, [pc, #148]	; (80042b8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004224:	613b      	str	r3, [r7, #16]
    break;
 8004226:	e01c      	b.n	8004262 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004228:	4b21      	ldr	r3, [pc, #132]	; (80042b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d107      	bne.n	8004244 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004234:	4b1e      	ldr	r3, [pc, #120]	; (80042b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004236:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800423a:	0a1b      	lsrs	r3, r3, #8
 800423c:	f003 030f 	and.w	r3, r3, #15
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	e005      	b.n	8004250 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004244:	4b1a      	ldr	r3, [pc, #104]	; (80042b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004250:	4a1a      	ldr	r2, [pc, #104]	; (80042bc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004258:	613b      	str	r3, [r7, #16]
    break;
 800425a:	e002      	b.n	8004262 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800425c:	2300      	movs	r3, #0
 800425e:	613b      	str	r3, [r7, #16]
    break;
 8004260:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004262:	4b13      	ldr	r3, [pc, #76]	; (80042b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	091b      	lsrs	r3, r3, #4
 8004268:	f003 030f 	and.w	r3, r3, #15
 800426c:	3301      	adds	r3, #1
 800426e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004270:	4b0f      	ldr	r3, [pc, #60]	; (80042b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	0a1b      	lsrs	r3, r3, #8
 8004276:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	fb03 f202 	mul.w	r2, r3, r2
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	fbb2 f3f3 	udiv	r3, r2, r3
 8004286:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004288:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	0e5b      	lsrs	r3, r3, #25
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	3301      	adds	r3, #1
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80042a2:	683b      	ldr	r3, [r7, #0]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	371c      	adds	r7, #28
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	40021000 	.word	0x40021000
 80042b4:	00f42400 	.word	0x00f42400
 80042b8:	007a1200 	.word	0x007a1200
 80042bc:	08008fc8 	.word	0x08008fc8

080042c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042c8:	2300      	movs	r3, #0
 80042ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042cc:	2300      	movs	r3, #0
 80042ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d040      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042e0:	2b80      	cmp	r3, #128	; 0x80
 80042e2:	d02a      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80042e4:	2b80      	cmp	r3, #128	; 0x80
 80042e6:	d825      	bhi.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80042e8:	2b60      	cmp	r3, #96	; 0x60
 80042ea:	d026      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80042ec:	2b60      	cmp	r3, #96	; 0x60
 80042ee:	d821      	bhi.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80042f0:	2b40      	cmp	r3, #64	; 0x40
 80042f2:	d006      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80042f4:	2b40      	cmp	r3, #64	; 0x40
 80042f6:	d81d      	bhi.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d009      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d010      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004300:	e018      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004302:	4b89      	ldr	r3, [pc, #548]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	4a88      	ldr	r2, [pc, #544]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800430e:	e015      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3304      	adds	r3, #4
 8004314:	2100      	movs	r1, #0
 8004316:	4618      	mov	r0, r3
 8004318:	f000 fb02 	bl	8004920 <RCCEx_PLLSAI1_Config>
 800431c:	4603      	mov	r3, r0
 800431e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004320:	e00c      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	3320      	adds	r3, #32
 8004326:	2100      	movs	r1, #0
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fbed 	bl	8004b08 <RCCEx_PLLSAI2_Config>
 800432e:	4603      	mov	r3, r0
 8004330:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004332:	e003      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	74fb      	strb	r3, [r7, #19]
      break;
 8004338:	e000      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800433a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800433c:	7cfb      	ldrb	r3, [r7, #19]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10b      	bne.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004342:	4b79      	ldr	r3, [pc, #484]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004344:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004348:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004350:	4975      	ldr	r1, [pc, #468]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004358:	e001      	b.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800435a:	7cfb      	ldrb	r3, [r7, #19]
 800435c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d047      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004372:	d030      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004378:	d82a      	bhi.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800437a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800437e:	d02a      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004380:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004384:	d824      	bhi.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004386:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800438a:	d008      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800438c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004390:	d81e      	bhi.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00a      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004396:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800439a:	d010      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800439c:	e018      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800439e:	4b62      	ldr	r3, [pc, #392]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	4a61      	ldr	r2, [pc, #388]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043aa:	e015      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3304      	adds	r3, #4
 80043b0:	2100      	movs	r1, #0
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fab4 	bl	8004920 <RCCEx_PLLSAI1_Config>
 80043b8:	4603      	mov	r3, r0
 80043ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043bc:	e00c      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	3320      	adds	r3, #32
 80043c2:	2100      	movs	r1, #0
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 fb9f 	bl	8004b08 <RCCEx_PLLSAI2_Config>
 80043ca:	4603      	mov	r3, r0
 80043cc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043ce:	e003      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	74fb      	strb	r3, [r7, #19]
      break;
 80043d4:	e000      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80043d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043d8:	7cfb      	ldrb	r3, [r7, #19]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10b      	bne.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043de:	4b52      	ldr	r3, [pc, #328]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ec:	494e      	ldr	r1, [pc, #312]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80043f4:	e001      	b.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f6:	7cfb      	ldrb	r3, [r7, #19]
 80043f8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004402:	2b00      	cmp	r3, #0
 8004404:	f000 809f 	beq.w	8004546 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004408:	2300      	movs	r3, #0
 800440a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800440c:	4b46      	ldr	r3, [pc, #280]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800440e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004410:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800441c:	2300      	movs	r3, #0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00d      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004422:	4b41      	ldr	r3, [pc, #260]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004426:	4a40      	ldr	r2, [pc, #256]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800442c:	6593      	str	r3, [r2, #88]	; 0x58
 800442e:	4b3e      	ldr	r3, [pc, #248]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004436:	60bb      	str	r3, [r7, #8]
 8004438:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443a:	2301      	movs	r3, #1
 800443c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800443e:	4b3b      	ldr	r3, [pc, #236]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a3a      	ldr	r2, [pc, #232]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004448:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800444a:	f7fc fc7d 	bl	8000d48 <HAL_GetTick>
 800444e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004450:	e009      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004452:	f7fc fc79 	bl	8000d48 <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d902      	bls.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	74fb      	strb	r3, [r7, #19]
        break;
 8004464:	e005      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004466:	4b31      	ldr	r3, [pc, #196]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800446e:	2b00      	cmp	r3, #0
 8004470:	d0ef      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004472:	7cfb      	ldrb	r3, [r7, #19]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d15b      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004478:	4b2b      	ldr	r3, [pc, #172]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800447a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800447e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004482:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d01f      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	429a      	cmp	r2, r3
 8004494:	d019      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004496:	4b24      	ldr	r3, [pc, #144]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800449c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044a2:	4b21      	ldr	r3, [pc, #132]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a8:	4a1f      	ldr	r2, [pc, #124]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044b2:	4b1d      	ldr	r3, [pc, #116]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b8:	4a1b      	ldr	r2, [pc, #108]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044c2:	4a19      	ldr	r2, [pc, #100]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f003 0301 	and.w	r3, r3, #1
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d016      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d4:	f7fc fc38 	bl	8000d48 <HAL_GetTick>
 80044d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044da:	e00b      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044dc:	f7fc fc34 	bl	8000d48 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d902      	bls.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	74fb      	strb	r3, [r7, #19]
            break;
 80044f2:	e006      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f4:	4b0c      	ldr	r3, [pc, #48]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0ec      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004502:	7cfb      	ldrb	r3, [r7, #19]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10c      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004508:	4b07      	ldr	r3, [pc, #28]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800450a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800450e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004518:	4903      	ldr	r1, [pc, #12]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004520:	e008      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004522:	7cfb      	ldrb	r3, [r7, #19]
 8004524:	74bb      	strb	r3, [r7, #18]
 8004526:	e005      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004528:	40021000 	.word	0x40021000
 800452c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004530:	7cfb      	ldrb	r3, [r7, #19]
 8004532:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004534:	7c7b      	ldrb	r3, [r7, #17]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d105      	bne.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453a:	4ba0      	ldr	r3, [pc, #640]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800453c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453e:	4a9f      	ldr	r2, [pc, #636]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004544:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004552:	4b9a      	ldr	r3, [pc, #616]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004558:	f023 0203 	bic.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004560:	4996      	ldr	r1, [pc, #600]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00a      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004574:	4b91      	ldr	r3, [pc, #580]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457a:	f023 020c 	bic.w	r2, r3, #12
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	498e      	ldr	r1, [pc, #568]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00a      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004596:	4b89      	ldr	r3, [pc, #548]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a4:	4985      	ldr	r1, [pc, #532]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0308 	and.w	r3, r3, #8
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00a      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045b8:	4b80      	ldr	r3, [pc, #512]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c6:	497d      	ldr	r1, [pc, #500]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0310 	and.w	r3, r3, #16
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045da:	4b78      	ldr	r3, [pc, #480]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e8:	4974      	ldr	r1, [pc, #464]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0320 	and.w	r3, r3, #32
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045fc:	4b6f      	ldr	r3, [pc, #444]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004602:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800460a:	496c      	ldr	r1, [pc, #432]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800460c:	4313      	orrs	r3, r2
 800460e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800461e:	4b67      	ldr	r3, [pc, #412]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004624:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800462c:	4963      	ldr	r1, [pc, #396]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004640:	4b5e      	ldr	r3, [pc, #376]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004646:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800464e:	495b      	ldr	r1, [pc, #364]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004662:	4b56      	ldr	r3, [pc, #344]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004668:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004670:	4952      	ldr	r1, [pc, #328]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004672:	4313      	orrs	r3, r2
 8004674:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004684:	4b4d      	ldr	r3, [pc, #308]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004692:	494a      	ldr	r1, [pc, #296]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00a      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046a6:	4b45      	ldr	r3, [pc, #276]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b4:	4941      	ldr	r1, [pc, #260]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d00a      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80046c8:	4b3c      	ldr	r3, [pc, #240]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80046ce:	f023 0203 	bic.w	r2, r3, #3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046d6:	4939      	ldr	r1, [pc, #228]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d028      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046ea:	4b34      	ldr	r3, [pc, #208]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f8:	4930      	ldr	r1, [pc, #192]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004704:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004708:	d106      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800470a:	4b2c      	ldr	r3, [pc, #176]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	4a2b      	ldr	r2, [pc, #172]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004710:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004714:	60d3      	str	r3, [r2, #12]
 8004716:	e011      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800471c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004720:	d10c      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	3304      	adds	r3, #4
 8004726:	2101      	movs	r1, #1
 8004728:	4618      	mov	r0, r3
 800472a:	f000 f8f9 	bl	8004920 <RCCEx_PLLSAI1_Config>
 800472e:	4603      	mov	r3, r0
 8004730:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004732:	7cfb      	ldrb	r3, [r7, #19]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004738:	7cfb      	ldrb	r3, [r7, #19]
 800473a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d04d      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800474c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004750:	d108      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004752:	4b1a      	ldr	r3, [pc, #104]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004754:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004758:	4a18      	ldr	r2, [pc, #96]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800475a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800475e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004762:	e012      	b.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004764:	4b15      	ldr	r3, [pc, #84]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004766:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800476a:	4a14      	ldr	r2, [pc, #80]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800476c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004770:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004774:	4b11      	ldr	r3, [pc, #68]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800477a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004782:	490e      	ldr	r1, [pc, #56]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004784:	4313      	orrs	r3, r2
 8004786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800478e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004792:	d106      	bne.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004794:	4b09      	ldr	r3, [pc, #36]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	4a08      	ldr	r2, [pc, #32]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800479a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800479e:	60d3      	str	r3, [r2, #12]
 80047a0:	e020      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047aa:	d109      	bne.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047ac:	4b03      	ldr	r3, [pc, #12]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	4a02      	ldr	r2, [pc, #8]	; (80047bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047b6:	60d3      	str	r3, [r2, #12]
 80047b8:	e014      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80047ba:	bf00      	nop
 80047bc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047c8:	d10c      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	3304      	adds	r3, #4
 80047ce:	2101      	movs	r1, #1
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 f8a5 	bl	8004920 <RCCEx_PLLSAI1_Config>
 80047d6:	4603      	mov	r3, r0
 80047d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047da:	7cfb      	ldrb	r3, [r7, #19]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80047e0:	7cfb      	ldrb	r3, [r7, #19]
 80047e2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d028      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047f0:	4b4a      	ldr	r3, [pc, #296]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047fe:	4947      	ldr	r1, [pc, #284]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004800:	4313      	orrs	r3, r2
 8004802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800480a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800480e:	d106      	bne.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004810:	4b42      	ldr	r3, [pc, #264]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	4a41      	ldr	r2, [pc, #260]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004816:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800481a:	60d3      	str	r3, [r2, #12]
 800481c:	e011      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004822:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004826:	d10c      	bne.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3304      	adds	r3, #4
 800482c:	2101      	movs	r1, #1
 800482e:	4618      	mov	r0, r3
 8004830:	f000 f876 	bl	8004920 <RCCEx_PLLSAI1_Config>
 8004834:	4603      	mov	r3, r0
 8004836:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004838:	7cfb      	ldrb	r3, [r7, #19]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800483e:	7cfb      	ldrb	r3, [r7, #19]
 8004840:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d01e      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800484e:	4b33      	ldr	r3, [pc, #204]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004854:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800485e:	492f      	ldr	r1, [pc, #188]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004860:	4313      	orrs	r3, r2
 8004862:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800486c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004870:	d10c      	bne.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	3304      	adds	r3, #4
 8004876:	2102      	movs	r1, #2
 8004878:	4618      	mov	r0, r3
 800487a:	f000 f851 	bl	8004920 <RCCEx_PLLSAI1_Config>
 800487e:	4603      	mov	r3, r0
 8004880:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004882:	7cfb      	ldrb	r3, [r7, #19]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004888:	7cfb      	ldrb	r3, [r7, #19]
 800488a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00b      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004898:	4b20      	ldr	r3, [pc, #128]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800489a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800489e:	f023 0204 	bic.w	r2, r3, #4
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048a8:	491c      	ldr	r1, [pc, #112]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00b      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80048bc:	4b17      	ldr	r3, [pc, #92]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048c2:	f023 0218 	bic.w	r2, r3, #24
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048cc:	4913      	ldr	r1, [pc, #76]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d017      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80048e0:	4b0e      	ldr	r3, [pc, #56]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048f0:	490a      	ldr	r1, [pc, #40]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004902:	d105      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004904:	4b05      	ldr	r3, [pc, #20]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	4a04      	ldr	r2, [pc, #16]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800490a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800490e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004910:	7cbb      	ldrb	r3, [r7, #18]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	40021000 	.word	0x40021000

08004920 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800492e:	4b72      	ldr	r3, [pc, #456]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00e      	beq.n	8004958 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800493a:	4b6f      	ldr	r3, [pc, #444]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	f003 0203 	and.w	r2, r3, #3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	429a      	cmp	r2, r3
 8004948:	d103      	bne.n	8004952 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
       ||
 800494e:	2b00      	cmp	r3, #0
 8004950:	d142      	bne.n	80049d8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	73fb      	strb	r3, [r7, #15]
 8004956:	e03f      	b.n	80049d8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2b03      	cmp	r3, #3
 800495e:	d018      	beq.n	8004992 <RCCEx_PLLSAI1_Config+0x72>
 8004960:	2b03      	cmp	r3, #3
 8004962:	d825      	bhi.n	80049b0 <RCCEx_PLLSAI1_Config+0x90>
 8004964:	2b01      	cmp	r3, #1
 8004966:	d002      	beq.n	800496e <RCCEx_PLLSAI1_Config+0x4e>
 8004968:	2b02      	cmp	r3, #2
 800496a:	d009      	beq.n	8004980 <RCCEx_PLLSAI1_Config+0x60>
 800496c:	e020      	b.n	80049b0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800496e:	4b62      	ldr	r3, [pc, #392]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d11d      	bne.n	80049b6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800497e:	e01a      	b.n	80049b6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004980:	4b5d      	ldr	r3, [pc, #372]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004988:	2b00      	cmp	r3, #0
 800498a:	d116      	bne.n	80049ba <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004990:	e013      	b.n	80049ba <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004992:	4b59      	ldr	r3, [pc, #356]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10f      	bne.n	80049be <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800499e:	4b56      	ldr	r3, [pc, #344]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d109      	bne.n	80049be <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80049ae:	e006      	b.n	80049be <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	73fb      	strb	r3, [r7, #15]
      break;
 80049b4:	e004      	b.n	80049c0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80049b6:	bf00      	nop
 80049b8:	e002      	b.n	80049c0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80049ba:	bf00      	nop
 80049bc:	e000      	b.n	80049c0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80049be:	bf00      	nop
    }

    if(status == HAL_OK)
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d108      	bne.n	80049d8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80049c6:	4b4c      	ldr	r3, [pc, #304]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f023 0203 	bic.w	r2, r3, #3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4949      	ldr	r1, [pc, #292]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80049d8:	7bfb      	ldrb	r3, [r7, #15]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f040 8086 	bne.w	8004aec <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80049e0:	4b45      	ldr	r3, [pc, #276]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a44      	ldr	r2, [pc, #272]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049e6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80049ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049ec:	f7fc f9ac 	bl	8000d48 <HAL_GetTick>
 80049f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049f2:	e009      	b.n	8004a08 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049f4:	f7fc f9a8 	bl	8000d48 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d902      	bls.n	8004a08 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	73fb      	strb	r3, [r7, #15]
        break;
 8004a06:	e005      	b.n	8004a14 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a08:	4b3b      	ldr	r3, [pc, #236]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1ef      	bne.n	80049f4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d168      	bne.n	8004aec <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d113      	bne.n	8004a48 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a20:	4b35      	ldr	r3, [pc, #212]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a22:	691a      	ldr	r2, [r3, #16]
 8004a24:	4b35      	ldr	r3, [pc, #212]	; (8004afc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a26:	4013      	ands	r3, r2
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6892      	ldr	r2, [r2, #8]
 8004a2c:	0211      	lsls	r1, r2, #8
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	68d2      	ldr	r2, [r2, #12]
 8004a32:	06d2      	lsls	r2, r2, #27
 8004a34:	4311      	orrs	r1, r2
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	6852      	ldr	r2, [r2, #4]
 8004a3a:	3a01      	subs	r2, #1
 8004a3c:	0112      	lsls	r2, r2, #4
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	492d      	ldr	r1, [pc, #180]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	610b      	str	r3, [r1, #16]
 8004a46:	e02d      	b.n	8004aa4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d115      	bne.n	8004a7a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a4e:	4b2a      	ldr	r3, [pc, #168]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a50:	691a      	ldr	r2, [r3, #16]
 8004a52:	4b2b      	ldr	r3, [pc, #172]	; (8004b00 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a54:	4013      	ands	r3, r2
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	6892      	ldr	r2, [r2, #8]
 8004a5a:	0211      	lsls	r1, r2, #8
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	6912      	ldr	r2, [r2, #16]
 8004a60:	0852      	lsrs	r2, r2, #1
 8004a62:	3a01      	subs	r2, #1
 8004a64:	0552      	lsls	r2, r2, #21
 8004a66:	4311      	orrs	r1, r2
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6852      	ldr	r2, [r2, #4]
 8004a6c:	3a01      	subs	r2, #1
 8004a6e:	0112      	lsls	r2, r2, #4
 8004a70:	430a      	orrs	r2, r1
 8004a72:	4921      	ldr	r1, [pc, #132]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	610b      	str	r3, [r1, #16]
 8004a78:	e014      	b.n	8004aa4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a7a:	4b1f      	ldr	r3, [pc, #124]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a7c:	691a      	ldr	r2, [r3, #16]
 8004a7e:	4b21      	ldr	r3, [pc, #132]	; (8004b04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a80:	4013      	ands	r3, r2
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	6892      	ldr	r2, [r2, #8]
 8004a86:	0211      	lsls	r1, r2, #8
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6952      	ldr	r2, [r2, #20]
 8004a8c:	0852      	lsrs	r2, r2, #1
 8004a8e:	3a01      	subs	r2, #1
 8004a90:	0652      	lsls	r2, r2, #25
 8004a92:	4311      	orrs	r1, r2
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6852      	ldr	r2, [r2, #4]
 8004a98:	3a01      	subs	r2, #1
 8004a9a:	0112      	lsls	r2, r2, #4
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	4916      	ldr	r1, [pc, #88]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004aa4:	4b14      	ldr	r3, [pc, #80]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a13      	ldr	r2, [pc, #76]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004aaa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004aae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab0:	f7fc f94a 	bl	8000d48 <HAL_GetTick>
 8004ab4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ab6:	e009      	b.n	8004acc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ab8:	f7fc f946 	bl	8000d48 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d902      	bls.n	8004acc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	73fb      	strb	r3, [r7, #15]
          break;
 8004aca:	e005      	b.n	8004ad8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004acc:	4b0a      	ldr	r3, [pc, #40]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0ef      	beq.n	8004ab8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004ad8:	7bfb      	ldrb	r3, [r7, #15]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d106      	bne.n	8004aec <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ade:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ae0:	691a      	ldr	r2, [r3, #16]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	4904      	ldr	r1, [pc, #16]	; (8004af8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40021000 	.word	0x40021000
 8004afc:	07ff800f 	.word	0x07ff800f
 8004b00:	ff9f800f 	.word	0xff9f800f
 8004b04:	f9ff800f 	.word	0xf9ff800f

08004b08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b12:	2300      	movs	r3, #0
 8004b14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b16:	4b72      	ldr	r3, [pc, #456]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	f003 0303 	and.w	r3, r3, #3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00e      	beq.n	8004b40 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004b22:	4b6f      	ldr	r3, [pc, #444]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	f003 0203 	and.w	r2, r3, #3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d103      	bne.n	8004b3a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
       ||
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d142      	bne.n	8004bc0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	73fb      	strb	r3, [r7, #15]
 8004b3e:	e03f      	b.n	8004bc0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b03      	cmp	r3, #3
 8004b46:	d018      	beq.n	8004b7a <RCCEx_PLLSAI2_Config+0x72>
 8004b48:	2b03      	cmp	r3, #3
 8004b4a:	d825      	bhi.n	8004b98 <RCCEx_PLLSAI2_Config+0x90>
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d002      	beq.n	8004b56 <RCCEx_PLLSAI2_Config+0x4e>
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d009      	beq.n	8004b68 <RCCEx_PLLSAI2_Config+0x60>
 8004b54:	e020      	b.n	8004b98 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b56:	4b62      	ldr	r3, [pc, #392]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d11d      	bne.n	8004b9e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b66:	e01a      	b.n	8004b9e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b68:	4b5d      	ldr	r3, [pc, #372]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d116      	bne.n	8004ba2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b78:	e013      	b.n	8004ba2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b7a:	4b59      	ldr	r3, [pc, #356]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10f      	bne.n	8004ba6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b86:	4b56      	ldr	r3, [pc, #344]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d109      	bne.n	8004ba6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b96:	e006      	b.n	8004ba6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b9c:	e004      	b.n	8004ba8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004b9e:	bf00      	nop
 8004ba0:	e002      	b.n	8004ba8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004ba2:	bf00      	nop
 8004ba4:	e000      	b.n	8004ba8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004ba6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d108      	bne.n	8004bc0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004bae:	4b4c      	ldr	r3, [pc, #304]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	f023 0203 	bic.w	r2, r3, #3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4949      	ldr	r1, [pc, #292]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f040 8086 	bne.w	8004cd4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004bc8:	4b45      	ldr	r3, [pc, #276]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a44      	ldr	r2, [pc, #272]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bd4:	f7fc f8b8 	bl	8000d48 <HAL_GetTick>
 8004bd8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004bda:	e009      	b.n	8004bf0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004bdc:	f7fc f8b4 	bl	8000d48 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d902      	bls.n	8004bf0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	73fb      	strb	r3, [r7, #15]
        break;
 8004bee:	e005      	b.n	8004bfc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004bf0:	4b3b      	ldr	r3, [pc, #236]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1ef      	bne.n	8004bdc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004bfc:	7bfb      	ldrb	r3, [r7, #15]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d168      	bne.n	8004cd4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d113      	bne.n	8004c30 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c08:	4b35      	ldr	r3, [pc, #212]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c0a:	695a      	ldr	r2, [r3, #20]
 8004c0c:	4b35      	ldr	r3, [pc, #212]	; (8004ce4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004c0e:	4013      	ands	r3, r2
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6892      	ldr	r2, [r2, #8]
 8004c14:	0211      	lsls	r1, r2, #8
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	68d2      	ldr	r2, [r2, #12]
 8004c1a:	06d2      	lsls	r2, r2, #27
 8004c1c:	4311      	orrs	r1, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6852      	ldr	r2, [r2, #4]
 8004c22:	3a01      	subs	r2, #1
 8004c24:	0112      	lsls	r2, r2, #4
 8004c26:	430a      	orrs	r2, r1
 8004c28:	492d      	ldr	r1, [pc, #180]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	614b      	str	r3, [r1, #20]
 8004c2e:	e02d      	b.n	8004c8c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d115      	bne.n	8004c62 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c36:	4b2a      	ldr	r3, [pc, #168]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c38:	695a      	ldr	r2, [r3, #20]
 8004c3a:	4b2b      	ldr	r3, [pc, #172]	; (8004ce8 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6892      	ldr	r2, [r2, #8]
 8004c42:	0211      	lsls	r1, r2, #8
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6912      	ldr	r2, [r2, #16]
 8004c48:	0852      	lsrs	r2, r2, #1
 8004c4a:	3a01      	subs	r2, #1
 8004c4c:	0552      	lsls	r2, r2, #21
 8004c4e:	4311      	orrs	r1, r2
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	6852      	ldr	r2, [r2, #4]
 8004c54:	3a01      	subs	r2, #1
 8004c56:	0112      	lsls	r2, r2, #4
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	4921      	ldr	r1, [pc, #132]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	614b      	str	r3, [r1, #20]
 8004c60:	e014      	b.n	8004c8c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c62:	4b1f      	ldr	r3, [pc, #124]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c64:	695a      	ldr	r2, [r3, #20]
 8004c66:	4b21      	ldr	r3, [pc, #132]	; (8004cec <RCCEx_PLLSAI2_Config+0x1e4>)
 8004c68:	4013      	ands	r3, r2
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6892      	ldr	r2, [r2, #8]
 8004c6e:	0211      	lsls	r1, r2, #8
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	6952      	ldr	r2, [r2, #20]
 8004c74:	0852      	lsrs	r2, r2, #1
 8004c76:	3a01      	subs	r2, #1
 8004c78:	0652      	lsls	r2, r2, #25
 8004c7a:	4311      	orrs	r1, r2
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6852      	ldr	r2, [r2, #4]
 8004c80:	3a01      	subs	r2, #1
 8004c82:	0112      	lsls	r2, r2, #4
 8004c84:	430a      	orrs	r2, r1
 8004c86:	4916      	ldr	r1, [pc, #88]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004c8c:	4b14      	ldr	r3, [pc, #80]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a13      	ldr	r2, [pc, #76]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c98:	f7fc f856 	bl	8000d48 <HAL_GetTick>
 8004c9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004c9e:	e009      	b.n	8004cb4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ca0:	f7fc f852 	bl	8000d48 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d902      	bls.n	8004cb4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	73fb      	strb	r3, [r7, #15]
          break;
 8004cb2:	e005      	b.n	8004cc0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004cb4:	4b0a      	ldr	r3, [pc, #40]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0ef      	beq.n	8004ca0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d106      	bne.n	8004cd4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004cc6:	4b06      	ldr	r3, [pc, #24]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cc8:	695a      	ldr	r2, [r3, #20]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	699b      	ldr	r3, [r3, #24]
 8004cce:	4904      	ldr	r1, [pc, #16]	; (8004ce0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	40021000 	.word	0x40021000
 8004ce4:	07ff800f 	.word	0x07ff800f
 8004ce8:	ff9f800f 	.word	0xff9f800f
 8004cec:	f9ff800f 	.word	0xf9ff800f

08004cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e049      	b.n	8004d96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d106      	bne.n	8004d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f001 f9a4 	bl	8006064 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	f000 fac0 	bl	80052b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d001      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e04f      	b.n	8004e58 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68da      	ldr	r2, [r3, #12]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a23      	ldr	r2, [pc, #140]	; (8004e64 <HAL_TIM_Base_Start_IT+0xc4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d01d      	beq.n	8004e16 <HAL_TIM_Base_Start_IT+0x76>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004de2:	d018      	beq.n	8004e16 <HAL_TIM_Base_Start_IT+0x76>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a1f      	ldr	r2, [pc, #124]	; (8004e68 <HAL_TIM_Base_Start_IT+0xc8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d013      	beq.n	8004e16 <HAL_TIM_Base_Start_IT+0x76>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a1e      	ldr	r2, [pc, #120]	; (8004e6c <HAL_TIM_Base_Start_IT+0xcc>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d00e      	beq.n	8004e16 <HAL_TIM_Base_Start_IT+0x76>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1c      	ldr	r2, [pc, #112]	; (8004e70 <HAL_TIM_Base_Start_IT+0xd0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d009      	beq.n	8004e16 <HAL_TIM_Base_Start_IT+0x76>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1b      	ldr	r2, [pc, #108]	; (8004e74 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d004      	beq.n	8004e16 <HAL_TIM_Base_Start_IT+0x76>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a19      	ldr	r2, [pc, #100]	; (8004e78 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d115      	bne.n	8004e42 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	4b17      	ldr	r3, [pc, #92]	; (8004e7c <HAL_TIM_Base_Start_IT+0xdc>)
 8004e1e:	4013      	ands	r3, r2
 8004e20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b06      	cmp	r3, #6
 8004e26:	d015      	beq.n	8004e54 <HAL_TIM_Base_Start_IT+0xb4>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e2e:	d011      	beq.n	8004e54 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e40:	e008      	b.n	8004e54 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f042 0201 	orr.w	r2, r2, #1
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	e000      	b.n	8004e56 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e54:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3714      	adds	r7, #20
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	40012c00 	.word	0x40012c00
 8004e68:	40000400 	.word	0x40000400
 8004e6c:	40000800 	.word	0x40000800
 8004e70:	40000c00 	.word	0x40000c00
 8004e74:	40013400 	.word	0x40013400
 8004e78:	40014000 	.word	0x40014000
 8004e7c:	00010007 	.word	0x00010007

08004e80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d122      	bne.n	8004edc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d11b      	bne.n	8004edc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f06f 0202 	mvn.w	r2, #2
 8004eac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	f003 0303 	and.w	r3, r3, #3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f9d8 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 8004ec8:	e005      	b.n	8004ed6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f9ca 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 f9db 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f003 0304 	and.w	r3, r3, #4
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	d122      	bne.n	8004f30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b04      	cmp	r3, #4
 8004ef6:	d11b      	bne.n	8004f30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f06f 0204 	mvn.w	r2, #4
 8004f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2202      	movs	r2, #2
 8004f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f9ae 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 8004f1c:	e005      	b.n	8004f2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f9a0 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 f9b1 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	f003 0308 	and.w	r3, r3, #8
 8004f3a:	2b08      	cmp	r3, #8
 8004f3c:	d122      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	f003 0308 	and.w	r3, r3, #8
 8004f48:	2b08      	cmp	r3, #8
 8004f4a:	d11b      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0208 	mvn.w	r2, #8
 8004f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2204      	movs	r2, #4
 8004f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d003      	beq.n	8004f72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f984 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 8004f70:	e005      	b.n	8004f7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f976 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f000 f987 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0310 	and.w	r3, r3, #16
 8004f8e:	2b10      	cmp	r3, #16
 8004f90:	d122      	bne.n	8004fd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f003 0310 	and.w	r3, r3, #16
 8004f9c:	2b10      	cmp	r3, #16
 8004f9e:	d11b      	bne.n	8004fd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0210 	mvn.w	r2, #16
 8004fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2208      	movs	r2, #8
 8004fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f95a 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 8004fc4:	e005      	b.n	8004fd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f94c 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f95d 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d10e      	bne.n	8005004 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d107      	bne.n	8005004 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f06f 0201 	mvn.w	r2, #1
 8004ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 f926 	bl	8005250 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800500e:	2b80      	cmp	r3, #128	; 0x80
 8005010:	d10e      	bne.n	8005030 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800501c:	2b80      	cmp	r3, #128	; 0x80
 800501e:	d107      	bne.n	8005030 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 fb08 	bl	8005640 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800503a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800503e:	d10e      	bne.n	800505e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800504a:	2b80      	cmp	r3, #128	; 0x80
 800504c:	d107      	bne.n	800505e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005056:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 fafb 	bl	8005654 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005068:	2b40      	cmp	r3, #64	; 0x40
 800506a:	d10e      	bne.n	800508a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005076:	2b40      	cmp	r3, #64	; 0x40
 8005078:	d107      	bne.n	800508a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 f90b 	bl	80052a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	f003 0320 	and.w	r3, r3, #32
 8005094:	2b20      	cmp	r3, #32
 8005096:	d10e      	bne.n	80050b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	2b20      	cmp	r3, #32
 80050a4:	d107      	bne.n	80050b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f06f 0220 	mvn.w	r2, #32
 80050ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fabb 	bl	800562c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050b6:	bf00      	nop
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b084      	sub	sp, #16
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
 80050c6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <HAL_TIM_ConfigClockSource+0x1c>
 80050d6:	2302      	movs	r3, #2
 80050d8:	e0b6      	b.n	8005248 <HAL_TIM_ConfigClockSource+0x18a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2202      	movs	r2, #2
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050f8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005104:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005116:	d03e      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0xd8>
 8005118:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800511c:	f200 8087 	bhi.w	800522e <HAL_TIM_ConfigClockSource+0x170>
 8005120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005124:	f000 8086 	beq.w	8005234 <HAL_TIM_ConfigClockSource+0x176>
 8005128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800512c:	d87f      	bhi.n	800522e <HAL_TIM_ConfigClockSource+0x170>
 800512e:	2b70      	cmp	r3, #112	; 0x70
 8005130:	d01a      	beq.n	8005168 <HAL_TIM_ConfigClockSource+0xaa>
 8005132:	2b70      	cmp	r3, #112	; 0x70
 8005134:	d87b      	bhi.n	800522e <HAL_TIM_ConfigClockSource+0x170>
 8005136:	2b60      	cmp	r3, #96	; 0x60
 8005138:	d050      	beq.n	80051dc <HAL_TIM_ConfigClockSource+0x11e>
 800513a:	2b60      	cmp	r3, #96	; 0x60
 800513c:	d877      	bhi.n	800522e <HAL_TIM_ConfigClockSource+0x170>
 800513e:	2b50      	cmp	r3, #80	; 0x50
 8005140:	d03c      	beq.n	80051bc <HAL_TIM_ConfigClockSource+0xfe>
 8005142:	2b50      	cmp	r3, #80	; 0x50
 8005144:	d873      	bhi.n	800522e <HAL_TIM_ConfigClockSource+0x170>
 8005146:	2b40      	cmp	r3, #64	; 0x40
 8005148:	d058      	beq.n	80051fc <HAL_TIM_ConfigClockSource+0x13e>
 800514a:	2b40      	cmp	r3, #64	; 0x40
 800514c:	d86f      	bhi.n	800522e <HAL_TIM_ConfigClockSource+0x170>
 800514e:	2b30      	cmp	r3, #48	; 0x30
 8005150:	d064      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x15e>
 8005152:	2b30      	cmp	r3, #48	; 0x30
 8005154:	d86b      	bhi.n	800522e <HAL_TIM_ConfigClockSource+0x170>
 8005156:	2b20      	cmp	r3, #32
 8005158:	d060      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x15e>
 800515a:	2b20      	cmp	r3, #32
 800515c:	d867      	bhi.n	800522e <HAL_TIM_ConfigClockSource+0x170>
 800515e:	2b00      	cmp	r3, #0
 8005160:	d05c      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x15e>
 8005162:	2b10      	cmp	r3, #16
 8005164:	d05a      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x15e>
 8005166:	e062      	b.n	800522e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6818      	ldr	r0, [r3, #0]
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	6899      	ldr	r1, [r3, #8]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f000 f9b0 	bl	80054dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800518a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	609a      	str	r2, [r3, #8]
      break;
 8005194:	e04f      	b.n	8005236 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6818      	ldr	r0, [r3, #0]
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	6899      	ldr	r1, [r3, #8]
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	f000 f999 	bl	80054dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051b8:	609a      	str	r2, [r3, #8]
      break;
 80051ba:	e03c      	b.n	8005236 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6818      	ldr	r0, [r3, #0]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	6859      	ldr	r1, [r3, #4]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	461a      	mov	r2, r3
 80051ca:	f000 f90d 	bl	80053e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2150      	movs	r1, #80	; 0x50
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 f966 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 80051da:	e02c      	b.n	8005236 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6818      	ldr	r0, [r3, #0]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	6859      	ldr	r1, [r3, #4]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	461a      	mov	r2, r3
 80051ea:	f000 f92c 	bl	8005446 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2160      	movs	r1, #96	; 0x60
 80051f4:	4618      	mov	r0, r3
 80051f6:	f000 f956 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 80051fa:	e01c      	b.n	8005236 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6818      	ldr	r0, [r3, #0]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	6859      	ldr	r1, [r3, #4]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	461a      	mov	r2, r3
 800520a:	f000 f8ed 	bl	80053e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2140      	movs	r1, #64	; 0x40
 8005214:	4618      	mov	r0, r3
 8005216:	f000 f946 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 800521a:	e00c      	b.n	8005236 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4619      	mov	r1, r3
 8005226:	4610      	mov	r0, r2
 8005228:	f000 f93d 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 800522c:	e003      	b.n	8005236 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	73fb      	strb	r3, [r7, #15]
      break;
 8005232:	e000      	b.n	8005236 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005234:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005246:	7bfb      	ldrb	r3, [r7, #15]
}
 8005248:	4618      	mov	r0, r3
 800524a:	3710      	adds	r7, #16
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a40      	ldr	r2, [pc, #256]	; (80053c8 <TIM_Base_SetConfig+0x114>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d013      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d2:	d00f      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a3d      	ldr	r2, [pc, #244]	; (80053cc <TIM_Base_SetConfig+0x118>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d00b      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a3c      	ldr	r2, [pc, #240]	; (80053d0 <TIM_Base_SetConfig+0x11c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d007      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a3b      	ldr	r2, [pc, #236]	; (80053d4 <TIM_Base_SetConfig+0x120>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d003      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a3a      	ldr	r2, [pc, #232]	; (80053d8 <TIM_Base_SetConfig+0x124>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d108      	bne.n	8005306 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a2f      	ldr	r2, [pc, #188]	; (80053c8 <TIM_Base_SetConfig+0x114>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d01f      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005314:	d01b      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a2c      	ldr	r2, [pc, #176]	; (80053cc <TIM_Base_SetConfig+0x118>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d017      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a2b      	ldr	r2, [pc, #172]	; (80053d0 <TIM_Base_SetConfig+0x11c>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d013      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a2a      	ldr	r2, [pc, #168]	; (80053d4 <TIM_Base_SetConfig+0x120>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00f      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a29      	ldr	r2, [pc, #164]	; (80053d8 <TIM_Base_SetConfig+0x124>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d00b      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a28      	ldr	r2, [pc, #160]	; (80053dc <TIM_Base_SetConfig+0x128>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d007      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a27      	ldr	r2, [pc, #156]	; (80053e0 <TIM_Base_SetConfig+0x12c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_Base_SetConfig+0x9a>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a26      	ldr	r2, [pc, #152]	; (80053e4 <TIM_Base_SetConfig+0x130>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d108      	bne.n	8005360 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	4313      	orrs	r3, r2
 800535e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	689a      	ldr	r2, [r3, #8]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a10      	ldr	r2, [pc, #64]	; (80053c8 <TIM_Base_SetConfig+0x114>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d00f      	beq.n	80053ac <TIM_Base_SetConfig+0xf8>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a12      	ldr	r2, [pc, #72]	; (80053d8 <TIM_Base_SetConfig+0x124>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d00b      	beq.n	80053ac <TIM_Base_SetConfig+0xf8>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a11      	ldr	r2, [pc, #68]	; (80053dc <TIM_Base_SetConfig+0x128>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d007      	beq.n	80053ac <TIM_Base_SetConfig+0xf8>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a10      	ldr	r2, [pc, #64]	; (80053e0 <TIM_Base_SetConfig+0x12c>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d003      	beq.n	80053ac <TIM_Base_SetConfig+0xf8>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a0f      	ldr	r2, [pc, #60]	; (80053e4 <TIM_Base_SetConfig+0x130>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d103      	bne.n	80053b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	691a      	ldr	r2, [r3, #16]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	615a      	str	r2, [r3, #20]
}
 80053ba:	bf00      	nop
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	40012c00 	.word	0x40012c00
 80053cc:	40000400 	.word	0x40000400
 80053d0:	40000800 	.word	0x40000800
 80053d4:	40000c00 	.word	0x40000c00
 80053d8:	40013400 	.word	0x40013400
 80053dc:	40014000 	.word	0x40014000
 80053e0:	40014400 	.word	0x40014400
 80053e4:	40014800 	.word	0x40014800

080053e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	f023 0201 	bic.w	r2, r3, #1
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	4313      	orrs	r3, r2
 800541c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f023 030a 	bic.w	r3, r3, #10
 8005424:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4313      	orrs	r3, r2
 800542c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	621a      	str	r2, [r3, #32]
}
 800543a:	bf00      	nop
 800543c:	371c      	adds	r7, #28
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005446:	b480      	push	{r7}
 8005448:	b087      	sub	sp, #28
 800544a:	af00      	add	r7, sp, #0
 800544c:	60f8      	str	r0, [r7, #12]
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	f023 0210 	bic.w	r2, r3, #16
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005470:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	031b      	lsls	r3, r3, #12
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	4313      	orrs	r3, r2
 800547a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005482:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	011b      	lsls	r3, r3, #4
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4313      	orrs	r3, r2
 800548c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	621a      	str	r2, [r3, #32]
}
 800549a:	bf00      	nop
 800549c:	371c      	adds	r7, #28
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054a6:	b480      	push	{r7}
 80054a8:	b085      	sub	sp, #20
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
 80054ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f043 0307 	orr.w	r3, r3, #7
 80054c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	609a      	str	r2, [r3, #8]
}
 80054d0:	bf00      	nop
 80054d2:	3714      	adds	r7, #20
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054dc:	b480      	push	{r7}
 80054de:	b087      	sub	sp, #28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
 80054e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	021a      	lsls	r2, r3, #8
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	431a      	orrs	r2, r3
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	4313      	orrs	r3, r2
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	4313      	orrs	r3, r2
 8005508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	609a      	str	r2, [r3, #8]
}
 8005510:	bf00      	nop
 8005512:	371c      	adds	r7, #28
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005530:	2302      	movs	r3, #2
 8005532:	e068      	b.n	8005606 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a2e      	ldr	r2, [pc, #184]	; (8005614 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d004      	beq.n	8005568 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a2d      	ldr	r2, [pc, #180]	; (8005618 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d108      	bne.n	800557a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800556e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005580:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	4313      	orrs	r3, r2
 800558a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a1e      	ldr	r2, [pc, #120]	; (8005614 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d01d      	beq.n	80055da <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a6:	d018      	beq.n	80055da <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a1b      	ldr	r2, [pc, #108]	; (800561c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d013      	beq.n	80055da <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a1a      	ldr	r2, [pc, #104]	; (8005620 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d00e      	beq.n	80055da <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a18      	ldr	r2, [pc, #96]	; (8005624 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d009      	beq.n	80055da <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a13      	ldr	r2, [pc, #76]	; (8005618 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d004      	beq.n	80055da <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a14      	ldr	r2, [pc, #80]	; (8005628 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d10c      	bne.n	80055f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3714      	adds	r7, #20
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	40012c00 	.word	0x40012c00
 8005618:	40013400 	.word	0x40013400
 800561c:	40000400 	.word	0x40000400
 8005620:	40000800 	.word	0x40000800
 8005624:	40000c00 	.word	0x40000c00
 8005628:	40014000 	.word	0x40014000

0800562c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005670:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005674:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	2b00      	cmp	r3, #0
 800567e:	d013      	beq.n	80056a8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8005680:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005684:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8005688:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00b      	beq.n	80056a8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8005690:	e000      	b.n	8005694 <ITM_SendChar+0x2c>
    {
      __NOP();
 8005692:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005694:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d0f9      	beq.n	8005692 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800569e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	b2d2      	uxtb	r2, r2
 80056a6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80056a8:	687b      	ldr	r3, [r7, #4]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	370c      	adds	r7, #12
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
	...

080056b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b08a      	sub	sp, #40	; 0x28
 80056bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80056be:	f7fb fadb 	bl	8000c78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80056c2:	f000 f941 	bl	8005948 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80056c6:	f000 faaf 	bl	8005c28 <MX_GPIO_Init>
  MX_DMA_Init();
 80056ca:	f000 fa83 	bl	8005bd4 <MX_DMA_Init>
  MX_ADC1_Init();
 80056ce:	f000 f98d 	bl	80059ec <MX_ADC1_Init>
  MX_DAC1_Init();
 80056d2:	f000 f9f1 	bl	8005ab8 <MX_DAC1_Init>
  MX_TIM2_Init();
 80056d6:	f000 fa31 	bl	8005b3c <MX_TIM2_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // find vref
  configure_channels(0); 										//switch to voltage channel on ADC MUX
 80056da:	2000      	movs	r0, #0
 80056dc:	f000 fb96 	bl	8005e0c <configure_channels>
  HAL_ADC_Start(&hadc1); 								   //activate peripheral and start conversion
 80056e0:	4887      	ldr	r0, [pc, #540]	; (8005900 <main+0x248>)
 80056e2:	f7fb fed5 	bl	8001490 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);  	  //wait for completion
 80056e6:	f04f 31ff 	mov.w	r1, #4294967295
 80056ea:	4885      	ldr	r0, [pc, #532]	; (8005900 <main+0x248>)
 80056ec:	f7fb ff66 	bl	80015bc <HAL_ADC_PollForConversion>
  float raw_voltage = HAL_ADC_GetValue(&hadc1);		  //read sensor's digital value
 80056f0:	4883      	ldr	r0, [pc, #524]	; (8005900 <main+0x248>)
 80056f2:	f7fb fff2 	bl	80016da <HAL_ADC_GetValue>
 80056f6:	ee07 0a90 	vmov	s15, r0
 80056fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056fe:	edc7 7a03 	vstr	s15, [r7, #12]
  HAL_ADC_Stop(&hadc1);
 8005702:	487f      	ldr	r0, [pc, #508]	; (8005900 <main+0x248>)
 8005704:	f7fb ff27 	bl	8001556 <HAL_ADC_Stop>
  vref = 3.0f * (*VREFINT)/raw_voltage;
 8005708:	4b7e      	ldr	r3, [pc, #504]	; (8005904 <main+0x24c>)
 800570a:	881b      	ldrh	r3, [r3, #0]
 800570c:	ee07 3a90 	vmov	s15, r3
 8005710:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005714:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8005718:	ee67 6a87 	vmul.f32	s13, s15, s14
 800571c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005724:	4b78      	ldr	r3, [pc, #480]	; (8005908 <main+0x250>)
 8005726:	edc3 7a00 	vstr	s15, [r3]

  // initialize variables
//  int frequency = 65;
//  int numSamples = 4*frequency;
//  double timestep = 1/frequency/numSamples*1000; // get the timestep in ms
  int nb = 8; // number of bits in data
 800572a:	2308      	movs	r3, #8
 800572c:	60bb      	str	r3, [r7, #8]

  // initialize DAC data
  sawtooth_data = 0;
 800572e:	4b77      	ldr	r3, [pc, #476]	; (800590c <main+0x254>)
 8005730:	2200      	movs	r2, #0
 8005732:	801a      	strh	r2, [r3, #0]
  triangle_data = 0;
 8005734:	4b76      	ldr	r3, [pc, #472]	; (8005910 <main+0x258>)
 8005736:	2200      	movs	r2, #0
 8005738:	801a      	strh	r2, [r3, #0]
  globalIndex = 0;
 800573a:	4b76      	ldr	r3, [pc, #472]	; (8005914 <main+0x25c>)
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]
  secondsElapsed = 0;
 8005740:	4b75      	ldr	r3, [pc, #468]	; (8005918 <main+0x260>)
 8005742:	2200      	movs	r2, #0
 8005744:	601a      	str	r2, [r3, #0]
//  double sawtooth;
//  double triangle;
  double sin;
  sin_data = 0;
 8005746:	4b75      	ldr	r3, [pc, #468]	; (800591c <main+0x264>)
 8005748:	2200      	movs	r2, #0
 800574a:	801a      	strh	r2, [r3, #0]



  float rad = 0;
 800574c:	f04f 0300 	mov.w	r3, #0
 8005750:	607b      	str	r3, [r7, #4]
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);

#endif


  HAL_TIM_Base_Start_IT(&htim2);
 8005752:	4873      	ldr	r0, [pc, #460]	; (8005920 <main+0x268>)
 8005754:	f7ff fb24 	bl	8004da0 <HAL_TIM_Base_Start_IT>




  //start DMA
  printf("Starting while loop \n");
 8005758:	4872      	ldr	r0, [pc, #456]	; (8005924 <main+0x26c>)
 800575a:	f001 fb23 	bl	8006da4 <puts>

  selector = 0; //to select between sin waves
 800575e:	4b72      	ldr	r3, [pc, #456]	; (8005928 <main+0x270>)
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]

  //create the 1 kHz wave => 44 samples
  for (int y = 0; y<SIZE1K ; y++){
 8005764:	2300      	movs	r3, #0
 8005766:	61fb      	str	r3, [r7, #28]
 8005768:	e02e      	b.n	80057c8 <main+0x110>
	  rad = (2*M_PI/SIZE1K)*y;
 800576a:	69f8      	ldr	r0, [r7, #28]
 800576c:	f7fa fef2 	bl	8000554 <__aeabi_i2d>
 8005770:	a35d      	add	r3, pc, #372	; (adr r3, 80058e8 <main+0x230>)
 8005772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005776:	f7fa ff57 	bl	8000628 <__aeabi_dmul>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4610      	mov	r0, r2
 8005780:	4619      	mov	r1, r3
 8005782:	f7fb fa29 	bl	8000bd8 <__aeabi_d2f>
 8005786:	4603      	mov	r3, r0
 8005788:	607b      	str	r3, [r7, #4]
	  sin1kHz[y] = (arm_sin_f32(rad)+ 1)*4096/vref; // +1 for positive and multiplication for amplitude
 800578a:	ed97 0a01 	vldr	s0, [r7, #4]
 800578e:	f000 fdb9 	bl	8006304 <arm_sin_f32>
 8005792:	eef0 7a40 	vmov.f32	s15, s0
 8005796:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800579a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800579e:	ed9f 7a63 	vldr	s14, [pc, #396]	; 800592c <main+0x274>
 80057a2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80057a6:	4b58      	ldr	r3, [pc, #352]	; (8005908 <main+0x250>)
 80057a8:	ed93 7a00 	vldr	s14, [r3]
 80057ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057b4:	ee17 3a90 	vmov	r3, s15
 80057b8:	b299      	uxth	r1, r3
 80057ba:	4a5d      	ldr	r2, [pc, #372]	; (8005930 <main+0x278>)
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int y = 0; y<SIZE1K ; y++){
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	3301      	adds	r3, #1
 80057c6:	61fb      	str	r3, [r7, #28]
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	2b2b      	cmp	r3, #43	; 0x2b
 80057cc:	ddcd      	ble.n	800576a <main+0xb2>

  }

  for (int y = 0; y<SIZE15K ; y++){
 80057ce:	2300      	movs	r3, #0
 80057d0:	61bb      	str	r3, [r7, #24]
 80057d2:	e02e      	b.n	8005832 <main+0x17a>
  	  rad = (2*M_PI/SIZE15K)*y;
 80057d4:	69b8      	ldr	r0, [r7, #24]
 80057d6:	f7fa febd 	bl	8000554 <__aeabi_i2d>
 80057da:	a345      	add	r3, pc, #276	; (adr r3, 80058f0 <main+0x238>)
 80057dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e0:	f7fa ff22 	bl	8000628 <__aeabi_dmul>
 80057e4:	4602      	mov	r2, r0
 80057e6:	460b      	mov	r3, r1
 80057e8:	4610      	mov	r0, r2
 80057ea:	4619      	mov	r1, r3
 80057ec:	f7fb f9f4 	bl	8000bd8 <__aeabi_d2f>
 80057f0:	4603      	mov	r3, r0
 80057f2:	607b      	str	r3, [r7, #4]
  	  sin15kHz[y] = (arm_sin_f32(rad)+ 1)*4096/vref; // +1 for positive and multiplication for amplitude
 80057f4:	ed97 0a01 	vldr	s0, [r7, #4]
 80057f8:	f000 fd84 	bl	8006304 <arm_sin_f32>
 80057fc:	eef0 7a40 	vmov.f32	s15, s0
 8005800:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005804:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005808:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800592c <main+0x274>
 800580c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8005810:	4b3d      	ldr	r3, [pc, #244]	; (8005908 <main+0x250>)
 8005812:	ed93 7a00 	vldr	s14, [r3]
 8005816:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800581a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800581e:	ee17 3a90 	vmov	r3, s15
 8005822:	b299      	uxth	r1, r3
 8005824:	4a43      	ldr	r2, [pc, #268]	; (8005934 <main+0x27c>)
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int y = 0; y<SIZE15K ; y++){
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	3301      	adds	r3, #1
 8005830:	61bb      	str	r3, [r7, #24]
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	2b1d      	cmp	r3, #29
 8005836:	ddcd      	ble.n	80057d4 <main+0x11c>
  }

  for (int y = 0; y<SIZE2K ; y++){
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]
 800583c:	e02e      	b.n	800589c <main+0x1e4>
  	  rad = (2*M_PI/SIZE2K)*y;
 800583e:	6978      	ldr	r0, [r7, #20]
 8005840:	f7fa fe88 	bl	8000554 <__aeabi_i2d>
 8005844:	a32c      	add	r3, pc, #176	; (adr r3, 80058f8 <main+0x240>)
 8005846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584a:	f7fa feed 	bl	8000628 <__aeabi_dmul>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4610      	mov	r0, r2
 8005854:	4619      	mov	r1, r3
 8005856:	f7fb f9bf 	bl	8000bd8 <__aeabi_d2f>
 800585a:	4603      	mov	r3, r0
 800585c:	607b      	str	r3, [r7, #4]
  	  sin2kHz[y] = (arm_sin_f32(rad)+ 1)*4096/vref; // +1 for positive and multiplication for amplitude
 800585e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005862:	f000 fd4f 	bl	8006304 <arm_sin_f32>
 8005866:	eef0 7a40 	vmov.f32	s15, s0
 800586a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800586e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005872:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800592c <main+0x274>
 8005876:	ee67 6a87 	vmul.f32	s13, s15, s14
 800587a:	4b23      	ldr	r3, [pc, #140]	; (8005908 <main+0x250>)
 800587c:	ed93 7a00 	vldr	s14, [r3]
 8005880:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005888:	ee17 3a90 	vmov	r3, s15
 800588c:	b299      	uxth	r1, r3
 800588e:	4a2a      	ldr	r2, [pc, #168]	; (8005938 <main+0x280>)
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int y = 0; y<SIZE2K ; y++){
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	3301      	adds	r3, #1
 800589a:	617b      	str	r3, [r7, #20]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	2b15      	cmp	r3, #21
 80058a0:	ddcd      	ble.n	800583e <main+0x186>
  }

  int i = 0;
 80058a2:	2300      	movs	r3, #0
 80058a4:	613b      	str	r3, [r7, #16]
  sin1k_data = 0;
 80058a6:	4b25      	ldr	r3, [pc, #148]	; (800593c <main+0x284>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	801a      	strh	r2, [r3, #0]

  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,(uint32_t*)sin1kHz, SIZE1K, DAC_ALIGN_12B_R);
 80058ac:	2300      	movs	r3, #0
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	232c      	movs	r3, #44	; 0x2c
 80058b2:	4a1f      	ldr	r2, [pc, #124]	; (8005930 <main+0x278>)
 80058b4:	2100      	movs	r1, #0
 80058b6:	4822      	ldr	r0, [pc, #136]	; (8005940 <main+0x288>)
 80058b8:	f7fc fdee 	bl	8002498 <HAL_DAC_Start_DMA>
//	printf("index : %d, value : %d \n", i%22,sin2kHz[i%22]);
//	i++;

#endif

	sin1k_data = sin1kHz[i%44];
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	4b21      	ldr	r3, [pc, #132]	; (8005944 <main+0x28c>)
 80058c0:	fb83 1302 	smull	r1, r3, r3, r2
 80058c4:	10d9      	asrs	r1, r3, #3
 80058c6:	17d3      	asrs	r3, r2, #31
 80058c8:	1acb      	subs	r3, r1, r3
 80058ca:	212c      	movs	r1, #44	; 0x2c
 80058cc:	fb01 f303 	mul.w	r3, r1, r3
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	4a17      	ldr	r2, [pc, #92]	; (8005930 <main+0x278>)
 80058d4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80058d8:	4b18      	ldr	r3, [pc, #96]	; (800593c <main+0x284>)
 80058da:	801a      	strh	r2, [r3, #0]
	i++;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	3301      	adds	r3, #1
 80058e0:	613b      	str	r3, [r7, #16]
	sin1k_data = sin1kHz[i%44];
 80058e2:	e7eb      	b.n	80058bc <main+0x204>
 80058e4:	f3af 8000 	nop.w
 80058e8:	6bd47de3 	.word	0x6bd47de3
 80058ec:	3fc24742 	.word	0x3fc24742
 80058f0:	f37bebd5 	.word	0xf37bebd5
 80058f4:	3fcacee9 	.word	0x3fcacee9
 80058f8:	6bd47de3 	.word	0x6bd47de3
 80058fc:	3fd24742 	.word	0x3fd24742
 8005900:	200001fc 	.word	0x200001fc
 8005904:	1fff75aa 	.word	0x1fff75aa
 8005908:	20000324 	.word	0x20000324
 800590c:	20000328 	.word	0x20000328
 8005910:	2000032a 	.word	0x2000032a
 8005914:	20000330 	.word	0x20000330
 8005918:	20000334 	.word	0x20000334
 800591c:	2000032c 	.word	0x2000032c
 8005920:	200002d8 	.word	0x200002d8
 8005924:	08008f28 	.word	0x08008f28
 8005928:	200003f8 	.word	0x200003f8
 800592c:	45800000 	.word	0x45800000
 8005930:	20000338 	.word	0x20000338
 8005934:	20000390 	.word	0x20000390
 8005938:	200003cc 	.word	0x200003cc
 800593c:	2000032e 	.word	0x2000032e
 8005940:	20000264 	.word	0x20000264
 8005944:	2e8ba2e9 	.word	0x2e8ba2e9

08005948 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b096      	sub	sp, #88	; 0x58
 800594c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800594e:	f107 0314 	add.w	r3, r7, #20
 8005952:	2244      	movs	r2, #68	; 0x44
 8005954:	2100      	movs	r1, #0
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fd44 	bl	80063e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800595c:	463b      	mov	r3, r7
 800595e:	2200      	movs	r2, #0
 8005960:	601a      	str	r2, [r3, #0]
 8005962:	605a      	str	r2, [r3, #4]
 8005964:	609a      	str	r2, [r3, #8]
 8005966:	60da      	str	r2, [r3, #12]
 8005968:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800596a:	2000      	movs	r0, #0
 800596c:	f7fd fd58 	bl	8003420 <HAL_PWREx_ControlVoltageScaling>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8005976:	f000 fa99 	bl	8005eac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800597a:	2310      	movs	r3, #16
 800597c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800597e:	2301      	movs	r3, #1
 8005980:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8005982:	2300      	movs	r3, #0
 8005984:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8005986:	2360      	movs	r3, #96	; 0x60
 8005988:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800598a:	2302      	movs	r3, #2
 800598c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800598e:	2301      	movs	r3, #1
 8005990:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005992:	2301      	movs	r3, #1
 8005994:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8005996:	233c      	movs	r3, #60	; 0x3c
 8005998:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800599a:	2302      	movs	r3, #2
 800599c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800599e:	2302      	movs	r3, #2
 80059a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80059a2:	2302      	movs	r3, #2
 80059a4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80059a6:	f107 0314 	add.w	r3, r7, #20
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fd fddc 	bl	8003568 <HAL_RCC_OscConfig>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <SystemClock_Config+0x72>
  {
    Error_Handler();
 80059b6:	f000 fa79 	bl	8005eac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80059ba:	230f      	movs	r3, #15
 80059bc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80059be:	2303      	movs	r3, #3
 80059c0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80059c2:	2300      	movs	r3, #0
 80059c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80059c6:	2300      	movs	r3, #0
 80059c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80059ca:	2300      	movs	r3, #0
 80059cc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80059ce:	463b      	mov	r3, r7
 80059d0:	2105      	movs	r1, #5
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7fe f9e2 	bl	8003d9c <HAL_RCC_ClockConfig>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80059de:	f000 fa65 	bl	8005eac <Error_Handler>
  }
}
 80059e2:	bf00      	nop
 80059e4:	3758      	adds	r7, #88	; 0x58
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
	...

080059ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80059f2:	463b      	mov	r3, r7
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	605a      	str	r2, [r3, #4]
 80059fa:	609a      	str	r2, [r3, #8]
 80059fc:	60da      	str	r2, [r3, #12]
 80059fe:	611a      	str	r2, [r3, #16]
 8005a00:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005a02:	4b2a      	ldr	r3, [pc, #168]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a04:	4a2a      	ldr	r2, [pc, #168]	; (8005ab0 <MX_ADC1_Init+0xc4>)
 8005a06:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8005a08:	4b28      	ldr	r3, [pc, #160]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005a0e:	4b27      	ldr	r3, [pc, #156]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005a14:	4b25      	ldr	r3, [pc, #148]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005a1a:	4b24      	ldr	r3, [pc, #144]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005a20:	4b22      	ldr	r3, [pc, #136]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a22:	2204      	movs	r2, #4
 8005a24:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005a26:	4b21      	ldr	r3, [pc, #132]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005a2c:	4b1f      	ldr	r3, [pc, #124]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8005a32:	4b1e      	ldr	r3, [pc, #120]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a34:	2201      	movs	r2, #1
 8005a36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005a38:	4b1c      	ldr	r3, [pc, #112]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005a40:	4b1a      	ldr	r3, [pc, #104]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005a46:	4b19      	ldr	r3, [pc, #100]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005a4c:	4b17      	ldr	r3, [pc, #92]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005a54:	4b15      	ldr	r3, [pc, #84]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8005a5a:	4b14      	ldr	r3, [pc, #80]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 8005a62:	4b12      	ldr	r3, [pc, #72]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a64:	2204      	movs	r2, #4
 8005a66:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005a68:	4810      	ldr	r0, [pc, #64]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a6a:	f7fb fbc5 	bl	80011f8 <HAL_ADC_Init>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8005a74:	f000 fa1a 	bl	8005eac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005a78:	4b0e      	ldr	r3, [pc, #56]	; (8005ab4 <MX_ADC1_Init+0xc8>)
 8005a7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005a7c:	2306      	movs	r3, #6
 8005a7e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8005a80:	2307      	movs	r3, #7
 8005a82:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005a84:	237f      	movs	r3, #127	; 0x7f
 8005a86:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005a88:	2304      	movs	r3, #4
 8005a8a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a90:	463b      	mov	r3, r7
 8005a92:	4619      	mov	r1, r3
 8005a94:	4805      	ldr	r0, [pc, #20]	; (8005aac <MX_ADC1_Init+0xc0>)
 8005a96:	f7fb fe2d 	bl	80016f4 <HAL_ADC_ConfigChannel>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d001      	beq.n	8005aa4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8005aa0:	f000 fa04 	bl	8005eac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005aa4:	bf00      	nop
 8005aa6:	3718      	adds	r7, #24
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	200001fc 	.word	0x200001fc
 8005ab0:	50040000 	.word	0x50040000
 8005ab4:	c7520000 	.word	0xc7520000

08005ab8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b08a      	sub	sp, #40	; 0x28
 8005abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8005abe:	463b      	mov	r3, r7
 8005ac0:	2228      	movs	r2, #40	; 0x28
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 fc8d 	bl	80063e4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8005aca:	4b1a      	ldr	r3, [pc, #104]	; (8005b34 <MX_DAC1_Init+0x7c>)
 8005acc:	4a1a      	ldr	r2, [pc, #104]	; (8005b38 <MX_DAC1_Init+0x80>)
 8005ace:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005ad0:	4818      	ldr	r0, [pc, #96]	; (8005b34 <MX_DAC1_Init+0x7c>)
 8005ad2:	f7fc fcbe 	bl	8002452 <HAL_DAC_Init>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d001      	beq.n	8005ae0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8005adc:	f000 f9e6 	bl	8005eac <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8005ae4:	230a      	movs	r3, #10
 8005ae6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005ae8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aec:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005aee:	2300      	movs	r3, #0
 8005af0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8005af2:	2300      	movs	r3, #0
 8005af4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005af6:	2300      	movs	r3, #0
 8005af8:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005afa:	463b      	mov	r3, r7
 8005afc:	2200      	movs	r2, #0
 8005afe:	4619      	mov	r1, r3
 8005b00:	480c      	ldr	r0, [pc, #48]	; (8005b34 <MX_DAC1_Init+0x7c>)
 8005b02:	f7fc fdf9 	bl	80026f8 <HAL_DAC_ConfigChannel>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8005b0c:	f000 f9ce 	bl	8005eac <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8005b10:	2300      	movs	r3, #0
 8005b12:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005b14:	463b      	mov	r3, r7
 8005b16:	2210      	movs	r2, #16
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4806      	ldr	r0, [pc, #24]	; (8005b34 <MX_DAC1_Init+0x7c>)
 8005b1c:	f7fc fdec 	bl	80026f8 <HAL_DAC_ConfigChannel>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 8005b26:	f000 f9c1 	bl	8005eac <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8005b2a:	bf00      	nop
 8005b2c:	3728      	adds	r7, #40	; 0x28
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	20000264 	.word	0x20000264
 8005b38:	40007400 	.word	0x40007400

08005b3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b42:	f107 0310 	add.w	r3, r7, #16
 8005b46:	2200      	movs	r2, #0
 8005b48:	601a      	str	r2, [r3, #0]
 8005b4a:	605a      	str	r2, [r3, #4]
 8005b4c:	609a      	str	r2, [r3, #8]
 8005b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b50:	1d3b      	adds	r3, r7, #4
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]
 8005b56:	605a      	str	r2, [r3, #4]
 8005b58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005b5a:	4b1d      	ldr	r3, [pc, #116]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005b60:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 120;
 8005b62:	4b1b      	ldr	r3, [pc, #108]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b64:	2278      	movs	r2, #120	; 0x78
 8005b66:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b68:	4b19      	ldr	r3, [pc, #100]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 23;
 8005b6e:	4b18      	ldr	r3, [pc, #96]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b70:	2217      	movs	r2, #23
 8005b72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b74:	4b16      	ldr	r3, [pc, #88]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b76:	2200      	movs	r2, #0
 8005b78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b7a:	4b15      	ldr	r3, [pc, #84]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005b80:	4813      	ldr	r0, [pc, #76]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b82:	f7ff f8b5 	bl	8004cf0 <HAL_TIM_Base_Init>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005b8c:	f000 f98e 	bl	8005eac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b94:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005b96:	f107 0310 	add.w	r3, r7, #16
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	480c      	ldr	r0, [pc, #48]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005b9e:	f7ff fa8e 	bl	80050be <HAL_TIM_ConfigClockSource>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005ba8:	f000 f980 	bl	8005eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005bac:	2320      	movs	r3, #32
 8005bae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005bb4:	1d3b      	adds	r3, r7, #4
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	4805      	ldr	r0, [pc, #20]	; (8005bd0 <MX_TIM2_Init+0x94>)
 8005bba:	f7ff fcaf 	bl	800551c <HAL_TIMEx_MasterConfigSynchronization>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005bc4:	f000 f972 	bl	8005eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005bc8:	bf00      	nop
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	200002d8 	.word	0x200002d8

08005bd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005bda:	4b12      	ldr	r3, [pc, #72]	; (8005c24 <MX_DMA_Init+0x50>)
 8005bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bde:	4a11      	ldr	r2, [pc, #68]	; (8005c24 <MX_DMA_Init+0x50>)
 8005be0:	f043 0304 	orr.w	r3, r3, #4
 8005be4:	6493      	str	r3, [r2, #72]	; 0x48
 8005be6:	4b0f      	ldr	r3, [pc, #60]	; (8005c24 <MX_DMA_Init+0x50>)
 8005be8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bea:	f003 0304 	and.w	r3, r3, #4
 8005bee:	607b      	str	r3, [r7, #4]
 8005bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005bf2:	4b0c      	ldr	r3, [pc, #48]	; (8005c24 <MX_DMA_Init+0x50>)
 8005bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bf6:	4a0b      	ldr	r2, [pc, #44]	; (8005c24 <MX_DMA_Init+0x50>)
 8005bf8:	f043 0301 	orr.w	r3, r3, #1
 8005bfc:	6493      	str	r3, [r2, #72]	; 0x48
 8005bfe:	4b09      	ldr	r3, [pc, #36]	; (8005c24 <MX_DMA_Init+0x50>)
 8005c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c02:	f003 0301 	and.w	r3, r3, #1
 8005c06:	603b      	str	r3, [r7, #0]
 8005c08:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	200c      	movs	r0, #12
 8005c10:	f7fc fbe9 	bl	80023e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8005c14:	200c      	movs	r0, #12
 8005c16:	f7fc fc02 	bl	800241e <HAL_NVIC_EnableIRQ>

}
 8005c1a:	bf00      	nop
 8005c1c:	3708      	adds	r7, #8
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	40021000 	.word	0x40021000

08005c28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b088      	sub	sp, #32
 8005c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c2e:	f107 030c 	add.w	r3, r7, #12
 8005c32:	2200      	movs	r2, #0
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	605a      	str	r2, [r3, #4]
 8005c38:	609a      	str	r2, [r3, #8]
 8005c3a:	60da      	str	r2, [r3, #12]
 8005c3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c3e:	4b29      	ldr	r3, [pc, #164]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c42:	4a28      	ldr	r2, [pc, #160]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c44:	f043 0304 	orr.w	r3, r3, #4
 8005c48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c4a:	4b26      	ldr	r3, [pc, #152]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c4e:	f003 0304 	and.w	r3, r3, #4
 8005c52:	60bb      	str	r3, [r7, #8]
 8005c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c56:	4b23      	ldr	r3, [pc, #140]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c5a:	4a22      	ldr	r2, [pc, #136]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c5c:	f043 0301 	orr.w	r3, r3, #1
 8005c60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c62:	4b20      	ldr	r3, [pc, #128]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	607b      	str	r3, [r7, #4]
 8005c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c6e:	4b1d      	ldr	r3, [pc, #116]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c72:	4a1c      	ldr	r2, [pc, #112]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c74:	f043 0302 	orr.w	r3, r3, #2
 8005c78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c7a:	4b1a      	ldr	r3, [pc, #104]	; (8005ce4 <MX_GPIO_Init+0xbc>)
 8005c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	603b      	str	r3, [r7, #0]
 8005c84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(myLed_GPIO_Port, myLed_Pin, GPIO_PIN_RESET);
 8005c86:	2200      	movs	r2, #0
 8005c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c8c:	4816      	ldr	r0, [pc, #88]	; (8005ce8 <MX_GPIO_Init+0xc0>)
 8005c8e:	f7fd fb5d 	bl	800334c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005c92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005c98:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8005c9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ca2:	f107 030c 	add.w	r3, r7, #12
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	4810      	ldr	r0, [pc, #64]	; (8005cec <MX_GPIO_Init+0xc4>)
 8005caa:	f7fd f9bd 	bl	8003028 <HAL_GPIO_Init>

  /*Configure GPIO pin : myLed_Pin */
  GPIO_InitStruct.Pin = myLed_Pin;
 8005cae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005cb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(myLed_GPIO_Port, &GPIO_InitStruct);
 8005cc0:	f107 030c 	add.w	r3, r7, #12
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4808      	ldr	r0, [pc, #32]	; (8005ce8 <MX_GPIO_Init+0xc0>)
 8005cc8:	f7fd f9ae 	bl	8003028 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2100      	movs	r1, #0
 8005cd0:	2028      	movs	r0, #40	; 0x28
 8005cd2:	f7fc fb88 	bl	80023e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005cd6:	2028      	movs	r0, #40	; 0x28
 8005cd8:	f7fc fba1 	bl	800241e <HAL_NVIC_EnableIRQ>

}
 8005cdc:	bf00      	nop
 8005cde:	3720      	adds	r7, #32
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	40021000 	.word	0x40021000
 8005ce8:	48000400 	.word	0x48000400
 8005cec:	48000800 	.word	0x48000800

08005cf0 <HAL_GPIO_EXTI_Callback>:

}
#endif

//callback function for interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af02      	add	r7, sp, #8
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) { //verify pin
 8005cfa:	88fb      	ldrh	r3, [r7, #6]
 8005cfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d00:	d168      	bne.n	8005dd4 <HAL_GPIO_EXTI_Callback+0xe4>
		printf("Button has been pressed, switching frequencies \n");
 8005d02:	4836      	ldr	r0, [pc, #216]	; (8005ddc <HAL_GPIO_EXTI_Callback+0xec>)
 8005d04:	f001 f84e 	bl	8006da4 <puts>
		HAL_GPIO_TogglePin (myLed_GPIO_Port, myLed_Pin);
 8005d08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005d0c:	4834      	ldr	r0, [pc, #208]	; (8005de0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8005d0e:	f7fd fb35 	bl	800337c <HAL_GPIO_TogglePin>
		if (globalIndex == 0){
 8005d12:	4b34      	ldr	r3, [pc, #208]	; (8005de4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d104      	bne.n	8005d24 <HAL_GPIO_EXTI_Callback+0x34>
			selector++;
 8005d1a:	4b33      	ldr	r3, [pc, #204]	; (8005de8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	4a31      	ldr	r2, [pc, #196]	; (8005de8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005d22:	6013      	str	r3, [r2, #0]
		}
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8005d24:	2100      	movs	r1, #0
 8005d26:	4831      	ldr	r0, [pc, #196]	; (8005dec <HAL_GPIO_EXTI_Callback+0xfc>)
 8005d28:	f7fc fc82 	bl	8002630 <HAL_DAC_Stop_DMA>
		// stop dma
		if (selector%3 == 0){
 8005d2c:	4b2e      	ldr	r3, [pc, #184]	; (8005de8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005d2e:	6819      	ldr	r1, [r3, #0]
 8005d30:	4b2f      	ldr	r3, [pc, #188]	; (8005df0 <HAL_GPIO_EXTI_Callback+0x100>)
 8005d32:	fb83 3201 	smull	r3, r2, r3, r1
 8005d36:	17cb      	asrs	r3, r1, #31
 8005d38:	1ad2      	subs	r2, r2, r3
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	005b      	lsls	r3, r3, #1
 8005d3e:	4413      	add	r3, r2
 8005d40:	1aca      	subs	r2, r1, r3
 8005d42:	2a00      	cmp	r2, #0
 8005d44:	d10b      	bne.n	8005d5e <HAL_GPIO_EXTI_Callback+0x6e>
			printf("Switching to 1kH wave\n");
 8005d46:	482b      	ldr	r0, [pc, #172]	; (8005df4 <HAL_GPIO_EXTI_Callback+0x104>)
 8005d48:	f001 f82c 	bl	8006da4 <puts>
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,(uint32_t*)sin1kHz, SIZE1K, DAC_ALIGN_12B_R);
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	232c      	movs	r3, #44	; 0x2c
 8005d52:	4a29      	ldr	r2, [pc, #164]	; (8005df8 <HAL_GPIO_EXTI_Callback+0x108>)
 8005d54:	2100      	movs	r1, #0
 8005d56:	4825      	ldr	r0, [pc, #148]	; (8005dec <HAL_GPIO_EXTI_Callback+0xfc>)
 8005d58:	f7fc fb9e 	bl	8002498 <HAL_DAC_Start_DMA>
 8005d5c:	e030      	b.n	8005dc0 <HAL_GPIO_EXTI_Callback+0xd0>
		}else if (selector%3 == 1){
 8005d5e:	4b22      	ldr	r3, [pc, #136]	; (8005de8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005d60:	6819      	ldr	r1, [r3, #0]
 8005d62:	4b23      	ldr	r3, [pc, #140]	; (8005df0 <HAL_GPIO_EXTI_Callback+0x100>)
 8005d64:	fb83 3201 	smull	r3, r2, r3, r1
 8005d68:	17cb      	asrs	r3, r1, #31
 8005d6a:	1ad2      	subs	r2, r2, r3
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	005b      	lsls	r3, r3, #1
 8005d70:	4413      	add	r3, r2
 8005d72:	1aca      	subs	r2, r1, r3
 8005d74:	2a01      	cmp	r2, #1
 8005d76:	d10b      	bne.n	8005d90 <HAL_GPIO_EXTI_Callback+0xa0>
			printf("Switching to 1.5kH wave\n");
 8005d78:	4820      	ldr	r0, [pc, #128]	; (8005dfc <HAL_GPIO_EXTI_Callback+0x10c>)
 8005d7a:	f001 f813 	bl	8006da4 <puts>
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,(uint32_t*)sin15kHz, SIZE15K, DAC_ALIGN_12B_R);
 8005d7e:	2300      	movs	r3, #0
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	231e      	movs	r3, #30
 8005d84:	4a1e      	ldr	r2, [pc, #120]	; (8005e00 <HAL_GPIO_EXTI_Callback+0x110>)
 8005d86:	2100      	movs	r1, #0
 8005d88:	4818      	ldr	r0, [pc, #96]	; (8005dec <HAL_GPIO_EXTI_Callback+0xfc>)
 8005d8a:	f7fc fb85 	bl	8002498 <HAL_DAC_Start_DMA>
 8005d8e:	e017      	b.n	8005dc0 <HAL_GPIO_EXTI_Callback+0xd0>
		}else if (selector%3 == 2){
 8005d90:	4b15      	ldr	r3, [pc, #84]	; (8005de8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005d92:	6819      	ldr	r1, [r3, #0]
 8005d94:	4b16      	ldr	r3, [pc, #88]	; (8005df0 <HAL_GPIO_EXTI_Callback+0x100>)
 8005d96:	fb83 3201 	smull	r3, r2, r3, r1
 8005d9a:	17cb      	asrs	r3, r1, #31
 8005d9c:	1ad2      	subs	r2, r2, r3
 8005d9e:	4613      	mov	r3, r2
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	4413      	add	r3, r2
 8005da4:	1aca      	subs	r2, r1, r3
 8005da6:	2a02      	cmp	r2, #2
 8005da8:	d10a      	bne.n	8005dc0 <HAL_GPIO_EXTI_Callback+0xd0>
			printf("Switching to 2kH wave\n");
 8005daa:	4816      	ldr	r0, [pc, #88]	; (8005e04 <HAL_GPIO_EXTI_Callback+0x114>)
 8005dac:	f000 fffa 	bl	8006da4 <puts>
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,(uint32_t*)sin2kHz, SIZE2K, DAC_ALIGN_12B_R);
 8005db0:	2300      	movs	r3, #0
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	2316      	movs	r3, #22
 8005db6:	4a14      	ldr	r2, [pc, #80]	; (8005e08 <HAL_GPIO_EXTI_Callback+0x118>)
 8005db8:	2100      	movs	r1, #0
 8005dba:	480c      	ldr	r0, [pc, #48]	; (8005dec <HAL_GPIO_EXTI_Callback+0xfc>)
 8005dbc:	f7fc fb6c 	bl	8002498 <HAL_DAC_Start_DMA>
		}
		globalIndex++;
 8005dc0:	4b08      	ldr	r3, [pc, #32]	; (8005de4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	4a07      	ldr	r2, [pc, #28]	; (8005de4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8005dc8:	6013      	str	r3, [r2, #0]
		selector++;
 8005dca:	4b07      	ldr	r3, [pc, #28]	; (8005de8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	4a05      	ldr	r2, [pc, #20]	; (8005de8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005dd2:	6013      	str	r3, [r2, #0]
	}
}
 8005dd4:	bf00      	nop
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	08008f40 	.word	0x08008f40
 8005de0:	48000400 	.word	0x48000400
 8005de4:	20000330 	.word	0x20000330
 8005de8:	200003f8 	.word	0x200003f8
 8005dec:	20000264 	.word	0x20000264
 8005df0:	55555556 	.word	0x55555556
 8005df4:	08008f70 	.word	0x08008f70
 8005df8:	20000338 	.word	0x20000338
 8005dfc:	08008f88 	.word	0x08008f88
 8005e00:	20000390 	.word	0x20000390
 8005e04:	08008fa0 	.word	0x08008fa0
 8005e08:	200003cc 	.word	0x200003cc

08005e0c <configure_channels>:

//configure channels
//0 for Vref and 1 for temp
void configure_channels(int i){
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b088      	sub	sp, #32
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]

	ADC_ChannelConfTypeDef sConfig = {0};
 8005e14:	f107 0308 	add.w	r3, r7, #8
 8005e18:	2200      	movs	r2, #0
 8005e1a:	601a      	str	r2, [r3, #0]
 8005e1c:	605a      	str	r2, [r3, #4]
 8005e1e:	609a      	str	r2, [r3, #8]
 8005e20:	60da      	str	r2, [r3, #12]
 8005e22:	611a      	str	r2, [r3, #16]
 8005e24:	615a      	str	r2, [r3, #20]
	if (i == 0){
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d102      	bne.n	8005e32 <configure_channels+0x26>
		sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005e2c:	4b0e      	ldr	r3, [pc, #56]	; (8005e68 <configure_channels+0x5c>)
 8005e2e:	60bb      	str	r3, [r7, #8]
 8005e30:	e001      	b.n	8005e36 <configure_channels+0x2a>
	}else{
		sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005e32:	4b0e      	ldr	r3, [pc, #56]	; (8005e6c <configure_channels+0x60>)
 8005e34:	60bb      	str	r3, [r7, #8]
	}
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8005e36:	2306      	movs	r3, #6
 8005e38:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8005e3a:	2307      	movs	r3, #7
 8005e3c:	613b      	str	r3, [r7, #16]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005e3e:	237f      	movs	r3, #127	; 0x7f
 8005e40:	617b      	str	r3, [r7, #20]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005e42:	2304      	movs	r3, #4
 8005e44:	61bb      	str	r3, [r7, #24]
	sConfig.Offset = 0;
 8005e46:	2300      	movs	r3, #0
 8005e48:	61fb      	str	r3, [r7, #28]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e4a:	f107 0308 	add.w	r3, r7, #8
 8005e4e:	4619      	mov	r1, r3
 8005e50:	4807      	ldr	r0, [pc, #28]	; (8005e70 <configure_channels+0x64>)
 8005e52:	f7fb fc4f 	bl	80016f4 <HAL_ADC_ConfigChannel>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d001      	beq.n	8005e60 <configure_channels+0x54>
	{
	Error_Handler();
 8005e5c:	f000 f826 	bl	8005eac <Error_Handler>
	}

}
 8005e60:	bf00      	nop
 8005e62:	3720      	adds	r7, #32
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	80000001 	.word	0x80000001
 8005e6c:	c7520000 	.word	0xc7520000
 8005e70:	200001fc 	.word	0x200001fc

08005e74 <_write>:

//function for printing to console (swb port 0)
int _write(int file, char *ptr, int len)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]
 8005e84:	e009      	b.n	8005e9a <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	1c5a      	adds	r2, r3, #1
 8005e8a:	60ba      	str	r2, [r7, #8]
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7ff fbea 	bl	8005668 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	3301      	adds	r3, #1
 8005e98:	617b      	str	r3, [r7, #20]
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	dbf1      	blt.n	8005e86 <_write+0x12>
  }
  return len;
 8005ea2:	687b      	ldr	r3, [r7, #4]
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3718      	adds	r7, #24
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005eac:	b480      	push	{r7}
 8005eae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005eb0:	b672      	cpsid	i
}
 8005eb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005eb4:	e7fe      	b.n	8005eb4 <Error_Handler+0x8>
	...

08005eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ebe:	4b0f      	ldr	r3, [pc, #60]	; (8005efc <HAL_MspInit+0x44>)
 8005ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ec2:	4a0e      	ldr	r2, [pc, #56]	; (8005efc <HAL_MspInit+0x44>)
 8005ec4:	f043 0301 	orr.w	r3, r3, #1
 8005ec8:	6613      	str	r3, [r2, #96]	; 0x60
 8005eca:	4b0c      	ldr	r3, [pc, #48]	; (8005efc <HAL_MspInit+0x44>)
 8005ecc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	607b      	str	r3, [r7, #4]
 8005ed4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ed6:	4b09      	ldr	r3, [pc, #36]	; (8005efc <HAL_MspInit+0x44>)
 8005ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eda:	4a08      	ldr	r2, [pc, #32]	; (8005efc <HAL_MspInit+0x44>)
 8005edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ee0:	6593      	str	r3, [r2, #88]	; 0x58
 8005ee2:	4b06      	ldr	r3, [pc, #24]	; (8005efc <HAL_MspInit+0x44>)
 8005ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eea:	603b      	str	r3, [r7, #0]
 8005eec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	40021000 	.word	0x40021000

08005f00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b0a8      	sub	sp, #160	; 0xa0
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005f08:	f107 030c 	add.w	r3, r7, #12
 8005f0c:	2294      	movs	r2, #148	; 0x94
 8005f0e:	2100      	movs	r1, #0
 8005f10:	4618      	mov	r0, r3
 8005f12:	f000 fa67 	bl	80063e4 <memset>
  if(hadc->Instance==ADC1)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a19      	ldr	r2, [pc, #100]	; (8005f80 <HAL_ADC_MspInit+0x80>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d12b      	bne.n	8005f78 <HAL_ADC_MspInit+0x78>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005f20:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005f24:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8005f26:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8005f32:	2301      	movs	r3, #1
 8005f34:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8005f36:	2310      	movs	r3, #16
 8005f38:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8005f3e:	2302      	movs	r3, #2
 8005f40:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8005f42:	2302      	movs	r3, #2
 8005f44:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8005f46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f4a:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f4c:	f107 030c 	add.w	r3, r7, #12
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7fe f9b5 	bl	80042c0 <HAL_RCCEx_PeriphCLKConfig>
 8005f56:	4603      	mov	r3, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d001      	beq.n	8005f60 <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 8005f5c:	f7ff ffa6 	bl	8005eac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005f60:	4b08      	ldr	r3, [pc, #32]	; (8005f84 <HAL_ADC_MspInit+0x84>)
 8005f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f64:	4a07      	ldr	r2, [pc, #28]	; (8005f84 <HAL_ADC_MspInit+0x84>)
 8005f66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005f6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f6c:	4b05      	ldr	r3, [pc, #20]	; (8005f84 <HAL_ADC_MspInit+0x84>)
 8005f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f74:	60bb      	str	r3, [r7, #8]
 8005f76:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005f78:	bf00      	nop
 8005f7a:	37a0      	adds	r7, #160	; 0xa0
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	50040000 	.word	0x50040000
 8005f84:	40021000 	.word	0x40021000

08005f88 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b08a      	sub	sp, #40	; 0x28
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f90:	f107 0314 	add.w	r3, r7, #20
 8005f94:	2200      	movs	r2, #0
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	605a      	str	r2, [r3, #4]
 8005f9a:	609a      	str	r2, [r3, #8]
 8005f9c:	60da      	str	r2, [r3, #12]
 8005f9e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a2b      	ldr	r2, [pc, #172]	; (8006054 <HAL_DAC_MspInit+0xcc>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d14f      	bne.n	800604a <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8005faa:	4b2b      	ldr	r3, [pc, #172]	; (8006058 <HAL_DAC_MspInit+0xd0>)
 8005fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fae:	4a2a      	ldr	r2, [pc, #168]	; (8006058 <HAL_DAC_MspInit+0xd0>)
 8005fb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005fb4:	6593      	str	r3, [r2, #88]	; 0x58
 8005fb6:	4b28      	ldr	r3, [pc, #160]	; (8006058 <HAL_DAC_MspInit+0xd0>)
 8005fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fbe:	613b      	str	r3, [r7, #16]
 8005fc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fc2:	4b25      	ldr	r3, [pc, #148]	; (8006058 <HAL_DAC_MspInit+0xd0>)
 8005fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fc6:	4a24      	ldr	r2, [pc, #144]	; (8006058 <HAL_DAC_MspInit+0xd0>)
 8005fc8:	f043 0301 	orr.w	r3, r3, #1
 8005fcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005fce:	4b22      	ldr	r3, [pc, #136]	; (8006058 <HAL_DAC_MspInit+0xd0>)
 8005fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	60fb      	str	r3, [r7, #12]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005fda:	2330      	movs	r3, #48	; 0x30
 8005fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fe6:	f107 0314 	add.w	r3, r7, #20
 8005fea:	4619      	mov	r1, r3
 8005fec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ff0:	f7fd f81a 	bl	8003028 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8005ff4:	4b19      	ldr	r3, [pc, #100]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8005ff6:	4a1a      	ldr	r2, [pc, #104]	; (8006060 <HAL_DAC_MspInit+0xd8>)
 8005ff8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8005ffa:	4b18      	ldr	r3, [pc, #96]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8005ffc:	2206      	movs	r2, #6
 8005ffe:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006000:	4b16      	ldr	r3, [pc, #88]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8006002:	2210      	movs	r2, #16
 8006004:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006006:	4b15      	ldr	r3, [pc, #84]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8006008:	2200      	movs	r2, #0
 800600a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800600c:	4b13      	ldr	r3, [pc, #76]	; (800605c <HAL_DAC_MspInit+0xd4>)
 800600e:	2280      	movs	r2, #128	; 0x80
 8006010:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006012:	4b12      	ldr	r3, [pc, #72]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8006014:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006018:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800601a:	4b10      	ldr	r3, [pc, #64]	; (800605c <HAL_DAC_MspInit+0xd4>)
 800601c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006020:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8006022:	4b0e      	ldr	r3, [pc, #56]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8006024:	2220      	movs	r2, #32
 8006026:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006028:	4b0c      	ldr	r3, [pc, #48]	; (800605c <HAL_DAC_MspInit+0xd4>)
 800602a:	2200      	movs	r2, #0
 800602c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800602e:	480b      	ldr	r0, [pc, #44]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8006030:	f7fc fd2c 	bl	8002a8c <HAL_DMA_Init>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d001      	beq.n	800603e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800603a:	f7ff ff37 	bl	8005eac <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a06      	ldr	r2, [pc, #24]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8006042:	609a      	str	r2, [r3, #8]
 8006044:	4a05      	ldr	r2, [pc, #20]	; (800605c <HAL_DAC_MspInit+0xd4>)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800604a:	bf00      	nop
 800604c:	3728      	adds	r7, #40	; 0x28
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	40007400 	.word	0x40007400
 8006058:	40021000 	.word	0x40021000
 800605c:	20000278 	.word	0x20000278
 8006060:	4002001c 	.word	0x4002001c

08006064 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006074:	d113      	bne.n	800609e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006076:	4b0c      	ldr	r3, [pc, #48]	; (80060a8 <HAL_TIM_Base_MspInit+0x44>)
 8006078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800607a:	4a0b      	ldr	r2, [pc, #44]	; (80060a8 <HAL_TIM_Base_MspInit+0x44>)
 800607c:	f043 0301 	orr.w	r3, r3, #1
 8006080:	6593      	str	r3, [r2, #88]	; 0x58
 8006082:	4b09      	ldr	r3, [pc, #36]	; (80060a8 <HAL_TIM_Base_MspInit+0x44>)
 8006084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	60fb      	str	r3, [r7, #12]
 800608c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800608e:	2200      	movs	r2, #0
 8006090:	2100      	movs	r1, #0
 8006092:	201c      	movs	r0, #28
 8006094:	f7fc f9a7 	bl	80023e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006098:	201c      	movs	r0, #28
 800609a:	f7fc f9c0 	bl	800241e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800609e:	bf00      	nop
 80060a0:	3710      	adds	r7, #16
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	40021000 	.word	0x40021000

080060ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80060ac:	b480      	push	{r7}
 80060ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80060b0:	e7fe      	b.n	80060b0 <NMI_Handler+0x4>

080060b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80060b2:	b480      	push	{r7}
 80060b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80060b6:	e7fe      	b.n	80060b6 <HardFault_Handler+0x4>

080060b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80060b8:	b480      	push	{r7}
 80060ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80060bc:	e7fe      	b.n	80060bc <MemManage_Handler+0x4>

080060be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80060be:	b480      	push	{r7}
 80060c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80060c2:	e7fe      	b.n	80060c2 <BusFault_Handler+0x4>

080060c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80060c8:	e7fe      	b.n	80060c8 <UsageFault_Handler+0x4>

080060ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80060ca:	b480      	push	{r7}
 80060cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80060ce:	bf00      	nop
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80060d8:	b480      	push	{r7}
 80060da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80060dc:	bf00      	nop
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr

080060e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80060e6:	b480      	push	{r7}
 80060e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80060ea:	bf00      	nop
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80060f8:	f7fa fe12 	bl	8000d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80060fc:	bf00      	nop
 80060fe:	bd80      	pop	{r7, pc}

08006100 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8006104:	4802      	ldr	r0, [pc, #8]	; (8006110 <DMA1_Channel2_IRQHandler+0x10>)
 8006106:	f7fc fe40 	bl	8002d8a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800610a:	bf00      	nop
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	20000278 	.word	0x20000278

08006114 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006118:	4802      	ldr	r0, [pc, #8]	; (8006124 <TIM2_IRQHandler+0x10>)
 800611a:	f7fe feb1 	bl	8004e80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800611e:	bf00      	nop
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	200002d8 	.word	0x200002d8

08006128 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800612c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006130:	f7fd f93e 	bl	80033b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006134:	bf00      	nop
 8006136:	bd80      	pop	{r7, pc}

08006138 <_getpid>:
 8006138:	b480      	push	{r7}
 800613a:	af00      	add	r7, sp, #0
 800613c:	2301      	movs	r3, #1
 800613e:	4618      	mov	r0, r3
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <_kill>:
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
 8006152:	f000 f91d 	bl	8006390 <__errno>
 8006156:	4603      	mov	r3, r0
 8006158:	2216      	movs	r2, #22
 800615a:	601a      	str	r2, [r3, #0]
 800615c:	f04f 33ff 	mov.w	r3, #4294967295
 8006160:	4618      	mov	r0, r3
 8006162:	3708      	adds	r7, #8
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <_exit>:
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	f04f 31ff 	mov.w	r1, #4294967295
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7ff ffe7 	bl	8006148 <_kill>
 800617a:	e7fe      	b.n	800617a <_exit+0x12>

0800617c <_read>:
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	607a      	str	r2, [r7, #4]
 8006188:	2300      	movs	r3, #0
 800618a:	617b      	str	r3, [r7, #20]
 800618c:	e00a      	b.n	80061a4 <_read+0x28>
 800618e:	f3af 8000 	nop.w
 8006192:	4601      	mov	r1, r0
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	1c5a      	adds	r2, r3, #1
 8006198:	60ba      	str	r2, [r7, #8]
 800619a:	b2ca      	uxtb	r2, r1
 800619c:	701a      	strb	r2, [r3, #0]
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	3301      	adds	r3, #1
 80061a2:	617b      	str	r3, [r7, #20]
 80061a4:	697a      	ldr	r2, [r7, #20]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	dbf0      	blt.n	800618e <_read+0x12>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4618      	mov	r0, r3
 80061b0:	3718      	adds	r7, #24
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <_close>:
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
 80061be:	f04f 33ff 	mov.w	r3, #4294967295
 80061c2:	4618      	mov	r0, r3
 80061c4:	370c      	adds	r7, #12
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr

080061ce <_fstat>:
 80061ce:	b480      	push	{r7}
 80061d0:	b083      	sub	sp, #12
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
 80061d6:	6039      	str	r1, [r7, #0]
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80061de:	605a      	str	r2, [r3, #4]
 80061e0:	2300      	movs	r3, #0
 80061e2:	4618      	mov	r0, r3
 80061e4:	370c      	adds	r7, #12
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <_isatty>:
 80061ee:	b480      	push	{r7}
 80061f0:	b083      	sub	sp, #12
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
 80061f6:	2301      	movs	r3, #1
 80061f8:	4618      	mov	r0, r3
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <_lseek>:
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	607a      	str	r2, [r7, #4]
 8006210:	2300      	movs	r3, #0
 8006212:	4618      	mov	r0, r3
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
	...

08006220 <_sbrk>:
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	4a14      	ldr	r2, [pc, #80]	; (800627c <_sbrk+0x5c>)
 800622a:	4b15      	ldr	r3, [pc, #84]	; (8006280 <_sbrk+0x60>)
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	617b      	str	r3, [r7, #20]
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	613b      	str	r3, [r7, #16]
 8006234:	4b13      	ldr	r3, [pc, #76]	; (8006284 <_sbrk+0x64>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d102      	bne.n	8006242 <_sbrk+0x22>
 800623c:	4b11      	ldr	r3, [pc, #68]	; (8006284 <_sbrk+0x64>)
 800623e:	4a12      	ldr	r2, [pc, #72]	; (8006288 <_sbrk+0x68>)
 8006240:	601a      	str	r2, [r3, #0]
 8006242:	4b10      	ldr	r3, [pc, #64]	; (8006284 <_sbrk+0x64>)
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4413      	add	r3, r2
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	429a      	cmp	r2, r3
 800624e:	d207      	bcs.n	8006260 <_sbrk+0x40>
 8006250:	f000 f89e 	bl	8006390 <__errno>
 8006254:	4603      	mov	r3, r0
 8006256:	220c      	movs	r2, #12
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	f04f 33ff 	mov.w	r3, #4294967295
 800625e:	e009      	b.n	8006274 <_sbrk+0x54>
 8006260:	4b08      	ldr	r3, [pc, #32]	; (8006284 <_sbrk+0x64>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	60fb      	str	r3, [r7, #12]
 8006266:	4b07      	ldr	r3, [pc, #28]	; (8006284 <_sbrk+0x64>)
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4413      	add	r3, r2
 800626e:	4a05      	ldr	r2, [pc, #20]	; (8006284 <_sbrk+0x64>)
 8006270:	6013      	str	r3, [r2, #0]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	4618      	mov	r0, r3
 8006276:	3718      	adds	r7, #24
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	200a0000 	.word	0x200a0000
 8006280:	00000400 	.word	0x00000400
 8006284:	200003fc 	.word	0x200003fc
 8006288:	20000410 	.word	0x20000410

0800628c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800628c:	b480      	push	{r7}
 800628e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8006290:	4b06      	ldr	r3, [pc, #24]	; (80062ac <SystemInit+0x20>)
 8006292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006296:	4a05      	ldr	r2, [pc, #20]	; (80062ac <SystemInit+0x20>)
 8006298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800629c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80062a0:	bf00      	nop
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	e000ed00 	.word	0xe000ed00

080062b0 <Reset_Handler>:
 80062b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80062e8 <LoopForever+0x2>
 80062b4:	f7ff ffea 	bl	800628c <SystemInit>
 80062b8:	480c      	ldr	r0, [pc, #48]	; (80062ec <LoopForever+0x6>)
 80062ba:	490d      	ldr	r1, [pc, #52]	; (80062f0 <LoopForever+0xa>)
 80062bc:	4a0d      	ldr	r2, [pc, #52]	; (80062f4 <LoopForever+0xe>)
 80062be:	2300      	movs	r3, #0
 80062c0:	e002      	b.n	80062c8 <LoopCopyDataInit>

080062c2 <CopyDataInit>:
 80062c2:	58d4      	ldr	r4, [r2, r3]
 80062c4:	50c4      	str	r4, [r0, r3]
 80062c6:	3304      	adds	r3, #4

080062c8 <LoopCopyDataInit>:
 80062c8:	18c4      	adds	r4, r0, r3
 80062ca:	428c      	cmp	r4, r1
 80062cc:	d3f9      	bcc.n	80062c2 <CopyDataInit>
 80062ce:	4a0a      	ldr	r2, [pc, #40]	; (80062f8 <LoopForever+0x12>)
 80062d0:	4c0a      	ldr	r4, [pc, #40]	; (80062fc <LoopForever+0x16>)
 80062d2:	2300      	movs	r3, #0
 80062d4:	e001      	b.n	80062da <LoopFillZerobss>

080062d6 <FillZerobss>:
 80062d6:	6013      	str	r3, [r2, #0]
 80062d8:	3204      	adds	r2, #4

080062da <LoopFillZerobss>:
 80062da:	42a2      	cmp	r2, r4
 80062dc:	d3fb      	bcc.n	80062d6 <FillZerobss>
 80062de:	f000 f85d 	bl	800639c <__libc_init_array>
 80062e2:	f7ff f9e9 	bl	80056b8 <main>

080062e6 <LoopForever>:
 80062e6:	e7fe      	b.n	80062e6 <LoopForever>
 80062e8:	200a0000 	.word	0x200a0000
 80062ec:	20000000 	.word	0x20000000
 80062f0:	200001dc 	.word	0x200001dc
 80062f4:	08009bdc 	.word	0x08009bdc
 80062f8:	200001dc 	.word	0x200001dc
 80062fc:	20000410 	.word	0x20000410

08006300 <ADC1_IRQHandler>:
 8006300:	e7fe      	b.n	8006300 <ADC1_IRQHandler>
	...

08006304 <arm_sin_f32>:
 8006304:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006384 <arm_sin_f32+0x80>
 8006308:	ee20 0a27 	vmul.f32	s0, s0, s15
 800630c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006314:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006318:	d504      	bpl.n	8006324 <arm_sin_f32+0x20>
 800631a:	ee17 3a90 	vmov	r3, s15
 800631e:	3b01      	subs	r3, #1
 8006320:	ee07 3a90 	vmov	s15, r3
 8006324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006328:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8006388 <arm_sin_f32+0x84>
 800632c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006330:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006334:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8006338:	ee17 3a90 	vmov	r3, s15
 800633c:	b29b      	uxth	r3, r3
 800633e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006342:	d21a      	bcs.n	800637a <arm_sin_f32+0x76>
 8006344:	ee07 3a90 	vmov	s15, r3
 8006348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634c:	1c59      	adds	r1, r3, #1
 800634e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006352:	4a0e      	ldr	r2, [pc, #56]	; (800638c <arm_sin_f32+0x88>)
 8006354:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006358:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800635c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006360:	ed93 7a00 	vldr	s14, [r3]
 8006364:	edd2 6a00 	vldr	s13, [r2]
 8006368:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800636c:	ee20 0a26 	vmul.f32	s0, s0, s13
 8006370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006374:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006378:	4770      	bx	lr
 800637a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800637e:	2101      	movs	r1, #1
 8006380:	2300      	movs	r3, #0
 8006382:	e7e6      	b.n	8006352 <arm_sin_f32+0x4e>
 8006384:	3e22f983 	.word	0x3e22f983
 8006388:	44000000 	.word	0x44000000
 800638c:	08008ff8 	.word	0x08008ff8

08006390 <__errno>:
 8006390:	4b01      	ldr	r3, [pc, #4]	; (8006398 <__errno+0x8>)
 8006392:	6818      	ldr	r0, [r3, #0]
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	2000000c 	.word	0x2000000c

0800639c <__libc_init_array>:
 800639c:	b570      	push	{r4, r5, r6, lr}
 800639e:	4d0d      	ldr	r5, [pc, #52]	; (80063d4 <__libc_init_array+0x38>)
 80063a0:	4c0d      	ldr	r4, [pc, #52]	; (80063d8 <__libc_init_array+0x3c>)
 80063a2:	1b64      	subs	r4, r4, r5
 80063a4:	10a4      	asrs	r4, r4, #2
 80063a6:	2600      	movs	r6, #0
 80063a8:	42a6      	cmp	r6, r4
 80063aa:	d109      	bne.n	80063c0 <__libc_init_array+0x24>
 80063ac:	4d0b      	ldr	r5, [pc, #44]	; (80063dc <__libc_init_array+0x40>)
 80063ae:	4c0c      	ldr	r4, [pc, #48]	; (80063e0 <__libc_init_array+0x44>)
 80063b0:	f002 fdac 	bl	8008f0c <_init>
 80063b4:	1b64      	subs	r4, r4, r5
 80063b6:	10a4      	asrs	r4, r4, #2
 80063b8:	2600      	movs	r6, #0
 80063ba:	42a6      	cmp	r6, r4
 80063bc:	d105      	bne.n	80063ca <__libc_init_array+0x2e>
 80063be:	bd70      	pop	{r4, r5, r6, pc}
 80063c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80063c4:	4798      	blx	r3
 80063c6:	3601      	adds	r6, #1
 80063c8:	e7ee      	b.n	80063a8 <__libc_init_array+0xc>
 80063ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ce:	4798      	blx	r3
 80063d0:	3601      	adds	r6, #1
 80063d2:	e7f2      	b.n	80063ba <__libc_init_array+0x1e>
 80063d4:	08009bd4 	.word	0x08009bd4
 80063d8:	08009bd4 	.word	0x08009bd4
 80063dc:	08009bd4 	.word	0x08009bd4
 80063e0:	08009bd8 	.word	0x08009bd8

080063e4 <memset>:
 80063e4:	4402      	add	r2, r0
 80063e6:	4603      	mov	r3, r0
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d100      	bne.n	80063ee <memset+0xa>
 80063ec:	4770      	bx	lr
 80063ee:	f803 1b01 	strb.w	r1, [r3], #1
 80063f2:	e7f9      	b.n	80063e8 <memset+0x4>

080063f4 <__cvt>:
 80063f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063f8:	ec55 4b10 	vmov	r4, r5, d0
 80063fc:	2d00      	cmp	r5, #0
 80063fe:	460e      	mov	r6, r1
 8006400:	4619      	mov	r1, r3
 8006402:	462b      	mov	r3, r5
 8006404:	bfbb      	ittet	lt
 8006406:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800640a:	461d      	movlt	r5, r3
 800640c:	2300      	movge	r3, #0
 800640e:	232d      	movlt	r3, #45	; 0x2d
 8006410:	700b      	strb	r3, [r1, #0]
 8006412:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006414:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006418:	4691      	mov	r9, r2
 800641a:	f023 0820 	bic.w	r8, r3, #32
 800641e:	bfbc      	itt	lt
 8006420:	4622      	movlt	r2, r4
 8006422:	4614      	movlt	r4, r2
 8006424:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006428:	d005      	beq.n	8006436 <__cvt+0x42>
 800642a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800642e:	d100      	bne.n	8006432 <__cvt+0x3e>
 8006430:	3601      	adds	r6, #1
 8006432:	2102      	movs	r1, #2
 8006434:	e000      	b.n	8006438 <__cvt+0x44>
 8006436:	2103      	movs	r1, #3
 8006438:	ab03      	add	r3, sp, #12
 800643a:	9301      	str	r3, [sp, #4]
 800643c:	ab02      	add	r3, sp, #8
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	ec45 4b10 	vmov	d0, r4, r5
 8006444:	4653      	mov	r3, sl
 8006446:	4632      	mov	r2, r6
 8006448:	f000 fe02 	bl	8007050 <_dtoa_r>
 800644c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006450:	4607      	mov	r7, r0
 8006452:	d102      	bne.n	800645a <__cvt+0x66>
 8006454:	f019 0f01 	tst.w	r9, #1
 8006458:	d022      	beq.n	80064a0 <__cvt+0xac>
 800645a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800645e:	eb07 0906 	add.w	r9, r7, r6
 8006462:	d110      	bne.n	8006486 <__cvt+0x92>
 8006464:	783b      	ldrb	r3, [r7, #0]
 8006466:	2b30      	cmp	r3, #48	; 0x30
 8006468:	d10a      	bne.n	8006480 <__cvt+0x8c>
 800646a:	2200      	movs	r2, #0
 800646c:	2300      	movs	r3, #0
 800646e:	4620      	mov	r0, r4
 8006470:	4629      	mov	r1, r5
 8006472:	f7fa fb41 	bl	8000af8 <__aeabi_dcmpeq>
 8006476:	b918      	cbnz	r0, 8006480 <__cvt+0x8c>
 8006478:	f1c6 0601 	rsb	r6, r6, #1
 800647c:	f8ca 6000 	str.w	r6, [sl]
 8006480:	f8da 3000 	ldr.w	r3, [sl]
 8006484:	4499      	add	r9, r3
 8006486:	2200      	movs	r2, #0
 8006488:	2300      	movs	r3, #0
 800648a:	4620      	mov	r0, r4
 800648c:	4629      	mov	r1, r5
 800648e:	f7fa fb33 	bl	8000af8 <__aeabi_dcmpeq>
 8006492:	b108      	cbz	r0, 8006498 <__cvt+0xa4>
 8006494:	f8cd 900c 	str.w	r9, [sp, #12]
 8006498:	2230      	movs	r2, #48	; 0x30
 800649a:	9b03      	ldr	r3, [sp, #12]
 800649c:	454b      	cmp	r3, r9
 800649e:	d307      	bcc.n	80064b0 <__cvt+0xbc>
 80064a0:	9b03      	ldr	r3, [sp, #12]
 80064a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064a4:	1bdb      	subs	r3, r3, r7
 80064a6:	4638      	mov	r0, r7
 80064a8:	6013      	str	r3, [r2, #0]
 80064aa:	b004      	add	sp, #16
 80064ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b0:	1c59      	adds	r1, r3, #1
 80064b2:	9103      	str	r1, [sp, #12]
 80064b4:	701a      	strb	r2, [r3, #0]
 80064b6:	e7f0      	b.n	800649a <__cvt+0xa6>

080064b8 <__exponent>:
 80064b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064ba:	4603      	mov	r3, r0
 80064bc:	2900      	cmp	r1, #0
 80064be:	bfb8      	it	lt
 80064c0:	4249      	neglt	r1, r1
 80064c2:	f803 2b02 	strb.w	r2, [r3], #2
 80064c6:	bfb4      	ite	lt
 80064c8:	222d      	movlt	r2, #45	; 0x2d
 80064ca:	222b      	movge	r2, #43	; 0x2b
 80064cc:	2909      	cmp	r1, #9
 80064ce:	7042      	strb	r2, [r0, #1]
 80064d0:	dd2a      	ble.n	8006528 <__exponent+0x70>
 80064d2:	f10d 0407 	add.w	r4, sp, #7
 80064d6:	46a4      	mov	ip, r4
 80064d8:	270a      	movs	r7, #10
 80064da:	46a6      	mov	lr, r4
 80064dc:	460a      	mov	r2, r1
 80064de:	fb91 f6f7 	sdiv	r6, r1, r7
 80064e2:	fb07 1516 	mls	r5, r7, r6, r1
 80064e6:	3530      	adds	r5, #48	; 0x30
 80064e8:	2a63      	cmp	r2, #99	; 0x63
 80064ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80064ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80064f2:	4631      	mov	r1, r6
 80064f4:	dcf1      	bgt.n	80064da <__exponent+0x22>
 80064f6:	3130      	adds	r1, #48	; 0x30
 80064f8:	f1ae 0502 	sub.w	r5, lr, #2
 80064fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006500:	1c44      	adds	r4, r0, #1
 8006502:	4629      	mov	r1, r5
 8006504:	4561      	cmp	r1, ip
 8006506:	d30a      	bcc.n	800651e <__exponent+0x66>
 8006508:	f10d 0209 	add.w	r2, sp, #9
 800650c:	eba2 020e 	sub.w	r2, r2, lr
 8006510:	4565      	cmp	r5, ip
 8006512:	bf88      	it	hi
 8006514:	2200      	movhi	r2, #0
 8006516:	4413      	add	r3, r2
 8006518:	1a18      	subs	r0, r3, r0
 800651a:	b003      	add	sp, #12
 800651c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800651e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006522:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006526:	e7ed      	b.n	8006504 <__exponent+0x4c>
 8006528:	2330      	movs	r3, #48	; 0x30
 800652a:	3130      	adds	r1, #48	; 0x30
 800652c:	7083      	strb	r3, [r0, #2]
 800652e:	70c1      	strb	r1, [r0, #3]
 8006530:	1d03      	adds	r3, r0, #4
 8006532:	e7f1      	b.n	8006518 <__exponent+0x60>

08006534 <_printf_float>:
 8006534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006538:	ed2d 8b02 	vpush	{d8}
 800653c:	b08d      	sub	sp, #52	; 0x34
 800653e:	460c      	mov	r4, r1
 8006540:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006544:	4616      	mov	r6, r2
 8006546:	461f      	mov	r7, r3
 8006548:	4605      	mov	r5, r0
 800654a:	f001 fd27 	bl	8007f9c <_localeconv_r>
 800654e:	f8d0 a000 	ldr.w	sl, [r0]
 8006552:	4650      	mov	r0, sl
 8006554:	f7f9 fe54 	bl	8000200 <strlen>
 8006558:	2300      	movs	r3, #0
 800655a:	930a      	str	r3, [sp, #40]	; 0x28
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	9305      	str	r3, [sp, #20]
 8006560:	f8d8 3000 	ldr.w	r3, [r8]
 8006564:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006568:	3307      	adds	r3, #7
 800656a:	f023 0307 	bic.w	r3, r3, #7
 800656e:	f103 0208 	add.w	r2, r3, #8
 8006572:	f8c8 2000 	str.w	r2, [r8]
 8006576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800657e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006582:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006586:	9307      	str	r3, [sp, #28]
 8006588:	f8cd 8018 	str.w	r8, [sp, #24]
 800658c:	ee08 0a10 	vmov	s16, r0
 8006590:	4b9f      	ldr	r3, [pc, #636]	; (8006810 <_printf_float+0x2dc>)
 8006592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006596:	f04f 32ff 	mov.w	r2, #4294967295
 800659a:	f7fa fadf 	bl	8000b5c <__aeabi_dcmpun>
 800659e:	bb88      	cbnz	r0, 8006604 <_printf_float+0xd0>
 80065a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065a4:	4b9a      	ldr	r3, [pc, #616]	; (8006810 <_printf_float+0x2dc>)
 80065a6:	f04f 32ff 	mov.w	r2, #4294967295
 80065aa:	f7fa fab9 	bl	8000b20 <__aeabi_dcmple>
 80065ae:	bb48      	cbnz	r0, 8006604 <_printf_float+0xd0>
 80065b0:	2200      	movs	r2, #0
 80065b2:	2300      	movs	r3, #0
 80065b4:	4640      	mov	r0, r8
 80065b6:	4649      	mov	r1, r9
 80065b8:	f7fa faa8 	bl	8000b0c <__aeabi_dcmplt>
 80065bc:	b110      	cbz	r0, 80065c4 <_printf_float+0x90>
 80065be:	232d      	movs	r3, #45	; 0x2d
 80065c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065c4:	4b93      	ldr	r3, [pc, #588]	; (8006814 <_printf_float+0x2e0>)
 80065c6:	4894      	ldr	r0, [pc, #592]	; (8006818 <_printf_float+0x2e4>)
 80065c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80065cc:	bf94      	ite	ls
 80065ce:	4698      	movls	r8, r3
 80065d0:	4680      	movhi	r8, r0
 80065d2:	2303      	movs	r3, #3
 80065d4:	6123      	str	r3, [r4, #16]
 80065d6:	9b05      	ldr	r3, [sp, #20]
 80065d8:	f023 0204 	bic.w	r2, r3, #4
 80065dc:	6022      	str	r2, [r4, #0]
 80065de:	f04f 0900 	mov.w	r9, #0
 80065e2:	9700      	str	r7, [sp, #0]
 80065e4:	4633      	mov	r3, r6
 80065e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80065e8:	4621      	mov	r1, r4
 80065ea:	4628      	mov	r0, r5
 80065ec:	f000 f9d8 	bl	80069a0 <_printf_common>
 80065f0:	3001      	adds	r0, #1
 80065f2:	f040 8090 	bne.w	8006716 <_printf_float+0x1e2>
 80065f6:	f04f 30ff 	mov.w	r0, #4294967295
 80065fa:	b00d      	add	sp, #52	; 0x34
 80065fc:	ecbd 8b02 	vpop	{d8}
 8006600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006604:	4642      	mov	r2, r8
 8006606:	464b      	mov	r3, r9
 8006608:	4640      	mov	r0, r8
 800660a:	4649      	mov	r1, r9
 800660c:	f7fa faa6 	bl	8000b5c <__aeabi_dcmpun>
 8006610:	b140      	cbz	r0, 8006624 <_printf_float+0xf0>
 8006612:	464b      	mov	r3, r9
 8006614:	2b00      	cmp	r3, #0
 8006616:	bfbc      	itt	lt
 8006618:	232d      	movlt	r3, #45	; 0x2d
 800661a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800661e:	487f      	ldr	r0, [pc, #508]	; (800681c <_printf_float+0x2e8>)
 8006620:	4b7f      	ldr	r3, [pc, #508]	; (8006820 <_printf_float+0x2ec>)
 8006622:	e7d1      	b.n	80065c8 <_printf_float+0x94>
 8006624:	6863      	ldr	r3, [r4, #4]
 8006626:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800662a:	9206      	str	r2, [sp, #24]
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	d13f      	bne.n	80066b0 <_printf_float+0x17c>
 8006630:	2306      	movs	r3, #6
 8006632:	6063      	str	r3, [r4, #4]
 8006634:	9b05      	ldr	r3, [sp, #20]
 8006636:	6861      	ldr	r1, [r4, #4]
 8006638:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800663c:	2300      	movs	r3, #0
 800663e:	9303      	str	r3, [sp, #12]
 8006640:	ab0a      	add	r3, sp, #40	; 0x28
 8006642:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006646:	ab09      	add	r3, sp, #36	; 0x24
 8006648:	ec49 8b10 	vmov	d0, r8, r9
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	6022      	str	r2, [r4, #0]
 8006650:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006654:	4628      	mov	r0, r5
 8006656:	f7ff fecd 	bl	80063f4 <__cvt>
 800665a:	9b06      	ldr	r3, [sp, #24]
 800665c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800665e:	2b47      	cmp	r3, #71	; 0x47
 8006660:	4680      	mov	r8, r0
 8006662:	d108      	bne.n	8006676 <_printf_float+0x142>
 8006664:	1cc8      	adds	r0, r1, #3
 8006666:	db02      	blt.n	800666e <_printf_float+0x13a>
 8006668:	6863      	ldr	r3, [r4, #4]
 800666a:	4299      	cmp	r1, r3
 800666c:	dd41      	ble.n	80066f2 <_printf_float+0x1be>
 800666e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006672:	fa5f fb8b 	uxtb.w	fp, fp
 8006676:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800667a:	d820      	bhi.n	80066be <_printf_float+0x18a>
 800667c:	3901      	subs	r1, #1
 800667e:	465a      	mov	r2, fp
 8006680:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006684:	9109      	str	r1, [sp, #36]	; 0x24
 8006686:	f7ff ff17 	bl	80064b8 <__exponent>
 800668a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800668c:	1813      	adds	r3, r2, r0
 800668e:	2a01      	cmp	r2, #1
 8006690:	4681      	mov	r9, r0
 8006692:	6123      	str	r3, [r4, #16]
 8006694:	dc02      	bgt.n	800669c <_printf_float+0x168>
 8006696:	6822      	ldr	r2, [r4, #0]
 8006698:	07d2      	lsls	r2, r2, #31
 800669a:	d501      	bpl.n	80066a0 <_printf_float+0x16c>
 800669c:	3301      	adds	r3, #1
 800669e:	6123      	str	r3, [r4, #16]
 80066a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d09c      	beq.n	80065e2 <_printf_float+0xae>
 80066a8:	232d      	movs	r3, #45	; 0x2d
 80066aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ae:	e798      	b.n	80065e2 <_printf_float+0xae>
 80066b0:	9a06      	ldr	r2, [sp, #24]
 80066b2:	2a47      	cmp	r2, #71	; 0x47
 80066b4:	d1be      	bne.n	8006634 <_printf_float+0x100>
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1bc      	bne.n	8006634 <_printf_float+0x100>
 80066ba:	2301      	movs	r3, #1
 80066bc:	e7b9      	b.n	8006632 <_printf_float+0xfe>
 80066be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80066c2:	d118      	bne.n	80066f6 <_printf_float+0x1c2>
 80066c4:	2900      	cmp	r1, #0
 80066c6:	6863      	ldr	r3, [r4, #4]
 80066c8:	dd0b      	ble.n	80066e2 <_printf_float+0x1ae>
 80066ca:	6121      	str	r1, [r4, #16]
 80066cc:	b913      	cbnz	r3, 80066d4 <_printf_float+0x1a0>
 80066ce:	6822      	ldr	r2, [r4, #0]
 80066d0:	07d0      	lsls	r0, r2, #31
 80066d2:	d502      	bpl.n	80066da <_printf_float+0x1a6>
 80066d4:	3301      	adds	r3, #1
 80066d6:	440b      	add	r3, r1
 80066d8:	6123      	str	r3, [r4, #16]
 80066da:	65a1      	str	r1, [r4, #88]	; 0x58
 80066dc:	f04f 0900 	mov.w	r9, #0
 80066e0:	e7de      	b.n	80066a0 <_printf_float+0x16c>
 80066e2:	b913      	cbnz	r3, 80066ea <_printf_float+0x1b6>
 80066e4:	6822      	ldr	r2, [r4, #0]
 80066e6:	07d2      	lsls	r2, r2, #31
 80066e8:	d501      	bpl.n	80066ee <_printf_float+0x1ba>
 80066ea:	3302      	adds	r3, #2
 80066ec:	e7f4      	b.n	80066d8 <_printf_float+0x1a4>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e7f2      	b.n	80066d8 <_printf_float+0x1a4>
 80066f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80066f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066f8:	4299      	cmp	r1, r3
 80066fa:	db05      	blt.n	8006708 <_printf_float+0x1d4>
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	6121      	str	r1, [r4, #16]
 8006700:	07d8      	lsls	r0, r3, #31
 8006702:	d5ea      	bpl.n	80066da <_printf_float+0x1a6>
 8006704:	1c4b      	adds	r3, r1, #1
 8006706:	e7e7      	b.n	80066d8 <_printf_float+0x1a4>
 8006708:	2900      	cmp	r1, #0
 800670a:	bfd4      	ite	le
 800670c:	f1c1 0202 	rsble	r2, r1, #2
 8006710:	2201      	movgt	r2, #1
 8006712:	4413      	add	r3, r2
 8006714:	e7e0      	b.n	80066d8 <_printf_float+0x1a4>
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	055a      	lsls	r2, r3, #21
 800671a:	d407      	bmi.n	800672c <_printf_float+0x1f8>
 800671c:	6923      	ldr	r3, [r4, #16]
 800671e:	4642      	mov	r2, r8
 8006720:	4631      	mov	r1, r6
 8006722:	4628      	mov	r0, r5
 8006724:	47b8      	blx	r7
 8006726:	3001      	adds	r0, #1
 8006728:	d12c      	bne.n	8006784 <_printf_float+0x250>
 800672a:	e764      	b.n	80065f6 <_printf_float+0xc2>
 800672c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006730:	f240 80e0 	bls.w	80068f4 <_printf_float+0x3c0>
 8006734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006738:	2200      	movs	r2, #0
 800673a:	2300      	movs	r3, #0
 800673c:	f7fa f9dc 	bl	8000af8 <__aeabi_dcmpeq>
 8006740:	2800      	cmp	r0, #0
 8006742:	d034      	beq.n	80067ae <_printf_float+0x27a>
 8006744:	4a37      	ldr	r2, [pc, #220]	; (8006824 <_printf_float+0x2f0>)
 8006746:	2301      	movs	r3, #1
 8006748:	4631      	mov	r1, r6
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	f43f af51 	beq.w	80065f6 <_printf_float+0xc2>
 8006754:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006758:	429a      	cmp	r2, r3
 800675a:	db02      	blt.n	8006762 <_printf_float+0x22e>
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	07d8      	lsls	r0, r3, #31
 8006760:	d510      	bpl.n	8006784 <_printf_float+0x250>
 8006762:	ee18 3a10 	vmov	r3, s16
 8006766:	4652      	mov	r2, sl
 8006768:	4631      	mov	r1, r6
 800676a:	4628      	mov	r0, r5
 800676c:	47b8      	blx	r7
 800676e:	3001      	adds	r0, #1
 8006770:	f43f af41 	beq.w	80065f6 <_printf_float+0xc2>
 8006774:	f04f 0800 	mov.w	r8, #0
 8006778:	f104 091a 	add.w	r9, r4, #26
 800677c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800677e:	3b01      	subs	r3, #1
 8006780:	4543      	cmp	r3, r8
 8006782:	dc09      	bgt.n	8006798 <_printf_float+0x264>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	079b      	lsls	r3, r3, #30
 8006788:	f100 8105 	bmi.w	8006996 <_printf_float+0x462>
 800678c:	68e0      	ldr	r0, [r4, #12]
 800678e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006790:	4298      	cmp	r0, r3
 8006792:	bfb8      	it	lt
 8006794:	4618      	movlt	r0, r3
 8006796:	e730      	b.n	80065fa <_printf_float+0xc6>
 8006798:	2301      	movs	r3, #1
 800679a:	464a      	mov	r2, r9
 800679c:	4631      	mov	r1, r6
 800679e:	4628      	mov	r0, r5
 80067a0:	47b8      	blx	r7
 80067a2:	3001      	adds	r0, #1
 80067a4:	f43f af27 	beq.w	80065f6 <_printf_float+0xc2>
 80067a8:	f108 0801 	add.w	r8, r8, #1
 80067ac:	e7e6      	b.n	800677c <_printf_float+0x248>
 80067ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	dc39      	bgt.n	8006828 <_printf_float+0x2f4>
 80067b4:	4a1b      	ldr	r2, [pc, #108]	; (8006824 <_printf_float+0x2f0>)
 80067b6:	2301      	movs	r3, #1
 80067b8:	4631      	mov	r1, r6
 80067ba:	4628      	mov	r0, r5
 80067bc:	47b8      	blx	r7
 80067be:	3001      	adds	r0, #1
 80067c0:	f43f af19 	beq.w	80065f6 <_printf_float+0xc2>
 80067c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067c8:	4313      	orrs	r3, r2
 80067ca:	d102      	bne.n	80067d2 <_printf_float+0x29e>
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	07d9      	lsls	r1, r3, #31
 80067d0:	d5d8      	bpl.n	8006784 <_printf_float+0x250>
 80067d2:	ee18 3a10 	vmov	r3, s16
 80067d6:	4652      	mov	r2, sl
 80067d8:	4631      	mov	r1, r6
 80067da:	4628      	mov	r0, r5
 80067dc:	47b8      	blx	r7
 80067de:	3001      	adds	r0, #1
 80067e0:	f43f af09 	beq.w	80065f6 <_printf_float+0xc2>
 80067e4:	f04f 0900 	mov.w	r9, #0
 80067e8:	f104 0a1a 	add.w	sl, r4, #26
 80067ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ee:	425b      	negs	r3, r3
 80067f0:	454b      	cmp	r3, r9
 80067f2:	dc01      	bgt.n	80067f8 <_printf_float+0x2c4>
 80067f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f6:	e792      	b.n	800671e <_printf_float+0x1ea>
 80067f8:	2301      	movs	r3, #1
 80067fa:	4652      	mov	r2, sl
 80067fc:	4631      	mov	r1, r6
 80067fe:	4628      	mov	r0, r5
 8006800:	47b8      	blx	r7
 8006802:	3001      	adds	r0, #1
 8006804:	f43f aef7 	beq.w	80065f6 <_printf_float+0xc2>
 8006808:	f109 0901 	add.w	r9, r9, #1
 800680c:	e7ee      	b.n	80067ec <_printf_float+0x2b8>
 800680e:	bf00      	nop
 8006810:	7fefffff 	.word	0x7fefffff
 8006814:	08009800 	.word	0x08009800
 8006818:	08009804 	.word	0x08009804
 800681c:	0800980c 	.word	0x0800980c
 8006820:	08009808 	.word	0x08009808
 8006824:	08009810 	.word	0x08009810
 8006828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800682a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800682c:	429a      	cmp	r2, r3
 800682e:	bfa8      	it	ge
 8006830:	461a      	movge	r2, r3
 8006832:	2a00      	cmp	r2, #0
 8006834:	4691      	mov	r9, r2
 8006836:	dc37      	bgt.n	80068a8 <_printf_float+0x374>
 8006838:	f04f 0b00 	mov.w	fp, #0
 800683c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006840:	f104 021a 	add.w	r2, r4, #26
 8006844:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006846:	9305      	str	r3, [sp, #20]
 8006848:	eba3 0309 	sub.w	r3, r3, r9
 800684c:	455b      	cmp	r3, fp
 800684e:	dc33      	bgt.n	80068b8 <_printf_float+0x384>
 8006850:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006854:	429a      	cmp	r2, r3
 8006856:	db3b      	blt.n	80068d0 <_printf_float+0x39c>
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	07da      	lsls	r2, r3, #31
 800685c:	d438      	bmi.n	80068d0 <_printf_float+0x39c>
 800685e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006860:	9a05      	ldr	r2, [sp, #20]
 8006862:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006864:	1a9a      	subs	r2, r3, r2
 8006866:	eba3 0901 	sub.w	r9, r3, r1
 800686a:	4591      	cmp	r9, r2
 800686c:	bfa8      	it	ge
 800686e:	4691      	movge	r9, r2
 8006870:	f1b9 0f00 	cmp.w	r9, #0
 8006874:	dc35      	bgt.n	80068e2 <_printf_float+0x3ae>
 8006876:	f04f 0800 	mov.w	r8, #0
 800687a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800687e:	f104 0a1a 	add.w	sl, r4, #26
 8006882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006886:	1a9b      	subs	r3, r3, r2
 8006888:	eba3 0309 	sub.w	r3, r3, r9
 800688c:	4543      	cmp	r3, r8
 800688e:	f77f af79 	ble.w	8006784 <_printf_float+0x250>
 8006892:	2301      	movs	r3, #1
 8006894:	4652      	mov	r2, sl
 8006896:	4631      	mov	r1, r6
 8006898:	4628      	mov	r0, r5
 800689a:	47b8      	blx	r7
 800689c:	3001      	adds	r0, #1
 800689e:	f43f aeaa 	beq.w	80065f6 <_printf_float+0xc2>
 80068a2:	f108 0801 	add.w	r8, r8, #1
 80068a6:	e7ec      	b.n	8006882 <_printf_float+0x34e>
 80068a8:	4613      	mov	r3, r2
 80068aa:	4631      	mov	r1, r6
 80068ac:	4642      	mov	r2, r8
 80068ae:	4628      	mov	r0, r5
 80068b0:	47b8      	blx	r7
 80068b2:	3001      	adds	r0, #1
 80068b4:	d1c0      	bne.n	8006838 <_printf_float+0x304>
 80068b6:	e69e      	b.n	80065f6 <_printf_float+0xc2>
 80068b8:	2301      	movs	r3, #1
 80068ba:	4631      	mov	r1, r6
 80068bc:	4628      	mov	r0, r5
 80068be:	9205      	str	r2, [sp, #20]
 80068c0:	47b8      	blx	r7
 80068c2:	3001      	adds	r0, #1
 80068c4:	f43f ae97 	beq.w	80065f6 <_printf_float+0xc2>
 80068c8:	9a05      	ldr	r2, [sp, #20]
 80068ca:	f10b 0b01 	add.w	fp, fp, #1
 80068ce:	e7b9      	b.n	8006844 <_printf_float+0x310>
 80068d0:	ee18 3a10 	vmov	r3, s16
 80068d4:	4652      	mov	r2, sl
 80068d6:	4631      	mov	r1, r6
 80068d8:	4628      	mov	r0, r5
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	d1be      	bne.n	800685e <_printf_float+0x32a>
 80068e0:	e689      	b.n	80065f6 <_printf_float+0xc2>
 80068e2:	9a05      	ldr	r2, [sp, #20]
 80068e4:	464b      	mov	r3, r9
 80068e6:	4442      	add	r2, r8
 80068e8:	4631      	mov	r1, r6
 80068ea:	4628      	mov	r0, r5
 80068ec:	47b8      	blx	r7
 80068ee:	3001      	adds	r0, #1
 80068f0:	d1c1      	bne.n	8006876 <_printf_float+0x342>
 80068f2:	e680      	b.n	80065f6 <_printf_float+0xc2>
 80068f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068f6:	2a01      	cmp	r2, #1
 80068f8:	dc01      	bgt.n	80068fe <_printf_float+0x3ca>
 80068fa:	07db      	lsls	r3, r3, #31
 80068fc:	d538      	bpl.n	8006970 <_printf_float+0x43c>
 80068fe:	2301      	movs	r3, #1
 8006900:	4642      	mov	r2, r8
 8006902:	4631      	mov	r1, r6
 8006904:	4628      	mov	r0, r5
 8006906:	47b8      	blx	r7
 8006908:	3001      	adds	r0, #1
 800690a:	f43f ae74 	beq.w	80065f6 <_printf_float+0xc2>
 800690e:	ee18 3a10 	vmov	r3, s16
 8006912:	4652      	mov	r2, sl
 8006914:	4631      	mov	r1, r6
 8006916:	4628      	mov	r0, r5
 8006918:	47b8      	blx	r7
 800691a:	3001      	adds	r0, #1
 800691c:	f43f ae6b 	beq.w	80065f6 <_printf_float+0xc2>
 8006920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006924:	2200      	movs	r2, #0
 8006926:	2300      	movs	r3, #0
 8006928:	f7fa f8e6 	bl	8000af8 <__aeabi_dcmpeq>
 800692c:	b9d8      	cbnz	r0, 8006966 <_printf_float+0x432>
 800692e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006930:	f108 0201 	add.w	r2, r8, #1
 8006934:	3b01      	subs	r3, #1
 8006936:	4631      	mov	r1, r6
 8006938:	4628      	mov	r0, r5
 800693a:	47b8      	blx	r7
 800693c:	3001      	adds	r0, #1
 800693e:	d10e      	bne.n	800695e <_printf_float+0x42a>
 8006940:	e659      	b.n	80065f6 <_printf_float+0xc2>
 8006942:	2301      	movs	r3, #1
 8006944:	4652      	mov	r2, sl
 8006946:	4631      	mov	r1, r6
 8006948:	4628      	mov	r0, r5
 800694a:	47b8      	blx	r7
 800694c:	3001      	adds	r0, #1
 800694e:	f43f ae52 	beq.w	80065f6 <_printf_float+0xc2>
 8006952:	f108 0801 	add.w	r8, r8, #1
 8006956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006958:	3b01      	subs	r3, #1
 800695a:	4543      	cmp	r3, r8
 800695c:	dcf1      	bgt.n	8006942 <_printf_float+0x40e>
 800695e:	464b      	mov	r3, r9
 8006960:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006964:	e6dc      	b.n	8006720 <_printf_float+0x1ec>
 8006966:	f04f 0800 	mov.w	r8, #0
 800696a:	f104 0a1a 	add.w	sl, r4, #26
 800696e:	e7f2      	b.n	8006956 <_printf_float+0x422>
 8006970:	2301      	movs	r3, #1
 8006972:	4642      	mov	r2, r8
 8006974:	e7df      	b.n	8006936 <_printf_float+0x402>
 8006976:	2301      	movs	r3, #1
 8006978:	464a      	mov	r2, r9
 800697a:	4631      	mov	r1, r6
 800697c:	4628      	mov	r0, r5
 800697e:	47b8      	blx	r7
 8006980:	3001      	adds	r0, #1
 8006982:	f43f ae38 	beq.w	80065f6 <_printf_float+0xc2>
 8006986:	f108 0801 	add.w	r8, r8, #1
 800698a:	68e3      	ldr	r3, [r4, #12]
 800698c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800698e:	1a5b      	subs	r3, r3, r1
 8006990:	4543      	cmp	r3, r8
 8006992:	dcf0      	bgt.n	8006976 <_printf_float+0x442>
 8006994:	e6fa      	b.n	800678c <_printf_float+0x258>
 8006996:	f04f 0800 	mov.w	r8, #0
 800699a:	f104 0919 	add.w	r9, r4, #25
 800699e:	e7f4      	b.n	800698a <_printf_float+0x456>

080069a0 <_printf_common>:
 80069a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069a4:	4616      	mov	r6, r2
 80069a6:	4699      	mov	r9, r3
 80069a8:	688a      	ldr	r2, [r1, #8]
 80069aa:	690b      	ldr	r3, [r1, #16]
 80069ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069b0:	4293      	cmp	r3, r2
 80069b2:	bfb8      	it	lt
 80069b4:	4613      	movlt	r3, r2
 80069b6:	6033      	str	r3, [r6, #0]
 80069b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069bc:	4607      	mov	r7, r0
 80069be:	460c      	mov	r4, r1
 80069c0:	b10a      	cbz	r2, 80069c6 <_printf_common+0x26>
 80069c2:	3301      	adds	r3, #1
 80069c4:	6033      	str	r3, [r6, #0]
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	0699      	lsls	r1, r3, #26
 80069ca:	bf42      	ittt	mi
 80069cc:	6833      	ldrmi	r3, [r6, #0]
 80069ce:	3302      	addmi	r3, #2
 80069d0:	6033      	strmi	r3, [r6, #0]
 80069d2:	6825      	ldr	r5, [r4, #0]
 80069d4:	f015 0506 	ands.w	r5, r5, #6
 80069d8:	d106      	bne.n	80069e8 <_printf_common+0x48>
 80069da:	f104 0a19 	add.w	sl, r4, #25
 80069de:	68e3      	ldr	r3, [r4, #12]
 80069e0:	6832      	ldr	r2, [r6, #0]
 80069e2:	1a9b      	subs	r3, r3, r2
 80069e4:	42ab      	cmp	r3, r5
 80069e6:	dc26      	bgt.n	8006a36 <_printf_common+0x96>
 80069e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80069ec:	1e13      	subs	r3, r2, #0
 80069ee:	6822      	ldr	r2, [r4, #0]
 80069f0:	bf18      	it	ne
 80069f2:	2301      	movne	r3, #1
 80069f4:	0692      	lsls	r2, r2, #26
 80069f6:	d42b      	bmi.n	8006a50 <_printf_common+0xb0>
 80069f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069fc:	4649      	mov	r1, r9
 80069fe:	4638      	mov	r0, r7
 8006a00:	47c0      	blx	r8
 8006a02:	3001      	adds	r0, #1
 8006a04:	d01e      	beq.n	8006a44 <_printf_common+0xa4>
 8006a06:	6823      	ldr	r3, [r4, #0]
 8006a08:	68e5      	ldr	r5, [r4, #12]
 8006a0a:	6832      	ldr	r2, [r6, #0]
 8006a0c:	f003 0306 	and.w	r3, r3, #6
 8006a10:	2b04      	cmp	r3, #4
 8006a12:	bf08      	it	eq
 8006a14:	1aad      	subeq	r5, r5, r2
 8006a16:	68a3      	ldr	r3, [r4, #8]
 8006a18:	6922      	ldr	r2, [r4, #16]
 8006a1a:	bf0c      	ite	eq
 8006a1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a20:	2500      	movne	r5, #0
 8006a22:	4293      	cmp	r3, r2
 8006a24:	bfc4      	itt	gt
 8006a26:	1a9b      	subgt	r3, r3, r2
 8006a28:	18ed      	addgt	r5, r5, r3
 8006a2a:	2600      	movs	r6, #0
 8006a2c:	341a      	adds	r4, #26
 8006a2e:	42b5      	cmp	r5, r6
 8006a30:	d11a      	bne.n	8006a68 <_printf_common+0xc8>
 8006a32:	2000      	movs	r0, #0
 8006a34:	e008      	b.n	8006a48 <_printf_common+0xa8>
 8006a36:	2301      	movs	r3, #1
 8006a38:	4652      	mov	r2, sl
 8006a3a:	4649      	mov	r1, r9
 8006a3c:	4638      	mov	r0, r7
 8006a3e:	47c0      	blx	r8
 8006a40:	3001      	adds	r0, #1
 8006a42:	d103      	bne.n	8006a4c <_printf_common+0xac>
 8006a44:	f04f 30ff 	mov.w	r0, #4294967295
 8006a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a4c:	3501      	adds	r5, #1
 8006a4e:	e7c6      	b.n	80069de <_printf_common+0x3e>
 8006a50:	18e1      	adds	r1, r4, r3
 8006a52:	1c5a      	adds	r2, r3, #1
 8006a54:	2030      	movs	r0, #48	; 0x30
 8006a56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a5a:	4422      	add	r2, r4
 8006a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a64:	3302      	adds	r3, #2
 8006a66:	e7c7      	b.n	80069f8 <_printf_common+0x58>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	4622      	mov	r2, r4
 8006a6c:	4649      	mov	r1, r9
 8006a6e:	4638      	mov	r0, r7
 8006a70:	47c0      	blx	r8
 8006a72:	3001      	adds	r0, #1
 8006a74:	d0e6      	beq.n	8006a44 <_printf_common+0xa4>
 8006a76:	3601      	adds	r6, #1
 8006a78:	e7d9      	b.n	8006a2e <_printf_common+0x8e>
	...

08006a7c <_printf_i>:
 8006a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a80:	7e0f      	ldrb	r7, [r1, #24]
 8006a82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a84:	2f78      	cmp	r7, #120	; 0x78
 8006a86:	4691      	mov	r9, r2
 8006a88:	4680      	mov	r8, r0
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	469a      	mov	sl, r3
 8006a8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a92:	d807      	bhi.n	8006aa4 <_printf_i+0x28>
 8006a94:	2f62      	cmp	r7, #98	; 0x62
 8006a96:	d80a      	bhi.n	8006aae <_printf_i+0x32>
 8006a98:	2f00      	cmp	r7, #0
 8006a9a:	f000 80d8 	beq.w	8006c4e <_printf_i+0x1d2>
 8006a9e:	2f58      	cmp	r7, #88	; 0x58
 8006aa0:	f000 80a3 	beq.w	8006bea <_printf_i+0x16e>
 8006aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006aa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006aac:	e03a      	b.n	8006b24 <_printf_i+0xa8>
 8006aae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ab2:	2b15      	cmp	r3, #21
 8006ab4:	d8f6      	bhi.n	8006aa4 <_printf_i+0x28>
 8006ab6:	a101      	add	r1, pc, #4	; (adr r1, 8006abc <_printf_i+0x40>)
 8006ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006abc:	08006b15 	.word	0x08006b15
 8006ac0:	08006b29 	.word	0x08006b29
 8006ac4:	08006aa5 	.word	0x08006aa5
 8006ac8:	08006aa5 	.word	0x08006aa5
 8006acc:	08006aa5 	.word	0x08006aa5
 8006ad0:	08006aa5 	.word	0x08006aa5
 8006ad4:	08006b29 	.word	0x08006b29
 8006ad8:	08006aa5 	.word	0x08006aa5
 8006adc:	08006aa5 	.word	0x08006aa5
 8006ae0:	08006aa5 	.word	0x08006aa5
 8006ae4:	08006aa5 	.word	0x08006aa5
 8006ae8:	08006c35 	.word	0x08006c35
 8006aec:	08006b59 	.word	0x08006b59
 8006af0:	08006c17 	.word	0x08006c17
 8006af4:	08006aa5 	.word	0x08006aa5
 8006af8:	08006aa5 	.word	0x08006aa5
 8006afc:	08006c57 	.word	0x08006c57
 8006b00:	08006aa5 	.word	0x08006aa5
 8006b04:	08006b59 	.word	0x08006b59
 8006b08:	08006aa5 	.word	0x08006aa5
 8006b0c:	08006aa5 	.word	0x08006aa5
 8006b10:	08006c1f 	.word	0x08006c1f
 8006b14:	682b      	ldr	r3, [r5, #0]
 8006b16:	1d1a      	adds	r2, r3, #4
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	602a      	str	r2, [r5, #0]
 8006b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b24:	2301      	movs	r3, #1
 8006b26:	e0a3      	b.n	8006c70 <_printf_i+0x1f4>
 8006b28:	6820      	ldr	r0, [r4, #0]
 8006b2a:	6829      	ldr	r1, [r5, #0]
 8006b2c:	0606      	lsls	r6, r0, #24
 8006b2e:	f101 0304 	add.w	r3, r1, #4
 8006b32:	d50a      	bpl.n	8006b4a <_printf_i+0xce>
 8006b34:	680e      	ldr	r6, [r1, #0]
 8006b36:	602b      	str	r3, [r5, #0]
 8006b38:	2e00      	cmp	r6, #0
 8006b3a:	da03      	bge.n	8006b44 <_printf_i+0xc8>
 8006b3c:	232d      	movs	r3, #45	; 0x2d
 8006b3e:	4276      	negs	r6, r6
 8006b40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b44:	485e      	ldr	r0, [pc, #376]	; (8006cc0 <_printf_i+0x244>)
 8006b46:	230a      	movs	r3, #10
 8006b48:	e019      	b.n	8006b7e <_printf_i+0x102>
 8006b4a:	680e      	ldr	r6, [r1, #0]
 8006b4c:	602b      	str	r3, [r5, #0]
 8006b4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b52:	bf18      	it	ne
 8006b54:	b236      	sxthne	r6, r6
 8006b56:	e7ef      	b.n	8006b38 <_printf_i+0xbc>
 8006b58:	682b      	ldr	r3, [r5, #0]
 8006b5a:	6820      	ldr	r0, [r4, #0]
 8006b5c:	1d19      	adds	r1, r3, #4
 8006b5e:	6029      	str	r1, [r5, #0]
 8006b60:	0601      	lsls	r1, r0, #24
 8006b62:	d501      	bpl.n	8006b68 <_printf_i+0xec>
 8006b64:	681e      	ldr	r6, [r3, #0]
 8006b66:	e002      	b.n	8006b6e <_printf_i+0xf2>
 8006b68:	0646      	lsls	r6, r0, #25
 8006b6a:	d5fb      	bpl.n	8006b64 <_printf_i+0xe8>
 8006b6c:	881e      	ldrh	r6, [r3, #0]
 8006b6e:	4854      	ldr	r0, [pc, #336]	; (8006cc0 <_printf_i+0x244>)
 8006b70:	2f6f      	cmp	r7, #111	; 0x6f
 8006b72:	bf0c      	ite	eq
 8006b74:	2308      	moveq	r3, #8
 8006b76:	230a      	movne	r3, #10
 8006b78:	2100      	movs	r1, #0
 8006b7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b7e:	6865      	ldr	r5, [r4, #4]
 8006b80:	60a5      	str	r5, [r4, #8]
 8006b82:	2d00      	cmp	r5, #0
 8006b84:	bfa2      	ittt	ge
 8006b86:	6821      	ldrge	r1, [r4, #0]
 8006b88:	f021 0104 	bicge.w	r1, r1, #4
 8006b8c:	6021      	strge	r1, [r4, #0]
 8006b8e:	b90e      	cbnz	r6, 8006b94 <_printf_i+0x118>
 8006b90:	2d00      	cmp	r5, #0
 8006b92:	d04d      	beq.n	8006c30 <_printf_i+0x1b4>
 8006b94:	4615      	mov	r5, r2
 8006b96:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b9a:	fb03 6711 	mls	r7, r3, r1, r6
 8006b9e:	5dc7      	ldrb	r7, [r0, r7]
 8006ba0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ba4:	4637      	mov	r7, r6
 8006ba6:	42bb      	cmp	r3, r7
 8006ba8:	460e      	mov	r6, r1
 8006baa:	d9f4      	bls.n	8006b96 <_printf_i+0x11a>
 8006bac:	2b08      	cmp	r3, #8
 8006bae:	d10b      	bne.n	8006bc8 <_printf_i+0x14c>
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	07de      	lsls	r6, r3, #31
 8006bb4:	d508      	bpl.n	8006bc8 <_printf_i+0x14c>
 8006bb6:	6923      	ldr	r3, [r4, #16]
 8006bb8:	6861      	ldr	r1, [r4, #4]
 8006bba:	4299      	cmp	r1, r3
 8006bbc:	bfde      	ittt	le
 8006bbe:	2330      	movle	r3, #48	; 0x30
 8006bc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006bc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006bc8:	1b52      	subs	r2, r2, r5
 8006bca:	6122      	str	r2, [r4, #16]
 8006bcc:	f8cd a000 	str.w	sl, [sp]
 8006bd0:	464b      	mov	r3, r9
 8006bd2:	aa03      	add	r2, sp, #12
 8006bd4:	4621      	mov	r1, r4
 8006bd6:	4640      	mov	r0, r8
 8006bd8:	f7ff fee2 	bl	80069a0 <_printf_common>
 8006bdc:	3001      	adds	r0, #1
 8006bde:	d14c      	bne.n	8006c7a <_printf_i+0x1fe>
 8006be0:	f04f 30ff 	mov.w	r0, #4294967295
 8006be4:	b004      	add	sp, #16
 8006be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bea:	4835      	ldr	r0, [pc, #212]	; (8006cc0 <_printf_i+0x244>)
 8006bec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006bf0:	6829      	ldr	r1, [r5, #0]
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006bf8:	6029      	str	r1, [r5, #0]
 8006bfa:	061d      	lsls	r5, r3, #24
 8006bfc:	d514      	bpl.n	8006c28 <_printf_i+0x1ac>
 8006bfe:	07df      	lsls	r7, r3, #31
 8006c00:	bf44      	itt	mi
 8006c02:	f043 0320 	orrmi.w	r3, r3, #32
 8006c06:	6023      	strmi	r3, [r4, #0]
 8006c08:	b91e      	cbnz	r6, 8006c12 <_printf_i+0x196>
 8006c0a:	6823      	ldr	r3, [r4, #0]
 8006c0c:	f023 0320 	bic.w	r3, r3, #32
 8006c10:	6023      	str	r3, [r4, #0]
 8006c12:	2310      	movs	r3, #16
 8006c14:	e7b0      	b.n	8006b78 <_printf_i+0xfc>
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	f043 0320 	orr.w	r3, r3, #32
 8006c1c:	6023      	str	r3, [r4, #0]
 8006c1e:	2378      	movs	r3, #120	; 0x78
 8006c20:	4828      	ldr	r0, [pc, #160]	; (8006cc4 <_printf_i+0x248>)
 8006c22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c26:	e7e3      	b.n	8006bf0 <_printf_i+0x174>
 8006c28:	0659      	lsls	r1, r3, #25
 8006c2a:	bf48      	it	mi
 8006c2c:	b2b6      	uxthmi	r6, r6
 8006c2e:	e7e6      	b.n	8006bfe <_printf_i+0x182>
 8006c30:	4615      	mov	r5, r2
 8006c32:	e7bb      	b.n	8006bac <_printf_i+0x130>
 8006c34:	682b      	ldr	r3, [r5, #0]
 8006c36:	6826      	ldr	r6, [r4, #0]
 8006c38:	6961      	ldr	r1, [r4, #20]
 8006c3a:	1d18      	adds	r0, r3, #4
 8006c3c:	6028      	str	r0, [r5, #0]
 8006c3e:	0635      	lsls	r5, r6, #24
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	d501      	bpl.n	8006c48 <_printf_i+0x1cc>
 8006c44:	6019      	str	r1, [r3, #0]
 8006c46:	e002      	b.n	8006c4e <_printf_i+0x1d2>
 8006c48:	0670      	lsls	r0, r6, #25
 8006c4a:	d5fb      	bpl.n	8006c44 <_printf_i+0x1c8>
 8006c4c:	8019      	strh	r1, [r3, #0]
 8006c4e:	2300      	movs	r3, #0
 8006c50:	6123      	str	r3, [r4, #16]
 8006c52:	4615      	mov	r5, r2
 8006c54:	e7ba      	b.n	8006bcc <_printf_i+0x150>
 8006c56:	682b      	ldr	r3, [r5, #0]
 8006c58:	1d1a      	adds	r2, r3, #4
 8006c5a:	602a      	str	r2, [r5, #0]
 8006c5c:	681d      	ldr	r5, [r3, #0]
 8006c5e:	6862      	ldr	r2, [r4, #4]
 8006c60:	2100      	movs	r1, #0
 8006c62:	4628      	mov	r0, r5
 8006c64:	f7f9 fad4 	bl	8000210 <memchr>
 8006c68:	b108      	cbz	r0, 8006c6e <_printf_i+0x1f2>
 8006c6a:	1b40      	subs	r0, r0, r5
 8006c6c:	6060      	str	r0, [r4, #4]
 8006c6e:	6863      	ldr	r3, [r4, #4]
 8006c70:	6123      	str	r3, [r4, #16]
 8006c72:	2300      	movs	r3, #0
 8006c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c78:	e7a8      	b.n	8006bcc <_printf_i+0x150>
 8006c7a:	6923      	ldr	r3, [r4, #16]
 8006c7c:	462a      	mov	r2, r5
 8006c7e:	4649      	mov	r1, r9
 8006c80:	4640      	mov	r0, r8
 8006c82:	47d0      	blx	sl
 8006c84:	3001      	adds	r0, #1
 8006c86:	d0ab      	beq.n	8006be0 <_printf_i+0x164>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	079b      	lsls	r3, r3, #30
 8006c8c:	d413      	bmi.n	8006cb6 <_printf_i+0x23a>
 8006c8e:	68e0      	ldr	r0, [r4, #12]
 8006c90:	9b03      	ldr	r3, [sp, #12]
 8006c92:	4298      	cmp	r0, r3
 8006c94:	bfb8      	it	lt
 8006c96:	4618      	movlt	r0, r3
 8006c98:	e7a4      	b.n	8006be4 <_printf_i+0x168>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	4632      	mov	r2, r6
 8006c9e:	4649      	mov	r1, r9
 8006ca0:	4640      	mov	r0, r8
 8006ca2:	47d0      	blx	sl
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	d09b      	beq.n	8006be0 <_printf_i+0x164>
 8006ca8:	3501      	adds	r5, #1
 8006caa:	68e3      	ldr	r3, [r4, #12]
 8006cac:	9903      	ldr	r1, [sp, #12]
 8006cae:	1a5b      	subs	r3, r3, r1
 8006cb0:	42ab      	cmp	r3, r5
 8006cb2:	dcf2      	bgt.n	8006c9a <_printf_i+0x21e>
 8006cb4:	e7eb      	b.n	8006c8e <_printf_i+0x212>
 8006cb6:	2500      	movs	r5, #0
 8006cb8:	f104 0619 	add.w	r6, r4, #25
 8006cbc:	e7f5      	b.n	8006caa <_printf_i+0x22e>
 8006cbe:	bf00      	nop
 8006cc0:	08009812 	.word	0x08009812
 8006cc4:	08009823 	.word	0x08009823

08006cc8 <_puts_r>:
 8006cc8:	b570      	push	{r4, r5, r6, lr}
 8006cca:	460e      	mov	r6, r1
 8006ccc:	4605      	mov	r5, r0
 8006cce:	b118      	cbz	r0, 8006cd8 <_puts_r+0x10>
 8006cd0:	6983      	ldr	r3, [r0, #24]
 8006cd2:	b90b      	cbnz	r3, 8006cd8 <_puts_r+0x10>
 8006cd4:	f001 f8c4 	bl	8007e60 <__sinit>
 8006cd8:	69ab      	ldr	r3, [r5, #24]
 8006cda:	68ac      	ldr	r4, [r5, #8]
 8006cdc:	b913      	cbnz	r3, 8006ce4 <_puts_r+0x1c>
 8006cde:	4628      	mov	r0, r5
 8006ce0:	f001 f8be 	bl	8007e60 <__sinit>
 8006ce4:	4b2c      	ldr	r3, [pc, #176]	; (8006d98 <_puts_r+0xd0>)
 8006ce6:	429c      	cmp	r4, r3
 8006ce8:	d120      	bne.n	8006d2c <_puts_r+0x64>
 8006cea:	686c      	ldr	r4, [r5, #4]
 8006cec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cee:	07db      	lsls	r3, r3, #31
 8006cf0:	d405      	bmi.n	8006cfe <_puts_r+0x36>
 8006cf2:	89a3      	ldrh	r3, [r4, #12]
 8006cf4:	0598      	lsls	r0, r3, #22
 8006cf6:	d402      	bmi.n	8006cfe <_puts_r+0x36>
 8006cf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006cfa:	f001 f954 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 8006cfe:	89a3      	ldrh	r3, [r4, #12]
 8006d00:	0719      	lsls	r1, r3, #28
 8006d02:	d51d      	bpl.n	8006d40 <_puts_r+0x78>
 8006d04:	6923      	ldr	r3, [r4, #16]
 8006d06:	b1db      	cbz	r3, 8006d40 <_puts_r+0x78>
 8006d08:	3e01      	subs	r6, #1
 8006d0a:	68a3      	ldr	r3, [r4, #8]
 8006d0c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d10:	3b01      	subs	r3, #1
 8006d12:	60a3      	str	r3, [r4, #8]
 8006d14:	bb39      	cbnz	r1, 8006d66 <_puts_r+0x9e>
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	da38      	bge.n	8006d8c <_puts_r+0xc4>
 8006d1a:	4622      	mov	r2, r4
 8006d1c:	210a      	movs	r1, #10
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f000 f848 	bl	8006db4 <__swbuf_r>
 8006d24:	3001      	adds	r0, #1
 8006d26:	d011      	beq.n	8006d4c <_puts_r+0x84>
 8006d28:	250a      	movs	r5, #10
 8006d2a:	e011      	b.n	8006d50 <_puts_r+0x88>
 8006d2c:	4b1b      	ldr	r3, [pc, #108]	; (8006d9c <_puts_r+0xd4>)
 8006d2e:	429c      	cmp	r4, r3
 8006d30:	d101      	bne.n	8006d36 <_puts_r+0x6e>
 8006d32:	68ac      	ldr	r4, [r5, #8]
 8006d34:	e7da      	b.n	8006cec <_puts_r+0x24>
 8006d36:	4b1a      	ldr	r3, [pc, #104]	; (8006da0 <_puts_r+0xd8>)
 8006d38:	429c      	cmp	r4, r3
 8006d3a:	bf08      	it	eq
 8006d3c:	68ec      	ldreq	r4, [r5, #12]
 8006d3e:	e7d5      	b.n	8006cec <_puts_r+0x24>
 8006d40:	4621      	mov	r1, r4
 8006d42:	4628      	mov	r0, r5
 8006d44:	f000 f888 	bl	8006e58 <__swsetup_r>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	d0dd      	beq.n	8006d08 <_puts_r+0x40>
 8006d4c:	f04f 35ff 	mov.w	r5, #4294967295
 8006d50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d52:	07da      	lsls	r2, r3, #31
 8006d54:	d405      	bmi.n	8006d62 <_puts_r+0x9a>
 8006d56:	89a3      	ldrh	r3, [r4, #12]
 8006d58:	059b      	lsls	r3, r3, #22
 8006d5a:	d402      	bmi.n	8006d62 <_puts_r+0x9a>
 8006d5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d5e:	f001 f923 	bl	8007fa8 <__retarget_lock_release_recursive>
 8006d62:	4628      	mov	r0, r5
 8006d64:	bd70      	pop	{r4, r5, r6, pc}
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	da04      	bge.n	8006d74 <_puts_r+0xac>
 8006d6a:	69a2      	ldr	r2, [r4, #24]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	dc06      	bgt.n	8006d7e <_puts_r+0xb6>
 8006d70:	290a      	cmp	r1, #10
 8006d72:	d004      	beq.n	8006d7e <_puts_r+0xb6>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	1c5a      	adds	r2, r3, #1
 8006d78:	6022      	str	r2, [r4, #0]
 8006d7a:	7019      	strb	r1, [r3, #0]
 8006d7c:	e7c5      	b.n	8006d0a <_puts_r+0x42>
 8006d7e:	4622      	mov	r2, r4
 8006d80:	4628      	mov	r0, r5
 8006d82:	f000 f817 	bl	8006db4 <__swbuf_r>
 8006d86:	3001      	adds	r0, #1
 8006d88:	d1bf      	bne.n	8006d0a <_puts_r+0x42>
 8006d8a:	e7df      	b.n	8006d4c <_puts_r+0x84>
 8006d8c:	6823      	ldr	r3, [r4, #0]
 8006d8e:	250a      	movs	r5, #10
 8006d90:	1c5a      	adds	r2, r3, #1
 8006d92:	6022      	str	r2, [r4, #0]
 8006d94:	701d      	strb	r5, [r3, #0]
 8006d96:	e7db      	b.n	8006d50 <_puts_r+0x88>
 8006d98:	080098e4 	.word	0x080098e4
 8006d9c:	08009904 	.word	0x08009904
 8006da0:	080098c4 	.word	0x080098c4

08006da4 <puts>:
 8006da4:	4b02      	ldr	r3, [pc, #8]	; (8006db0 <puts+0xc>)
 8006da6:	4601      	mov	r1, r0
 8006da8:	6818      	ldr	r0, [r3, #0]
 8006daa:	f7ff bf8d 	b.w	8006cc8 <_puts_r>
 8006dae:	bf00      	nop
 8006db0:	2000000c 	.word	0x2000000c

08006db4 <__swbuf_r>:
 8006db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006db6:	460e      	mov	r6, r1
 8006db8:	4614      	mov	r4, r2
 8006dba:	4605      	mov	r5, r0
 8006dbc:	b118      	cbz	r0, 8006dc6 <__swbuf_r+0x12>
 8006dbe:	6983      	ldr	r3, [r0, #24]
 8006dc0:	b90b      	cbnz	r3, 8006dc6 <__swbuf_r+0x12>
 8006dc2:	f001 f84d 	bl	8007e60 <__sinit>
 8006dc6:	4b21      	ldr	r3, [pc, #132]	; (8006e4c <__swbuf_r+0x98>)
 8006dc8:	429c      	cmp	r4, r3
 8006dca:	d12b      	bne.n	8006e24 <__swbuf_r+0x70>
 8006dcc:	686c      	ldr	r4, [r5, #4]
 8006dce:	69a3      	ldr	r3, [r4, #24]
 8006dd0:	60a3      	str	r3, [r4, #8]
 8006dd2:	89a3      	ldrh	r3, [r4, #12]
 8006dd4:	071a      	lsls	r2, r3, #28
 8006dd6:	d52f      	bpl.n	8006e38 <__swbuf_r+0x84>
 8006dd8:	6923      	ldr	r3, [r4, #16]
 8006dda:	b36b      	cbz	r3, 8006e38 <__swbuf_r+0x84>
 8006ddc:	6923      	ldr	r3, [r4, #16]
 8006dde:	6820      	ldr	r0, [r4, #0]
 8006de0:	1ac0      	subs	r0, r0, r3
 8006de2:	6963      	ldr	r3, [r4, #20]
 8006de4:	b2f6      	uxtb	r6, r6
 8006de6:	4283      	cmp	r3, r0
 8006de8:	4637      	mov	r7, r6
 8006dea:	dc04      	bgt.n	8006df6 <__swbuf_r+0x42>
 8006dec:	4621      	mov	r1, r4
 8006dee:	4628      	mov	r0, r5
 8006df0:	f000 ffa2 	bl	8007d38 <_fflush_r>
 8006df4:	bb30      	cbnz	r0, 8006e44 <__swbuf_r+0x90>
 8006df6:	68a3      	ldr	r3, [r4, #8]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	60a3      	str	r3, [r4, #8]
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	1c5a      	adds	r2, r3, #1
 8006e00:	6022      	str	r2, [r4, #0]
 8006e02:	701e      	strb	r6, [r3, #0]
 8006e04:	6963      	ldr	r3, [r4, #20]
 8006e06:	3001      	adds	r0, #1
 8006e08:	4283      	cmp	r3, r0
 8006e0a:	d004      	beq.n	8006e16 <__swbuf_r+0x62>
 8006e0c:	89a3      	ldrh	r3, [r4, #12]
 8006e0e:	07db      	lsls	r3, r3, #31
 8006e10:	d506      	bpl.n	8006e20 <__swbuf_r+0x6c>
 8006e12:	2e0a      	cmp	r6, #10
 8006e14:	d104      	bne.n	8006e20 <__swbuf_r+0x6c>
 8006e16:	4621      	mov	r1, r4
 8006e18:	4628      	mov	r0, r5
 8006e1a:	f000 ff8d 	bl	8007d38 <_fflush_r>
 8006e1e:	b988      	cbnz	r0, 8006e44 <__swbuf_r+0x90>
 8006e20:	4638      	mov	r0, r7
 8006e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e24:	4b0a      	ldr	r3, [pc, #40]	; (8006e50 <__swbuf_r+0x9c>)
 8006e26:	429c      	cmp	r4, r3
 8006e28:	d101      	bne.n	8006e2e <__swbuf_r+0x7a>
 8006e2a:	68ac      	ldr	r4, [r5, #8]
 8006e2c:	e7cf      	b.n	8006dce <__swbuf_r+0x1a>
 8006e2e:	4b09      	ldr	r3, [pc, #36]	; (8006e54 <__swbuf_r+0xa0>)
 8006e30:	429c      	cmp	r4, r3
 8006e32:	bf08      	it	eq
 8006e34:	68ec      	ldreq	r4, [r5, #12]
 8006e36:	e7ca      	b.n	8006dce <__swbuf_r+0x1a>
 8006e38:	4621      	mov	r1, r4
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 f80c 	bl	8006e58 <__swsetup_r>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d0cb      	beq.n	8006ddc <__swbuf_r+0x28>
 8006e44:	f04f 37ff 	mov.w	r7, #4294967295
 8006e48:	e7ea      	b.n	8006e20 <__swbuf_r+0x6c>
 8006e4a:	bf00      	nop
 8006e4c:	080098e4 	.word	0x080098e4
 8006e50:	08009904 	.word	0x08009904
 8006e54:	080098c4 	.word	0x080098c4

08006e58 <__swsetup_r>:
 8006e58:	4b32      	ldr	r3, [pc, #200]	; (8006f24 <__swsetup_r+0xcc>)
 8006e5a:	b570      	push	{r4, r5, r6, lr}
 8006e5c:	681d      	ldr	r5, [r3, #0]
 8006e5e:	4606      	mov	r6, r0
 8006e60:	460c      	mov	r4, r1
 8006e62:	b125      	cbz	r5, 8006e6e <__swsetup_r+0x16>
 8006e64:	69ab      	ldr	r3, [r5, #24]
 8006e66:	b913      	cbnz	r3, 8006e6e <__swsetup_r+0x16>
 8006e68:	4628      	mov	r0, r5
 8006e6a:	f000 fff9 	bl	8007e60 <__sinit>
 8006e6e:	4b2e      	ldr	r3, [pc, #184]	; (8006f28 <__swsetup_r+0xd0>)
 8006e70:	429c      	cmp	r4, r3
 8006e72:	d10f      	bne.n	8006e94 <__swsetup_r+0x3c>
 8006e74:	686c      	ldr	r4, [r5, #4]
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e7c:	0719      	lsls	r1, r3, #28
 8006e7e:	d42c      	bmi.n	8006eda <__swsetup_r+0x82>
 8006e80:	06dd      	lsls	r5, r3, #27
 8006e82:	d411      	bmi.n	8006ea8 <__swsetup_r+0x50>
 8006e84:	2309      	movs	r3, #9
 8006e86:	6033      	str	r3, [r6, #0]
 8006e88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e8c:	81a3      	strh	r3, [r4, #12]
 8006e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e92:	e03e      	b.n	8006f12 <__swsetup_r+0xba>
 8006e94:	4b25      	ldr	r3, [pc, #148]	; (8006f2c <__swsetup_r+0xd4>)
 8006e96:	429c      	cmp	r4, r3
 8006e98:	d101      	bne.n	8006e9e <__swsetup_r+0x46>
 8006e9a:	68ac      	ldr	r4, [r5, #8]
 8006e9c:	e7eb      	b.n	8006e76 <__swsetup_r+0x1e>
 8006e9e:	4b24      	ldr	r3, [pc, #144]	; (8006f30 <__swsetup_r+0xd8>)
 8006ea0:	429c      	cmp	r4, r3
 8006ea2:	bf08      	it	eq
 8006ea4:	68ec      	ldreq	r4, [r5, #12]
 8006ea6:	e7e6      	b.n	8006e76 <__swsetup_r+0x1e>
 8006ea8:	0758      	lsls	r0, r3, #29
 8006eaa:	d512      	bpl.n	8006ed2 <__swsetup_r+0x7a>
 8006eac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006eae:	b141      	cbz	r1, 8006ec2 <__swsetup_r+0x6a>
 8006eb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006eb4:	4299      	cmp	r1, r3
 8006eb6:	d002      	beq.n	8006ebe <__swsetup_r+0x66>
 8006eb8:	4630      	mov	r0, r6
 8006eba:	f001 fc8b 	bl	80087d4 <_free_r>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	6363      	str	r3, [r4, #52]	; 0x34
 8006ec2:	89a3      	ldrh	r3, [r4, #12]
 8006ec4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ec8:	81a3      	strh	r3, [r4, #12]
 8006eca:	2300      	movs	r3, #0
 8006ecc:	6063      	str	r3, [r4, #4]
 8006ece:	6923      	ldr	r3, [r4, #16]
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	89a3      	ldrh	r3, [r4, #12]
 8006ed4:	f043 0308 	orr.w	r3, r3, #8
 8006ed8:	81a3      	strh	r3, [r4, #12]
 8006eda:	6923      	ldr	r3, [r4, #16]
 8006edc:	b94b      	cbnz	r3, 8006ef2 <__swsetup_r+0x9a>
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ee4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ee8:	d003      	beq.n	8006ef2 <__swsetup_r+0x9a>
 8006eea:	4621      	mov	r1, r4
 8006eec:	4630      	mov	r0, r6
 8006eee:	f001 f881 	bl	8007ff4 <__smakebuf_r>
 8006ef2:	89a0      	ldrh	r0, [r4, #12]
 8006ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ef8:	f010 0301 	ands.w	r3, r0, #1
 8006efc:	d00a      	beq.n	8006f14 <__swsetup_r+0xbc>
 8006efe:	2300      	movs	r3, #0
 8006f00:	60a3      	str	r3, [r4, #8]
 8006f02:	6963      	ldr	r3, [r4, #20]
 8006f04:	425b      	negs	r3, r3
 8006f06:	61a3      	str	r3, [r4, #24]
 8006f08:	6923      	ldr	r3, [r4, #16]
 8006f0a:	b943      	cbnz	r3, 8006f1e <__swsetup_r+0xc6>
 8006f0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f10:	d1ba      	bne.n	8006e88 <__swsetup_r+0x30>
 8006f12:	bd70      	pop	{r4, r5, r6, pc}
 8006f14:	0781      	lsls	r1, r0, #30
 8006f16:	bf58      	it	pl
 8006f18:	6963      	ldrpl	r3, [r4, #20]
 8006f1a:	60a3      	str	r3, [r4, #8]
 8006f1c:	e7f4      	b.n	8006f08 <__swsetup_r+0xb0>
 8006f1e:	2000      	movs	r0, #0
 8006f20:	e7f7      	b.n	8006f12 <__swsetup_r+0xba>
 8006f22:	bf00      	nop
 8006f24:	2000000c 	.word	0x2000000c
 8006f28:	080098e4 	.word	0x080098e4
 8006f2c:	08009904 	.word	0x08009904
 8006f30:	080098c4 	.word	0x080098c4

08006f34 <quorem>:
 8006f34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f38:	6903      	ldr	r3, [r0, #16]
 8006f3a:	690c      	ldr	r4, [r1, #16]
 8006f3c:	42a3      	cmp	r3, r4
 8006f3e:	4607      	mov	r7, r0
 8006f40:	f2c0 8081 	blt.w	8007046 <quorem+0x112>
 8006f44:	3c01      	subs	r4, #1
 8006f46:	f101 0814 	add.w	r8, r1, #20
 8006f4a:	f100 0514 	add.w	r5, r0, #20
 8006f4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f52:	9301      	str	r3, [sp, #4]
 8006f54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006f64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f68:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f6c:	d331      	bcc.n	8006fd2 <quorem+0x9e>
 8006f6e:	f04f 0e00 	mov.w	lr, #0
 8006f72:	4640      	mov	r0, r8
 8006f74:	46ac      	mov	ip, r5
 8006f76:	46f2      	mov	sl, lr
 8006f78:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f7c:	b293      	uxth	r3, r2
 8006f7e:	fb06 e303 	mla	r3, r6, r3, lr
 8006f82:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	ebaa 0303 	sub.w	r3, sl, r3
 8006f8c:	f8dc a000 	ldr.w	sl, [ip]
 8006f90:	0c12      	lsrs	r2, r2, #16
 8006f92:	fa13 f38a 	uxtah	r3, r3, sl
 8006f96:	fb06 e202 	mla	r2, r6, r2, lr
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	9b00      	ldr	r3, [sp, #0]
 8006f9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006fa2:	b292      	uxth	r2, r2
 8006fa4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006fa8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006fac:	f8bd 3000 	ldrh.w	r3, [sp]
 8006fb0:	4581      	cmp	r9, r0
 8006fb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fb6:	f84c 3b04 	str.w	r3, [ip], #4
 8006fba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006fbe:	d2db      	bcs.n	8006f78 <quorem+0x44>
 8006fc0:	f855 300b 	ldr.w	r3, [r5, fp]
 8006fc4:	b92b      	cbnz	r3, 8006fd2 <quorem+0x9e>
 8006fc6:	9b01      	ldr	r3, [sp, #4]
 8006fc8:	3b04      	subs	r3, #4
 8006fca:	429d      	cmp	r5, r3
 8006fcc:	461a      	mov	r2, r3
 8006fce:	d32e      	bcc.n	800702e <quorem+0xfa>
 8006fd0:	613c      	str	r4, [r7, #16]
 8006fd2:	4638      	mov	r0, r7
 8006fd4:	f001 fae6 	bl	80085a4 <__mcmp>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	db24      	blt.n	8007026 <quorem+0xf2>
 8006fdc:	3601      	adds	r6, #1
 8006fde:	4628      	mov	r0, r5
 8006fe0:	f04f 0c00 	mov.w	ip, #0
 8006fe4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006fe8:	f8d0 e000 	ldr.w	lr, [r0]
 8006fec:	b293      	uxth	r3, r2
 8006fee:	ebac 0303 	sub.w	r3, ip, r3
 8006ff2:	0c12      	lsrs	r2, r2, #16
 8006ff4:	fa13 f38e 	uxtah	r3, r3, lr
 8006ff8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006ffc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007000:	b29b      	uxth	r3, r3
 8007002:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007006:	45c1      	cmp	r9, r8
 8007008:	f840 3b04 	str.w	r3, [r0], #4
 800700c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007010:	d2e8      	bcs.n	8006fe4 <quorem+0xb0>
 8007012:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007016:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800701a:	b922      	cbnz	r2, 8007026 <quorem+0xf2>
 800701c:	3b04      	subs	r3, #4
 800701e:	429d      	cmp	r5, r3
 8007020:	461a      	mov	r2, r3
 8007022:	d30a      	bcc.n	800703a <quorem+0x106>
 8007024:	613c      	str	r4, [r7, #16]
 8007026:	4630      	mov	r0, r6
 8007028:	b003      	add	sp, #12
 800702a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800702e:	6812      	ldr	r2, [r2, #0]
 8007030:	3b04      	subs	r3, #4
 8007032:	2a00      	cmp	r2, #0
 8007034:	d1cc      	bne.n	8006fd0 <quorem+0x9c>
 8007036:	3c01      	subs	r4, #1
 8007038:	e7c7      	b.n	8006fca <quorem+0x96>
 800703a:	6812      	ldr	r2, [r2, #0]
 800703c:	3b04      	subs	r3, #4
 800703e:	2a00      	cmp	r2, #0
 8007040:	d1f0      	bne.n	8007024 <quorem+0xf0>
 8007042:	3c01      	subs	r4, #1
 8007044:	e7eb      	b.n	800701e <quorem+0xea>
 8007046:	2000      	movs	r0, #0
 8007048:	e7ee      	b.n	8007028 <quorem+0xf4>
 800704a:	0000      	movs	r0, r0
 800704c:	0000      	movs	r0, r0
	...

08007050 <_dtoa_r>:
 8007050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	ed2d 8b04 	vpush	{d8-d9}
 8007058:	ec57 6b10 	vmov	r6, r7, d0
 800705c:	b093      	sub	sp, #76	; 0x4c
 800705e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007060:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007064:	9106      	str	r1, [sp, #24]
 8007066:	ee10 aa10 	vmov	sl, s0
 800706a:	4604      	mov	r4, r0
 800706c:	9209      	str	r2, [sp, #36]	; 0x24
 800706e:	930c      	str	r3, [sp, #48]	; 0x30
 8007070:	46bb      	mov	fp, r7
 8007072:	b975      	cbnz	r5, 8007092 <_dtoa_r+0x42>
 8007074:	2010      	movs	r0, #16
 8007076:	f000 fffd 	bl	8008074 <malloc>
 800707a:	4602      	mov	r2, r0
 800707c:	6260      	str	r0, [r4, #36]	; 0x24
 800707e:	b920      	cbnz	r0, 800708a <_dtoa_r+0x3a>
 8007080:	4ba7      	ldr	r3, [pc, #668]	; (8007320 <_dtoa_r+0x2d0>)
 8007082:	21ea      	movs	r1, #234	; 0xea
 8007084:	48a7      	ldr	r0, [pc, #668]	; (8007324 <_dtoa_r+0x2d4>)
 8007086:	f001 fceb 	bl	8008a60 <__assert_func>
 800708a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800708e:	6005      	str	r5, [r0, #0]
 8007090:	60c5      	str	r5, [r0, #12]
 8007092:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007094:	6819      	ldr	r1, [r3, #0]
 8007096:	b151      	cbz	r1, 80070ae <_dtoa_r+0x5e>
 8007098:	685a      	ldr	r2, [r3, #4]
 800709a:	604a      	str	r2, [r1, #4]
 800709c:	2301      	movs	r3, #1
 800709e:	4093      	lsls	r3, r2
 80070a0:	608b      	str	r3, [r1, #8]
 80070a2:	4620      	mov	r0, r4
 80070a4:	f001 f83c 	bl	8008120 <_Bfree>
 80070a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070aa:	2200      	movs	r2, #0
 80070ac:	601a      	str	r2, [r3, #0]
 80070ae:	1e3b      	subs	r3, r7, #0
 80070b0:	bfaa      	itet	ge
 80070b2:	2300      	movge	r3, #0
 80070b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80070b8:	f8c8 3000 	strge.w	r3, [r8]
 80070bc:	4b9a      	ldr	r3, [pc, #616]	; (8007328 <_dtoa_r+0x2d8>)
 80070be:	bfbc      	itt	lt
 80070c0:	2201      	movlt	r2, #1
 80070c2:	f8c8 2000 	strlt.w	r2, [r8]
 80070c6:	ea33 030b 	bics.w	r3, r3, fp
 80070ca:	d11b      	bne.n	8007104 <_dtoa_r+0xb4>
 80070cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80070d2:	6013      	str	r3, [r2, #0]
 80070d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070d8:	4333      	orrs	r3, r6
 80070da:	f000 8592 	beq.w	8007c02 <_dtoa_r+0xbb2>
 80070de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070e0:	b963      	cbnz	r3, 80070fc <_dtoa_r+0xac>
 80070e2:	4b92      	ldr	r3, [pc, #584]	; (800732c <_dtoa_r+0x2dc>)
 80070e4:	e022      	b.n	800712c <_dtoa_r+0xdc>
 80070e6:	4b92      	ldr	r3, [pc, #584]	; (8007330 <_dtoa_r+0x2e0>)
 80070e8:	9301      	str	r3, [sp, #4]
 80070ea:	3308      	adds	r3, #8
 80070ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	9801      	ldr	r0, [sp, #4]
 80070f2:	b013      	add	sp, #76	; 0x4c
 80070f4:	ecbd 8b04 	vpop	{d8-d9}
 80070f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070fc:	4b8b      	ldr	r3, [pc, #556]	; (800732c <_dtoa_r+0x2dc>)
 80070fe:	9301      	str	r3, [sp, #4]
 8007100:	3303      	adds	r3, #3
 8007102:	e7f3      	b.n	80070ec <_dtoa_r+0x9c>
 8007104:	2200      	movs	r2, #0
 8007106:	2300      	movs	r3, #0
 8007108:	4650      	mov	r0, sl
 800710a:	4659      	mov	r1, fp
 800710c:	f7f9 fcf4 	bl	8000af8 <__aeabi_dcmpeq>
 8007110:	ec4b ab19 	vmov	d9, sl, fp
 8007114:	4680      	mov	r8, r0
 8007116:	b158      	cbz	r0, 8007130 <_dtoa_r+0xe0>
 8007118:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800711a:	2301      	movs	r3, #1
 800711c:	6013      	str	r3, [r2, #0]
 800711e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 856b 	beq.w	8007bfc <_dtoa_r+0xbac>
 8007126:	4883      	ldr	r0, [pc, #524]	; (8007334 <_dtoa_r+0x2e4>)
 8007128:	6018      	str	r0, [r3, #0]
 800712a:	1e43      	subs	r3, r0, #1
 800712c:	9301      	str	r3, [sp, #4]
 800712e:	e7df      	b.n	80070f0 <_dtoa_r+0xa0>
 8007130:	ec4b ab10 	vmov	d0, sl, fp
 8007134:	aa10      	add	r2, sp, #64	; 0x40
 8007136:	a911      	add	r1, sp, #68	; 0x44
 8007138:	4620      	mov	r0, r4
 800713a:	f001 fad9 	bl	80086f0 <__d2b>
 800713e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007142:	ee08 0a10 	vmov	s16, r0
 8007146:	2d00      	cmp	r5, #0
 8007148:	f000 8084 	beq.w	8007254 <_dtoa_r+0x204>
 800714c:	ee19 3a90 	vmov	r3, s19
 8007150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007154:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007158:	4656      	mov	r6, sl
 800715a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800715e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007162:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007166:	4b74      	ldr	r3, [pc, #464]	; (8007338 <_dtoa_r+0x2e8>)
 8007168:	2200      	movs	r2, #0
 800716a:	4630      	mov	r0, r6
 800716c:	4639      	mov	r1, r7
 800716e:	f7f9 f8a3 	bl	80002b8 <__aeabi_dsub>
 8007172:	a365      	add	r3, pc, #404	; (adr r3, 8007308 <_dtoa_r+0x2b8>)
 8007174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007178:	f7f9 fa56 	bl	8000628 <__aeabi_dmul>
 800717c:	a364      	add	r3, pc, #400	; (adr r3, 8007310 <_dtoa_r+0x2c0>)
 800717e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007182:	f7f9 f89b 	bl	80002bc <__adddf3>
 8007186:	4606      	mov	r6, r0
 8007188:	4628      	mov	r0, r5
 800718a:	460f      	mov	r7, r1
 800718c:	f7f9 f9e2 	bl	8000554 <__aeabi_i2d>
 8007190:	a361      	add	r3, pc, #388	; (adr r3, 8007318 <_dtoa_r+0x2c8>)
 8007192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007196:	f7f9 fa47 	bl	8000628 <__aeabi_dmul>
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	4630      	mov	r0, r6
 80071a0:	4639      	mov	r1, r7
 80071a2:	f7f9 f88b 	bl	80002bc <__adddf3>
 80071a6:	4606      	mov	r6, r0
 80071a8:	460f      	mov	r7, r1
 80071aa:	f7f9 fced 	bl	8000b88 <__aeabi_d2iz>
 80071ae:	2200      	movs	r2, #0
 80071b0:	9000      	str	r0, [sp, #0]
 80071b2:	2300      	movs	r3, #0
 80071b4:	4630      	mov	r0, r6
 80071b6:	4639      	mov	r1, r7
 80071b8:	f7f9 fca8 	bl	8000b0c <__aeabi_dcmplt>
 80071bc:	b150      	cbz	r0, 80071d4 <_dtoa_r+0x184>
 80071be:	9800      	ldr	r0, [sp, #0]
 80071c0:	f7f9 f9c8 	bl	8000554 <__aeabi_i2d>
 80071c4:	4632      	mov	r2, r6
 80071c6:	463b      	mov	r3, r7
 80071c8:	f7f9 fc96 	bl	8000af8 <__aeabi_dcmpeq>
 80071cc:	b910      	cbnz	r0, 80071d4 <_dtoa_r+0x184>
 80071ce:	9b00      	ldr	r3, [sp, #0]
 80071d0:	3b01      	subs	r3, #1
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	9b00      	ldr	r3, [sp, #0]
 80071d6:	2b16      	cmp	r3, #22
 80071d8:	d85a      	bhi.n	8007290 <_dtoa_r+0x240>
 80071da:	9a00      	ldr	r2, [sp, #0]
 80071dc:	4b57      	ldr	r3, [pc, #348]	; (800733c <_dtoa_r+0x2ec>)
 80071de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e6:	ec51 0b19 	vmov	r0, r1, d9
 80071ea:	f7f9 fc8f 	bl	8000b0c <__aeabi_dcmplt>
 80071ee:	2800      	cmp	r0, #0
 80071f0:	d050      	beq.n	8007294 <_dtoa_r+0x244>
 80071f2:	9b00      	ldr	r3, [sp, #0]
 80071f4:	3b01      	subs	r3, #1
 80071f6:	9300      	str	r3, [sp, #0]
 80071f8:	2300      	movs	r3, #0
 80071fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80071fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071fe:	1b5d      	subs	r5, r3, r5
 8007200:	1e6b      	subs	r3, r5, #1
 8007202:	9305      	str	r3, [sp, #20]
 8007204:	bf45      	ittet	mi
 8007206:	f1c5 0301 	rsbmi	r3, r5, #1
 800720a:	9304      	strmi	r3, [sp, #16]
 800720c:	2300      	movpl	r3, #0
 800720e:	2300      	movmi	r3, #0
 8007210:	bf4c      	ite	mi
 8007212:	9305      	strmi	r3, [sp, #20]
 8007214:	9304      	strpl	r3, [sp, #16]
 8007216:	9b00      	ldr	r3, [sp, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	db3d      	blt.n	8007298 <_dtoa_r+0x248>
 800721c:	9b05      	ldr	r3, [sp, #20]
 800721e:	9a00      	ldr	r2, [sp, #0]
 8007220:	920a      	str	r2, [sp, #40]	; 0x28
 8007222:	4413      	add	r3, r2
 8007224:	9305      	str	r3, [sp, #20]
 8007226:	2300      	movs	r3, #0
 8007228:	9307      	str	r3, [sp, #28]
 800722a:	9b06      	ldr	r3, [sp, #24]
 800722c:	2b09      	cmp	r3, #9
 800722e:	f200 8089 	bhi.w	8007344 <_dtoa_r+0x2f4>
 8007232:	2b05      	cmp	r3, #5
 8007234:	bfc4      	itt	gt
 8007236:	3b04      	subgt	r3, #4
 8007238:	9306      	strgt	r3, [sp, #24]
 800723a:	9b06      	ldr	r3, [sp, #24]
 800723c:	f1a3 0302 	sub.w	r3, r3, #2
 8007240:	bfcc      	ite	gt
 8007242:	2500      	movgt	r5, #0
 8007244:	2501      	movle	r5, #1
 8007246:	2b03      	cmp	r3, #3
 8007248:	f200 8087 	bhi.w	800735a <_dtoa_r+0x30a>
 800724c:	e8df f003 	tbb	[pc, r3]
 8007250:	59383a2d 	.word	0x59383a2d
 8007254:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007258:	441d      	add	r5, r3
 800725a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800725e:	2b20      	cmp	r3, #32
 8007260:	bfc1      	itttt	gt
 8007262:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007266:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800726a:	fa0b f303 	lslgt.w	r3, fp, r3
 800726e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007272:	bfda      	itte	le
 8007274:	f1c3 0320 	rsble	r3, r3, #32
 8007278:	fa06 f003 	lslle.w	r0, r6, r3
 800727c:	4318      	orrgt	r0, r3
 800727e:	f7f9 f959 	bl	8000534 <__aeabi_ui2d>
 8007282:	2301      	movs	r3, #1
 8007284:	4606      	mov	r6, r0
 8007286:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800728a:	3d01      	subs	r5, #1
 800728c:	930e      	str	r3, [sp, #56]	; 0x38
 800728e:	e76a      	b.n	8007166 <_dtoa_r+0x116>
 8007290:	2301      	movs	r3, #1
 8007292:	e7b2      	b.n	80071fa <_dtoa_r+0x1aa>
 8007294:	900b      	str	r0, [sp, #44]	; 0x2c
 8007296:	e7b1      	b.n	80071fc <_dtoa_r+0x1ac>
 8007298:	9b04      	ldr	r3, [sp, #16]
 800729a:	9a00      	ldr	r2, [sp, #0]
 800729c:	1a9b      	subs	r3, r3, r2
 800729e:	9304      	str	r3, [sp, #16]
 80072a0:	4253      	negs	r3, r2
 80072a2:	9307      	str	r3, [sp, #28]
 80072a4:	2300      	movs	r3, #0
 80072a6:	930a      	str	r3, [sp, #40]	; 0x28
 80072a8:	e7bf      	b.n	800722a <_dtoa_r+0x1da>
 80072aa:	2300      	movs	r3, #0
 80072ac:	9308      	str	r3, [sp, #32]
 80072ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dc55      	bgt.n	8007360 <_dtoa_r+0x310>
 80072b4:	2301      	movs	r3, #1
 80072b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072ba:	461a      	mov	r2, r3
 80072bc:	9209      	str	r2, [sp, #36]	; 0x24
 80072be:	e00c      	b.n	80072da <_dtoa_r+0x28a>
 80072c0:	2301      	movs	r3, #1
 80072c2:	e7f3      	b.n	80072ac <_dtoa_r+0x25c>
 80072c4:	2300      	movs	r3, #0
 80072c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072c8:	9308      	str	r3, [sp, #32]
 80072ca:	9b00      	ldr	r3, [sp, #0]
 80072cc:	4413      	add	r3, r2
 80072ce:	9302      	str	r3, [sp, #8]
 80072d0:	3301      	adds	r3, #1
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	9303      	str	r3, [sp, #12]
 80072d6:	bfb8      	it	lt
 80072d8:	2301      	movlt	r3, #1
 80072da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80072dc:	2200      	movs	r2, #0
 80072de:	6042      	str	r2, [r0, #4]
 80072e0:	2204      	movs	r2, #4
 80072e2:	f102 0614 	add.w	r6, r2, #20
 80072e6:	429e      	cmp	r6, r3
 80072e8:	6841      	ldr	r1, [r0, #4]
 80072ea:	d93d      	bls.n	8007368 <_dtoa_r+0x318>
 80072ec:	4620      	mov	r0, r4
 80072ee:	f000 fed7 	bl	80080a0 <_Balloc>
 80072f2:	9001      	str	r0, [sp, #4]
 80072f4:	2800      	cmp	r0, #0
 80072f6:	d13b      	bne.n	8007370 <_dtoa_r+0x320>
 80072f8:	4b11      	ldr	r3, [pc, #68]	; (8007340 <_dtoa_r+0x2f0>)
 80072fa:	4602      	mov	r2, r0
 80072fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007300:	e6c0      	b.n	8007084 <_dtoa_r+0x34>
 8007302:	2301      	movs	r3, #1
 8007304:	e7df      	b.n	80072c6 <_dtoa_r+0x276>
 8007306:	bf00      	nop
 8007308:	636f4361 	.word	0x636f4361
 800730c:	3fd287a7 	.word	0x3fd287a7
 8007310:	8b60c8b3 	.word	0x8b60c8b3
 8007314:	3fc68a28 	.word	0x3fc68a28
 8007318:	509f79fb 	.word	0x509f79fb
 800731c:	3fd34413 	.word	0x3fd34413
 8007320:	08009841 	.word	0x08009841
 8007324:	08009858 	.word	0x08009858
 8007328:	7ff00000 	.word	0x7ff00000
 800732c:	0800983d 	.word	0x0800983d
 8007330:	08009834 	.word	0x08009834
 8007334:	08009811 	.word	0x08009811
 8007338:	3ff80000 	.word	0x3ff80000
 800733c:	080099a8 	.word	0x080099a8
 8007340:	080098b3 	.word	0x080098b3
 8007344:	2501      	movs	r5, #1
 8007346:	2300      	movs	r3, #0
 8007348:	9306      	str	r3, [sp, #24]
 800734a:	9508      	str	r5, [sp, #32]
 800734c:	f04f 33ff 	mov.w	r3, #4294967295
 8007350:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007354:	2200      	movs	r2, #0
 8007356:	2312      	movs	r3, #18
 8007358:	e7b0      	b.n	80072bc <_dtoa_r+0x26c>
 800735a:	2301      	movs	r3, #1
 800735c:	9308      	str	r3, [sp, #32]
 800735e:	e7f5      	b.n	800734c <_dtoa_r+0x2fc>
 8007360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007362:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007366:	e7b8      	b.n	80072da <_dtoa_r+0x28a>
 8007368:	3101      	adds	r1, #1
 800736a:	6041      	str	r1, [r0, #4]
 800736c:	0052      	lsls	r2, r2, #1
 800736e:	e7b8      	b.n	80072e2 <_dtoa_r+0x292>
 8007370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007372:	9a01      	ldr	r2, [sp, #4]
 8007374:	601a      	str	r2, [r3, #0]
 8007376:	9b03      	ldr	r3, [sp, #12]
 8007378:	2b0e      	cmp	r3, #14
 800737a:	f200 809d 	bhi.w	80074b8 <_dtoa_r+0x468>
 800737e:	2d00      	cmp	r5, #0
 8007380:	f000 809a 	beq.w	80074b8 <_dtoa_r+0x468>
 8007384:	9b00      	ldr	r3, [sp, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	dd32      	ble.n	80073f0 <_dtoa_r+0x3a0>
 800738a:	4ab7      	ldr	r2, [pc, #732]	; (8007668 <_dtoa_r+0x618>)
 800738c:	f003 030f 	and.w	r3, r3, #15
 8007390:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007394:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007398:	9b00      	ldr	r3, [sp, #0]
 800739a:	05d8      	lsls	r0, r3, #23
 800739c:	ea4f 1723 	mov.w	r7, r3, asr #4
 80073a0:	d516      	bpl.n	80073d0 <_dtoa_r+0x380>
 80073a2:	4bb2      	ldr	r3, [pc, #712]	; (800766c <_dtoa_r+0x61c>)
 80073a4:	ec51 0b19 	vmov	r0, r1, d9
 80073a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073ac:	f7f9 fa66 	bl	800087c <__aeabi_ddiv>
 80073b0:	f007 070f 	and.w	r7, r7, #15
 80073b4:	4682      	mov	sl, r0
 80073b6:	468b      	mov	fp, r1
 80073b8:	2503      	movs	r5, #3
 80073ba:	4eac      	ldr	r6, [pc, #688]	; (800766c <_dtoa_r+0x61c>)
 80073bc:	b957      	cbnz	r7, 80073d4 <_dtoa_r+0x384>
 80073be:	4642      	mov	r2, r8
 80073c0:	464b      	mov	r3, r9
 80073c2:	4650      	mov	r0, sl
 80073c4:	4659      	mov	r1, fp
 80073c6:	f7f9 fa59 	bl	800087c <__aeabi_ddiv>
 80073ca:	4682      	mov	sl, r0
 80073cc:	468b      	mov	fp, r1
 80073ce:	e028      	b.n	8007422 <_dtoa_r+0x3d2>
 80073d0:	2502      	movs	r5, #2
 80073d2:	e7f2      	b.n	80073ba <_dtoa_r+0x36a>
 80073d4:	07f9      	lsls	r1, r7, #31
 80073d6:	d508      	bpl.n	80073ea <_dtoa_r+0x39a>
 80073d8:	4640      	mov	r0, r8
 80073da:	4649      	mov	r1, r9
 80073dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80073e0:	f7f9 f922 	bl	8000628 <__aeabi_dmul>
 80073e4:	3501      	adds	r5, #1
 80073e6:	4680      	mov	r8, r0
 80073e8:	4689      	mov	r9, r1
 80073ea:	107f      	asrs	r7, r7, #1
 80073ec:	3608      	adds	r6, #8
 80073ee:	e7e5      	b.n	80073bc <_dtoa_r+0x36c>
 80073f0:	f000 809b 	beq.w	800752a <_dtoa_r+0x4da>
 80073f4:	9b00      	ldr	r3, [sp, #0]
 80073f6:	4f9d      	ldr	r7, [pc, #628]	; (800766c <_dtoa_r+0x61c>)
 80073f8:	425e      	negs	r6, r3
 80073fa:	4b9b      	ldr	r3, [pc, #620]	; (8007668 <_dtoa_r+0x618>)
 80073fc:	f006 020f 	and.w	r2, r6, #15
 8007400:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007408:	ec51 0b19 	vmov	r0, r1, d9
 800740c:	f7f9 f90c 	bl	8000628 <__aeabi_dmul>
 8007410:	1136      	asrs	r6, r6, #4
 8007412:	4682      	mov	sl, r0
 8007414:	468b      	mov	fp, r1
 8007416:	2300      	movs	r3, #0
 8007418:	2502      	movs	r5, #2
 800741a:	2e00      	cmp	r6, #0
 800741c:	d17a      	bne.n	8007514 <_dtoa_r+0x4c4>
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1d3      	bne.n	80073ca <_dtoa_r+0x37a>
 8007422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007424:	2b00      	cmp	r3, #0
 8007426:	f000 8082 	beq.w	800752e <_dtoa_r+0x4de>
 800742a:	4b91      	ldr	r3, [pc, #580]	; (8007670 <_dtoa_r+0x620>)
 800742c:	2200      	movs	r2, #0
 800742e:	4650      	mov	r0, sl
 8007430:	4659      	mov	r1, fp
 8007432:	f7f9 fb6b 	bl	8000b0c <__aeabi_dcmplt>
 8007436:	2800      	cmp	r0, #0
 8007438:	d079      	beq.n	800752e <_dtoa_r+0x4de>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d076      	beq.n	800752e <_dtoa_r+0x4de>
 8007440:	9b02      	ldr	r3, [sp, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	dd36      	ble.n	80074b4 <_dtoa_r+0x464>
 8007446:	9b00      	ldr	r3, [sp, #0]
 8007448:	4650      	mov	r0, sl
 800744a:	4659      	mov	r1, fp
 800744c:	1e5f      	subs	r7, r3, #1
 800744e:	2200      	movs	r2, #0
 8007450:	4b88      	ldr	r3, [pc, #544]	; (8007674 <_dtoa_r+0x624>)
 8007452:	f7f9 f8e9 	bl	8000628 <__aeabi_dmul>
 8007456:	9e02      	ldr	r6, [sp, #8]
 8007458:	4682      	mov	sl, r0
 800745a:	468b      	mov	fp, r1
 800745c:	3501      	adds	r5, #1
 800745e:	4628      	mov	r0, r5
 8007460:	f7f9 f878 	bl	8000554 <__aeabi_i2d>
 8007464:	4652      	mov	r2, sl
 8007466:	465b      	mov	r3, fp
 8007468:	f7f9 f8de 	bl	8000628 <__aeabi_dmul>
 800746c:	4b82      	ldr	r3, [pc, #520]	; (8007678 <_dtoa_r+0x628>)
 800746e:	2200      	movs	r2, #0
 8007470:	f7f8 ff24 	bl	80002bc <__adddf3>
 8007474:	46d0      	mov	r8, sl
 8007476:	46d9      	mov	r9, fp
 8007478:	4682      	mov	sl, r0
 800747a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800747e:	2e00      	cmp	r6, #0
 8007480:	d158      	bne.n	8007534 <_dtoa_r+0x4e4>
 8007482:	4b7e      	ldr	r3, [pc, #504]	; (800767c <_dtoa_r+0x62c>)
 8007484:	2200      	movs	r2, #0
 8007486:	4640      	mov	r0, r8
 8007488:	4649      	mov	r1, r9
 800748a:	f7f8 ff15 	bl	80002b8 <__aeabi_dsub>
 800748e:	4652      	mov	r2, sl
 8007490:	465b      	mov	r3, fp
 8007492:	4680      	mov	r8, r0
 8007494:	4689      	mov	r9, r1
 8007496:	f7f9 fb57 	bl	8000b48 <__aeabi_dcmpgt>
 800749a:	2800      	cmp	r0, #0
 800749c:	f040 8295 	bne.w	80079ca <_dtoa_r+0x97a>
 80074a0:	4652      	mov	r2, sl
 80074a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80074a6:	4640      	mov	r0, r8
 80074a8:	4649      	mov	r1, r9
 80074aa:	f7f9 fb2f 	bl	8000b0c <__aeabi_dcmplt>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	f040 8289 	bne.w	80079c6 <_dtoa_r+0x976>
 80074b4:	ec5b ab19 	vmov	sl, fp, d9
 80074b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	f2c0 8148 	blt.w	8007750 <_dtoa_r+0x700>
 80074c0:	9a00      	ldr	r2, [sp, #0]
 80074c2:	2a0e      	cmp	r2, #14
 80074c4:	f300 8144 	bgt.w	8007750 <_dtoa_r+0x700>
 80074c8:	4b67      	ldr	r3, [pc, #412]	; (8007668 <_dtoa_r+0x618>)
 80074ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f280 80d5 	bge.w	8007684 <_dtoa_r+0x634>
 80074da:	9b03      	ldr	r3, [sp, #12]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f300 80d1 	bgt.w	8007684 <_dtoa_r+0x634>
 80074e2:	f040 826f 	bne.w	80079c4 <_dtoa_r+0x974>
 80074e6:	4b65      	ldr	r3, [pc, #404]	; (800767c <_dtoa_r+0x62c>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	4640      	mov	r0, r8
 80074ec:	4649      	mov	r1, r9
 80074ee:	f7f9 f89b 	bl	8000628 <__aeabi_dmul>
 80074f2:	4652      	mov	r2, sl
 80074f4:	465b      	mov	r3, fp
 80074f6:	f7f9 fb1d 	bl	8000b34 <__aeabi_dcmpge>
 80074fa:	9e03      	ldr	r6, [sp, #12]
 80074fc:	4637      	mov	r7, r6
 80074fe:	2800      	cmp	r0, #0
 8007500:	f040 8245 	bne.w	800798e <_dtoa_r+0x93e>
 8007504:	9d01      	ldr	r5, [sp, #4]
 8007506:	2331      	movs	r3, #49	; 0x31
 8007508:	f805 3b01 	strb.w	r3, [r5], #1
 800750c:	9b00      	ldr	r3, [sp, #0]
 800750e:	3301      	adds	r3, #1
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	e240      	b.n	8007996 <_dtoa_r+0x946>
 8007514:	07f2      	lsls	r2, r6, #31
 8007516:	d505      	bpl.n	8007524 <_dtoa_r+0x4d4>
 8007518:	e9d7 2300 	ldrd	r2, r3, [r7]
 800751c:	f7f9 f884 	bl	8000628 <__aeabi_dmul>
 8007520:	3501      	adds	r5, #1
 8007522:	2301      	movs	r3, #1
 8007524:	1076      	asrs	r6, r6, #1
 8007526:	3708      	adds	r7, #8
 8007528:	e777      	b.n	800741a <_dtoa_r+0x3ca>
 800752a:	2502      	movs	r5, #2
 800752c:	e779      	b.n	8007422 <_dtoa_r+0x3d2>
 800752e:	9f00      	ldr	r7, [sp, #0]
 8007530:	9e03      	ldr	r6, [sp, #12]
 8007532:	e794      	b.n	800745e <_dtoa_r+0x40e>
 8007534:	9901      	ldr	r1, [sp, #4]
 8007536:	4b4c      	ldr	r3, [pc, #304]	; (8007668 <_dtoa_r+0x618>)
 8007538:	4431      	add	r1, r6
 800753a:	910d      	str	r1, [sp, #52]	; 0x34
 800753c:	9908      	ldr	r1, [sp, #32]
 800753e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007542:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007546:	2900      	cmp	r1, #0
 8007548:	d043      	beq.n	80075d2 <_dtoa_r+0x582>
 800754a:	494d      	ldr	r1, [pc, #308]	; (8007680 <_dtoa_r+0x630>)
 800754c:	2000      	movs	r0, #0
 800754e:	f7f9 f995 	bl	800087c <__aeabi_ddiv>
 8007552:	4652      	mov	r2, sl
 8007554:	465b      	mov	r3, fp
 8007556:	f7f8 feaf 	bl	80002b8 <__aeabi_dsub>
 800755a:	9d01      	ldr	r5, [sp, #4]
 800755c:	4682      	mov	sl, r0
 800755e:	468b      	mov	fp, r1
 8007560:	4649      	mov	r1, r9
 8007562:	4640      	mov	r0, r8
 8007564:	f7f9 fb10 	bl	8000b88 <__aeabi_d2iz>
 8007568:	4606      	mov	r6, r0
 800756a:	f7f8 fff3 	bl	8000554 <__aeabi_i2d>
 800756e:	4602      	mov	r2, r0
 8007570:	460b      	mov	r3, r1
 8007572:	4640      	mov	r0, r8
 8007574:	4649      	mov	r1, r9
 8007576:	f7f8 fe9f 	bl	80002b8 <__aeabi_dsub>
 800757a:	3630      	adds	r6, #48	; 0x30
 800757c:	f805 6b01 	strb.w	r6, [r5], #1
 8007580:	4652      	mov	r2, sl
 8007582:	465b      	mov	r3, fp
 8007584:	4680      	mov	r8, r0
 8007586:	4689      	mov	r9, r1
 8007588:	f7f9 fac0 	bl	8000b0c <__aeabi_dcmplt>
 800758c:	2800      	cmp	r0, #0
 800758e:	d163      	bne.n	8007658 <_dtoa_r+0x608>
 8007590:	4642      	mov	r2, r8
 8007592:	464b      	mov	r3, r9
 8007594:	4936      	ldr	r1, [pc, #216]	; (8007670 <_dtoa_r+0x620>)
 8007596:	2000      	movs	r0, #0
 8007598:	f7f8 fe8e 	bl	80002b8 <__aeabi_dsub>
 800759c:	4652      	mov	r2, sl
 800759e:	465b      	mov	r3, fp
 80075a0:	f7f9 fab4 	bl	8000b0c <__aeabi_dcmplt>
 80075a4:	2800      	cmp	r0, #0
 80075a6:	f040 80b5 	bne.w	8007714 <_dtoa_r+0x6c4>
 80075aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075ac:	429d      	cmp	r5, r3
 80075ae:	d081      	beq.n	80074b4 <_dtoa_r+0x464>
 80075b0:	4b30      	ldr	r3, [pc, #192]	; (8007674 <_dtoa_r+0x624>)
 80075b2:	2200      	movs	r2, #0
 80075b4:	4650      	mov	r0, sl
 80075b6:	4659      	mov	r1, fp
 80075b8:	f7f9 f836 	bl	8000628 <__aeabi_dmul>
 80075bc:	4b2d      	ldr	r3, [pc, #180]	; (8007674 <_dtoa_r+0x624>)
 80075be:	4682      	mov	sl, r0
 80075c0:	468b      	mov	fp, r1
 80075c2:	4640      	mov	r0, r8
 80075c4:	4649      	mov	r1, r9
 80075c6:	2200      	movs	r2, #0
 80075c8:	f7f9 f82e 	bl	8000628 <__aeabi_dmul>
 80075cc:	4680      	mov	r8, r0
 80075ce:	4689      	mov	r9, r1
 80075d0:	e7c6      	b.n	8007560 <_dtoa_r+0x510>
 80075d2:	4650      	mov	r0, sl
 80075d4:	4659      	mov	r1, fp
 80075d6:	f7f9 f827 	bl	8000628 <__aeabi_dmul>
 80075da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075dc:	9d01      	ldr	r5, [sp, #4]
 80075de:	930f      	str	r3, [sp, #60]	; 0x3c
 80075e0:	4682      	mov	sl, r0
 80075e2:	468b      	mov	fp, r1
 80075e4:	4649      	mov	r1, r9
 80075e6:	4640      	mov	r0, r8
 80075e8:	f7f9 face 	bl	8000b88 <__aeabi_d2iz>
 80075ec:	4606      	mov	r6, r0
 80075ee:	f7f8 ffb1 	bl	8000554 <__aeabi_i2d>
 80075f2:	3630      	adds	r6, #48	; 0x30
 80075f4:	4602      	mov	r2, r0
 80075f6:	460b      	mov	r3, r1
 80075f8:	4640      	mov	r0, r8
 80075fa:	4649      	mov	r1, r9
 80075fc:	f7f8 fe5c 	bl	80002b8 <__aeabi_dsub>
 8007600:	f805 6b01 	strb.w	r6, [r5], #1
 8007604:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007606:	429d      	cmp	r5, r3
 8007608:	4680      	mov	r8, r0
 800760a:	4689      	mov	r9, r1
 800760c:	f04f 0200 	mov.w	r2, #0
 8007610:	d124      	bne.n	800765c <_dtoa_r+0x60c>
 8007612:	4b1b      	ldr	r3, [pc, #108]	; (8007680 <_dtoa_r+0x630>)
 8007614:	4650      	mov	r0, sl
 8007616:	4659      	mov	r1, fp
 8007618:	f7f8 fe50 	bl	80002bc <__adddf3>
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	4640      	mov	r0, r8
 8007622:	4649      	mov	r1, r9
 8007624:	f7f9 fa90 	bl	8000b48 <__aeabi_dcmpgt>
 8007628:	2800      	cmp	r0, #0
 800762a:	d173      	bne.n	8007714 <_dtoa_r+0x6c4>
 800762c:	4652      	mov	r2, sl
 800762e:	465b      	mov	r3, fp
 8007630:	4913      	ldr	r1, [pc, #76]	; (8007680 <_dtoa_r+0x630>)
 8007632:	2000      	movs	r0, #0
 8007634:	f7f8 fe40 	bl	80002b8 <__aeabi_dsub>
 8007638:	4602      	mov	r2, r0
 800763a:	460b      	mov	r3, r1
 800763c:	4640      	mov	r0, r8
 800763e:	4649      	mov	r1, r9
 8007640:	f7f9 fa64 	bl	8000b0c <__aeabi_dcmplt>
 8007644:	2800      	cmp	r0, #0
 8007646:	f43f af35 	beq.w	80074b4 <_dtoa_r+0x464>
 800764a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800764c:	1e6b      	subs	r3, r5, #1
 800764e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007650:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007654:	2b30      	cmp	r3, #48	; 0x30
 8007656:	d0f8      	beq.n	800764a <_dtoa_r+0x5fa>
 8007658:	9700      	str	r7, [sp, #0]
 800765a:	e049      	b.n	80076f0 <_dtoa_r+0x6a0>
 800765c:	4b05      	ldr	r3, [pc, #20]	; (8007674 <_dtoa_r+0x624>)
 800765e:	f7f8 ffe3 	bl	8000628 <__aeabi_dmul>
 8007662:	4680      	mov	r8, r0
 8007664:	4689      	mov	r9, r1
 8007666:	e7bd      	b.n	80075e4 <_dtoa_r+0x594>
 8007668:	080099a8 	.word	0x080099a8
 800766c:	08009980 	.word	0x08009980
 8007670:	3ff00000 	.word	0x3ff00000
 8007674:	40240000 	.word	0x40240000
 8007678:	401c0000 	.word	0x401c0000
 800767c:	40140000 	.word	0x40140000
 8007680:	3fe00000 	.word	0x3fe00000
 8007684:	9d01      	ldr	r5, [sp, #4]
 8007686:	4656      	mov	r6, sl
 8007688:	465f      	mov	r7, fp
 800768a:	4642      	mov	r2, r8
 800768c:	464b      	mov	r3, r9
 800768e:	4630      	mov	r0, r6
 8007690:	4639      	mov	r1, r7
 8007692:	f7f9 f8f3 	bl	800087c <__aeabi_ddiv>
 8007696:	f7f9 fa77 	bl	8000b88 <__aeabi_d2iz>
 800769a:	4682      	mov	sl, r0
 800769c:	f7f8 ff5a 	bl	8000554 <__aeabi_i2d>
 80076a0:	4642      	mov	r2, r8
 80076a2:	464b      	mov	r3, r9
 80076a4:	f7f8 ffc0 	bl	8000628 <__aeabi_dmul>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	4630      	mov	r0, r6
 80076ae:	4639      	mov	r1, r7
 80076b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80076b4:	f7f8 fe00 	bl	80002b8 <__aeabi_dsub>
 80076b8:	f805 6b01 	strb.w	r6, [r5], #1
 80076bc:	9e01      	ldr	r6, [sp, #4]
 80076be:	9f03      	ldr	r7, [sp, #12]
 80076c0:	1bae      	subs	r6, r5, r6
 80076c2:	42b7      	cmp	r7, r6
 80076c4:	4602      	mov	r2, r0
 80076c6:	460b      	mov	r3, r1
 80076c8:	d135      	bne.n	8007736 <_dtoa_r+0x6e6>
 80076ca:	f7f8 fdf7 	bl	80002bc <__adddf3>
 80076ce:	4642      	mov	r2, r8
 80076d0:	464b      	mov	r3, r9
 80076d2:	4606      	mov	r6, r0
 80076d4:	460f      	mov	r7, r1
 80076d6:	f7f9 fa37 	bl	8000b48 <__aeabi_dcmpgt>
 80076da:	b9d0      	cbnz	r0, 8007712 <_dtoa_r+0x6c2>
 80076dc:	4642      	mov	r2, r8
 80076de:	464b      	mov	r3, r9
 80076e0:	4630      	mov	r0, r6
 80076e2:	4639      	mov	r1, r7
 80076e4:	f7f9 fa08 	bl	8000af8 <__aeabi_dcmpeq>
 80076e8:	b110      	cbz	r0, 80076f0 <_dtoa_r+0x6a0>
 80076ea:	f01a 0f01 	tst.w	sl, #1
 80076ee:	d110      	bne.n	8007712 <_dtoa_r+0x6c2>
 80076f0:	4620      	mov	r0, r4
 80076f2:	ee18 1a10 	vmov	r1, s16
 80076f6:	f000 fd13 	bl	8008120 <_Bfree>
 80076fa:	2300      	movs	r3, #0
 80076fc:	9800      	ldr	r0, [sp, #0]
 80076fe:	702b      	strb	r3, [r5, #0]
 8007700:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007702:	3001      	adds	r0, #1
 8007704:	6018      	str	r0, [r3, #0]
 8007706:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007708:	2b00      	cmp	r3, #0
 800770a:	f43f acf1 	beq.w	80070f0 <_dtoa_r+0xa0>
 800770e:	601d      	str	r5, [r3, #0]
 8007710:	e4ee      	b.n	80070f0 <_dtoa_r+0xa0>
 8007712:	9f00      	ldr	r7, [sp, #0]
 8007714:	462b      	mov	r3, r5
 8007716:	461d      	mov	r5, r3
 8007718:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800771c:	2a39      	cmp	r2, #57	; 0x39
 800771e:	d106      	bne.n	800772e <_dtoa_r+0x6de>
 8007720:	9a01      	ldr	r2, [sp, #4]
 8007722:	429a      	cmp	r2, r3
 8007724:	d1f7      	bne.n	8007716 <_dtoa_r+0x6c6>
 8007726:	9901      	ldr	r1, [sp, #4]
 8007728:	2230      	movs	r2, #48	; 0x30
 800772a:	3701      	adds	r7, #1
 800772c:	700a      	strb	r2, [r1, #0]
 800772e:	781a      	ldrb	r2, [r3, #0]
 8007730:	3201      	adds	r2, #1
 8007732:	701a      	strb	r2, [r3, #0]
 8007734:	e790      	b.n	8007658 <_dtoa_r+0x608>
 8007736:	4ba6      	ldr	r3, [pc, #664]	; (80079d0 <_dtoa_r+0x980>)
 8007738:	2200      	movs	r2, #0
 800773a:	f7f8 ff75 	bl	8000628 <__aeabi_dmul>
 800773e:	2200      	movs	r2, #0
 8007740:	2300      	movs	r3, #0
 8007742:	4606      	mov	r6, r0
 8007744:	460f      	mov	r7, r1
 8007746:	f7f9 f9d7 	bl	8000af8 <__aeabi_dcmpeq>
 800774a:	2800      	cmp	r0, #0
 800774c:	d09d      	beq.n	800768a <_dtoa_r+0x63a>
 800774e:	e7cf      	b.n	80076f0 <_dtoa_r+0x6a0>
 8007750:	9a08      	ldr	r2, [sp, #32]
 8007752:	2a00      	cmp	r2, #0
 8007754:	f000 80d7 	beq.w	8007906 <_dtoa_r+0x8b6>
 8007758:	9a06      	ldr	r2, [sp, #24]
 800775a:	2a01      	cmp	r2, #1
 800775c:	f300 80ba 	bgt.w	80078d4 <_dtoa_r+0x884>
 8007760:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007762:	2a00      	cmp	r2, #0
 8007764:	f000 80b2 	beq.w	80078cc <_dtoa_r+0x87c>
 8007768:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800776c:	9e07      	ldr	r6, [sp, #28]
 800776e:	9d04      	ldr	r5, [sp, #16]
 8007770:	9a04      	ldr	r2, [sp, #16]
 8007772:	441a      	add	r2, r3
 8007774:	9204      	str	r2, [sp, #16]
 8007776:	9a05      	ldr	r2, [sp, #20]
 8007778:	2101      	movs	r1, #1
 800777a:	441a      	add	r2, r3
 800777c:	4620      	mov	r0, r4
 800777e:	9205      	str	r2, [sp, #20]
 8007780:	f000 fd86 	bl	8008290 <__i2b>
 8007784:	4607      	mov	r7, r0
 8007786:	2d00      	cmp	r5, #0
 8007788:	dd0c      	ble.n	80077a4 <_dtoa_r+0x754>
 800778a:	9b05      	ldr	r3, [sp, #20]
 800778c:	2b00      	cmp	r3, #0
 800778e:	dd09      	ble.n	80077a4 <_dtoa_r+0x754>
 8007790:	42ab      	cmp	r3, r5
 8007792:	9a04      	ldr	r2, [sp, #16]
 8007794:	bfa8      	it	ge
 8007796:	462b      	movge	r3, r5
 8007798:	1ad2      	subs	r2, r2, r3
 800779a:	9204      	str	r2, [sp, #16]
 800779c:	9a05      	ldr	r2, [sp, #20]
 800779e:	1aed      	subs	r5, r5, r3
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	9305      	str	r3, [sp, #20]
 80077a4:	9b07      	ldr	r3, [sp, #28]
 80077a6:	b31b      	cbz	r3, 80077f0 <_dtoa_r+0x7a0>
 80077a8:	9b08      	ldr	r3, [sp, #32]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	f000 80af 	beq.w	800790e <_dtoa_r+0x8be>
 80077b0:	2e00      	cmp	r6, #0
 80077b2:	dd13      	ble.n	80077dc <_dtoa_r+0x78c>
 80077b4:	4639      	mov	r1, r7
 80077b6:	4632      	mov	r2, r6
 80077b8:	4620      	mov	r0, r4
 80077ba:	f000 fe29 	bl	8008410 <__pow5mult>
 80077be:	ee18 2a10 	vmov	r2, s16
 80077c2:	4601      	mov	r1, r0
 80077c4:	4607      	mov	r7, r0
 80077c6:	4620      	mov	r0, r4
 80077c8:	f000 fd78 	bl	80082bc <__multiply>
 80077cc:	ee18 1a10 	vmov	r1, s16
 80077d0:	4680      	mov	r8, r0
 80077d2:	4620      	mov	r0, r4
 80077d4:	f000 fca4 	bl	8008120 <_Bfree>
 80077d8:	ee08 8a10 	vmov	s16, r8
 80077dc:	9b07      	ldr	r3, [sp, #28]
 80077de:	1b9a      	subs	r2, r3, r6
 80077e0:	d006      	beq.n	80077f0 <_dtoa_r+0x7a0>
 80077e2:	ee18 1a10 	vmov	r1, s16
 80077e6:	4620      	mov	r0, r4
 80077e8:	f000 fe12 	bl	8008410 <__pow5mult>
 80077ec:	ee08 0a10 	vmov	s16, r0
 80077f0:	2101      	movs	r1, #1
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 fd4c 	bl	8008290 <__i2b>
 80077f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	4606      	mov	r6, r0
 80077fe:	f340 8088 	ble.w	8007912 <_dtoa_r+0x8c2>
 8007802:	461a      	mov	r2, r3
 8007804:	4601      	mov	r1, r0
 8007806:	4620      	mov	r0, r4
 8007808:	f000 fe02 	bl	8008410 <__pow5mult>
 800780c:	9b06      	ldr	r3, [sp, #24]
 800780e:	2b01      	cmp	r3, #1
 8007810:	4606      	mov	r6, r0
 8007812:	f340 8081 	ble.w	8007918 <_dtoa_r+0x8c8>
 8007816:	f04f 0800 	mov.w	r8, #0
 800781a:	6933      	ldr	r3, [r6, #16]
 800781c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007820:	6918      	ldr	r0, [r3, #16]
 8007822:	f000 fce5 	bl	80081f0 <__hi0bits>
 8007826:	f1c0 0020 	rsb	r0, r0, #32
 800782a:	9b05      	ldr	r3, [sp, #20]
 800782c:	4418      	add	r0, r3
 800782e:	f010 001f 	ands.w	r0, r0, #31
 8007832:	f000 8092 	beq.w	800795a <_dtoa_r+0x90a>
 8007836:	f1c0 0320 	rsb	r3, r0, #32
 800783a:	2b04      	cmp	r3, #4
 800783c:	f340 808a 	ble.w	8007954 <_dtoa_r+0x904>
 8007840:	f1c0 001c 	rsb	r0, r0, #28
 8007844:	9b04      	ldr	r3, [sp, #16]
 8007846:	4403      	add	r3, r0
 8007848:	9304      	str	r3, [sp, #16]
 800784a:	9b05      	ldr	r3, [sp, #20]
 800784c:	4403      	add	r3, r0
 800784e:	4405      	add	r5, r0
 8007850:	9305      	str	r3, [sp, #20]
 8007852:	9b04      	ldr	r3, [sp, #16]
 8007854:	2b00      	cmp	r3, #0
 8007856:	dd07      	ble.n	8007868 <_dtoa_r+0x818>
 8007858:	ee18 1a10 	vmov	r1, s16
 800785c:	461a      	mov	r2, r3
 800785e:	4620      	mov	r0, r4
 8007860:	f000 fe30 	bl	80084c4 <__lshift>
 8007864:	ee08 0a10 	vmov	s16, r0
 8007868:	9b05      	ldr	r3, [sp, #20]
 800786a:	2b00      	cmp	r3, #0
 800786c:	dd05      	ble.n	800787a <_dtoa_r+0x82a>
 800786e:	4631      	mov	r1, r6
 8007870:	461a      	mov	r2, r3
 8007872:	4620      	mov	r0, r4
 8007874:	f000 fe26 	bl	80084c4 <__lshift>
 8007878:	4606      	mov	r6, r0
 800787a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d06e      	beq.n	800795e <_dtoa_r+0x90e>
 8007880:	ee18 0a10 	vmov	r0, s16
 8007884:	4631      	mov	r1, r6
 8007886:	f000 fe8d 	bl	80085a4 <__mcmp>
 800788a:	2800      	cmp	r0, #0
 800788c:	da67      	bge.n	800795e <_dtoa_r+0x90e>
 800788e:	9b00      	ldr	r3, [sp, #0]
 8007890:	3b01      	subs	r3, #1
 8007892:	ee18 1a10 	vmov	r1, s16
 8007896:	9300      	str	r3, [sp, #0]
 8007898:	220a      	movs	r2, #10
 800789a:	2300      	movs	r3, #0
 800789c:	4620      	mov	r0, r4
 800789e:	f000 fc61 	bl	8008164 <__multadd>
 80078a2:	9b08      	ldr	r3, [sp, #32]
 80078a4:	ee08 0a10 	vmov	s16, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 81b1 	beq.w	8007c10 <_dtoa_r+0xbc0>
 80078ae:	2300      	movs	r3, #0
 80078b0:	4639      	mov	r1, r7
 80078b2:	220a      	movs	r2, #10
 80078b4:	4620      	mov	r0, r4
 80078b6:	f000 fc55 	bl	8008164 <__multadd>
 80078ba:	9b02      	ldr	r3, [sp, #8]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	4607      	mov	r7, r0
 80078c0:	f300 808e 	bgt.w	80079e0 <_dtoa_r+0x990>
 80078c4:	9b06      	ldr	r3, [sp, #24]
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	dc51      	bgt.n	800796e <_dtoa_r+0x91e>
 80078ca:	e089      	b.n	80079e0 <_dtoa_r+0x990>
 80078cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80078d2:	e74b      	b.n	800776c <_dtoa_r+0x71c>
 80078d4:	9b03      	ldr	r3, [sp, #12]
 80078d6:	1e5e      	subs	r6, r3, #1
 80078d8:	9b07      	ldr	r3, [sp, #28]
 80078da:	42b3      	cmp	r3, r6
 80078dc:	bfbf      	itttt	lt
 80078de:	9b07      	ldrlt	r3, [sp, #28]
 80078e0:	9607      	strlt	r6, [sp, #28]
 80078e2:	1af2      	sublt	r2, r6, r3
 80078e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80078e6:	bfb6      	itet	lt
 80078e8:	189b      	addlt	r3, r3, r2
 80078ea:	1b9e      	subge	r6, r3, r6
 80078ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80078ee:	9b03      	ldr	r3, [sp, #12]
 80078f0:	bfb8      	it	lt
 80078f2:	2600      	movlt	r6, #0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	bfb7      	itett	lt
 80078f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80078fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007900:	1a9d      	sublt	r5, r3, r2
 8007902:	2300      	movlt	r3, #0
 8007904:	e734      	b.n	8007770 <_dtoa_r+0x720>
 8007906:	9e07      	ldr	r6, [sp, #28]
 8007908:	9d04      	ldr	r5, [sp, #16]
 800790a:	9f08      	ldr	r7, [sp, #32]
 800790c:	e73b      	b.n	8007786 <_dtoa_r+0x736>
 800790e:	9a07      	ldr	r2, [sp, #28]
 8007910:	e767      	b.n	80077e2 <_dtoa_r+0x792>
 8007912:	9b06      	ldr	r3, [sp, #24]
 8007914:	2b01      	cmp	r3, #1
 8007916:	dc18      	bgt.n	800794a <_dtoa_r+0x8fa>
 8007918:	f1ba 0f00 	cmp.w	sl, #0
 800791c:	d115      	bne.n	800794a <_dtoa_r+0x8fa>
 800791e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007922:	b993      	cbnz	r3, 800794a <_dtoa_r+0x8fa>
 8007924:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007928:	0d1b      	lsrs	r3, r3, #20
 800792a:	051b      	lsls	r3, r3, #20
 800792c:	b183      	cbz	r3, 8007950 <_dtoa_r+0x900>
 800792e:	9b04      	ldr	r3, [sp, #16]
 8007930:	3301      	adds	r3, #1
 8007932:	9304      	str	r3, [sp, #16]
 8007934:	9b05      	ldr	r3, [sp, #20]
 8007936:	3301      	adds	r3, #1
 8007938:	9305      	str	r3, [sp, #20]
 800793a:	f04f 0801 	mov.w	r8, #1
 800793e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007940:	2b00      	cmp	r3, #0
 8007942:	f47f af6a 	bne.w	800781a <_dtoa_r+0x7ca>
 8007946:	2001      	movs	r0, #1
 8007948:	e76f      	b.n	800782a <_dtoa_r+0x7da>
 800794a:	f04f 0800 	mov.w	r8, #0
 800794e:	e7f6      	b.n	800793e <_dtoa_r+0x8ee>
 8007950:	4698      	mov	r8, r3
 8007952:	e7f4      	b.n	800793e <_dtoa_r+0x8ee>
 8007954:	f43f af7d 	beq.w	8007852 <_dtoa_r+0x802>
 8007958:	4618      	mov	r0, r3
 800795a:	301c      	adds	r0, #28
 800795c:	e772      	b.n	8007844 <_dtoa_r+0x7f4>
 800795e:	9b03      	ldr	r3, [sp, #12]
 8007960:	2b00      	cmp	r3, #0
 8007962:	dc37      	bgt.n	80079d4 <_dtoa_r+0x984>
 8007964:	9b06      	ldr	r3, [sp, #24]
 8007966:	2b02      	cmp	r3, #2
 8007968:	dd34      	ble.n	80079d4 <_dtoa_r+0x984>
 800796a:	9b03      	ldr	r3, [sp, #12]
 800796c:	9302      	str	r3, [sp, #8]
 800796e:	9b02      	ldr	r3, [sp, #8]
 8007970:	b96b      	cbnz	r3, 800798e <_dtoa_r+0x93e>
 8007972:	4631      	mov	r1, r6
 8007974:	2205      	movs	r2, #5
 8007976:	4620      	mov	r0, r4
 8007978:	f000 fbf4 	bl	8008164 <__multadd>
 800797c:	4601      	mov	r1, r0
 800797e:	4606      	mov	r6, r0
 8007980:	ee18 0a10 	vmov	r0, s16
 8007984:	f000 fe0e 	bl	80085a4 <__mcmp>
 8007988:	2800      	cmp	r0, #0
 800798a:	f73f adbb 	bgt.w	8007504 <_dtoa_r+0x4b4>
 800798e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007990:	9d01      	ldr	r5, [sp, #4]
 8007992:	43db      	mvns	r3, r3
 8007994:	9300      	str	r3, [sp, #0]
 8007996:	f04f 0800 	mov.w	r8, #0
 800799a:	4631      	mov	r1, r6
 800799c:	4620      	mov	r0, r4
 800799e:	f000 fbbf 	bl	8008120 <_Bfree>
 80079a2:	2f00      	cmp	r7, #0
 80079a4:	f43f aea4 	beq.w	80076f0 <_dtoa_r+0x6a0>
 80079a8:	f1b8 0f00 	cmp.w	r8, #0
 80079ac:	d005      	beq.n	80079ba <_dtoa_r+0x96a>
 80079ae:	45b8      	cmp	r8, r7
 80079b0:	d003      	beq.n	80079ba <_dtoa_r+0x96a>
 80079b2:	4641      	mov	r1, r8
 80079b4:	4620      	mov	r0, r4
 80079b6:	f000 fbb3 	bl	8008120 <_Bfree>
 80079ba:	4639      	mov	r1, r7
 80079bc:	4620      	mov	r0, r4
 80079be:	f000 fbaf 	bl	8008120 <_Bfree>
 80079c2:	e695      	b.n	80076f0 <_dtoa_r+0x6a0>
 80079c4:	2600      	movs	r6, #0
 80079c6:	4637      	mov	r7, r6
 80079c8:	e7e1      	b.n	800798e <_dtoa_r+0x93e>
 80079ca:	9700      	str	r7, [sp, #0]
 80079cc:	4637      	mov	r7, r6
 80079ce:	e599      	b.n	8007504 <_dtoa_r+0x4b4>
 80079d0:	40240000 	.word	0x40240000
 80079d4:	9b08      	ldr	r3, [sp, #32]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 80ca 	beq.w	8007b70 <_dtoa_r+0xb20>
 80079dc:	9b03      	ldr	r3, [sp, #12]
 80079de:	9302      	str	r3, [sp, #8]
 80079e0:	2d00      	cmp	r5, #0
 80079e2:	dd05      	ble.n	80079f0 <_dtoa_r+0x9a0>
 80079e4:	4639      	mov	r1, r7
 80079e6:	462a      	mov	r2, r5
 80079e8:	4620      	mov	r0, r4
 80079ea:	f000 fd6b 	bl	80084c4 <__lshift>
 80079ee:	4607      	mov	r7, r0
 80079f0:	f1b8 0f00 	cmp.w	r8, #0
 80079f4:	d05b      	beq.n	8007aae <_dtoa_r+0xa5e>
 80079f6:	6879      	ldr	r1, [r7, #4]
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 fb51 	bl	80080a0 <_Balloc>
 80079fe:	4605      	mov	r5, r0
 8007a00:	b928      	cbnz	r0, 8007a0e <_dtoa_r+0x9be>
 8007a02:	4b87      	ldr	r3, [pc, #540]	; (8007c20 <_dtoa_r+0xbd0>)
 8007a04:	4602      	mov	r2, r0
 8007a06:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007a0a:	f7ff bb3b 	b.w	8007084 <_dtoa_r+0x34>
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	3202      	adds	r2, #2
 8007a12:	0092      	lsls	r2, r2, #2
 8007a14:	f107 010c 	add.w	r1, r7, #12
 8007a18:	300c      	adds	r0, #12
 8007a1a:	f000 fb33 	bl	8008084 <memcpy>
 8007a1e:	2201      	movs	r2, #1
 8007a20:	4629      	mov	r1, r5
 8007a22:	4620      	mov	r0, r4
 8007a24:	f000 fd4e 	bl	80084c4 <__lshift>
 8007a28:	9b01      	ldr	r3, [sp, #4]
 8007a2a:	f103 0901 	add.w	r9, r3, #1
 8007a2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007a32:	4413      	add	r3, r2
 8007a34:	9305      	str	r3, [sp, #20]
 8007a36:	f00a 0301 	and.w	r3, sl, #1
 8007a3a:	46b8      	mov	r8, r7
 8007a3c:	9304      	str	r3, [sp, #16]
 8007a3e:	4607      	mov	r7, r0
 8007a40:	4631      	mov	r1, r6
 8007a42:	ee18 0a10 	vmov	r0, s16
 8007a46:	f7ff fa75 	bl	8006f34 <quorem>
 8007a4a:	4641      	mov	r1, r8
 8007a4c:	9002      	str	r0, [sp, #8]
 8007a4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007a52:	ee18 0a10 	vmov	r0, s16
 8007a56:	f000 fda5 	bl	80085a4 <__mcmp>
 8007a5a:	463a      	mov	r2, r7
 8007a5c:	9003      	str	r0, [sp, #12]
 8007a5e:	4631      	mov	r1, r6
 8007a60:	4620      	mov	r0, r4
 8007a62:	f000 fdbb 	bl	80085dc <__mdiff>
 8007a66:	68c2      	ldr	r2, [r0, #12]
 8007a68:	f109 3bff 	add.w	fp, r9, #4294967295
 8007a6c:	4605      	mov	r5, r0
 8007a6e:	bb02      	cbnz	r2, 8007ab2 <_dtoa_r+0xa62>
 8007a70:	4601      	mov	r1, r0
 8007a72:	ee18 0a10 	vmov	r0, s16
 8007a76:	f000 fd95 	bl	80085a4 <__mcmp>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	4629      	mov	r1, r5
 8007a7e:	4620      	mov	r0, r4
 8007a80:	9207      	str	r2, [sp, #28]
 8007a82:	f000 fb4d 	bl	8008120 <_Bfree>
 8007a86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007a8a:	ea43 0102 	orr.w	r1, r3, r2
 8007a8e:	9b04      	ldr	r3, [sp, #16]
 8007a90:	430b      	orrs	r3, r1
 8007a92:	464d      	mov	r5, r9
 8007a94:	d10f      	bne.n	8007ab6 <_dtoa_r+0xa66>
 8007a96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a9a:	d02a      	beq.n	8007af2 <_dtoa_r+0xaa2>
 8007a9c:	9b03      	ldr	r3, [sp, #12]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	dd02      	ble.n	8007aa8 <_dtoa_r+0xa58>
 8007aa2:	9b02      	ldr	r3, [sp, #8]
 8007aa4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007aa8:	f88b a000 	strb.w	sl, [fp]
 8007aac:	e775      	b.n	800799a <_dtoa_r+0x94a>
 8007aae:	4638      	mov	r0, r7
 8007ab0:	e7ba      	b.n	8007a28 <_dtoa_r+0x9d8>
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	e7e2      	b.n	8007a7c <_dtoa_r+0xa2c>
 8007ab6:	9b03      	ldr	r3, [sp, #12]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	db04      	blt.n	8007ac6 <_dtoa_r+0xa76>
 8007abc:	9906      	ldr	r1, [sp, #24]
 8007abe:	430b      	orrs	r3, r1
 8007ac0:	9904      	ldr	r1, [sp, #16]
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	d122      	bne.n	8007b0c <_dtoa_r+0xabc>
 8007ac6:	2a00      	cmp	r2, #0
 8007ac8:	ddee      	ble.n	8007aa8 <_dtoa_r+0xa58>
 8007aca:	ee18 1a10 	vmov	r1, s16
 8007ace:	2201      	movs	r2, #1
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 fcf7 	bl	80084c4 <__lshift>
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	ee08 0a10 	vmov	s16, r0
 8007adc:	f000 fd62 	bl	80085a4 <__mcmp>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	dc03      	bgt.n	8007aec <_dtoa_r+0xa9c>
 8007ae4:	d1e0      	bne.n	8007aa8 <_dtoa_r+0xa58>
 8007ae6:	f01a 0f01 	tst.w	sl, #1
 8007aea:	d0dd      	beq.n	8007aa8 <_dtoa_r+0xa58>
 8007aec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007af0:	d1d7      	bne.n	8007aa2 <_dtoa_r+0xa52>
 8007af2:	2339      	movs	r3, #57	; 0x39
 8007af4:	f88b 3000 	strb.w	r3, [fp]
 8007af8:	462b      	mov	r3, r5
 8007afa:	461d      	mov	r5, r3
 8007afc:	3b01      	subs	r3, #1
 8007afe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007b02:	2a39      	cmp	r2, #57	; 0x39
 8007b04:	d071      	beq.n	8007bea <_dtoa_r+0xb9a>
 8007b06:	3201      	adds	r2, #1
 8007b08:	701a      	strb	r2, [r3, #0]
 8007b0a:	e746      	b.n	800799a <_dtoa_r+0x94a>
 8007b0c:	2a00      	cmp	r2, #0
 8007b0e:	dd07      	ble.n	8007b20 <_dtoa_r+0xad0>
 8007b10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007b14:	d0ed      	beq.n	8007af2 <_dtoa_r+0xaa2>
 8007b16:	f10a 0301 	add.w	r3, sl, #1
 8007b1a:	f88b 3000 	strb.w	r3, [fp]
 8007b1e:	e73c      	b.n	800799a <_dtoa_r+0x94a>
 8007b20:	9b05      	ldr	r3, [sp, #20]
 8007b22:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007b26:	4599      	cmp	r9, r3
 8007b28:	d047      	beq.n	8007bba <_dtoa_r+0xb6a>
 8007b2a:	ee18 1a10 	vmov	r1, s16
 8007b2e:	2300      	movs	r3, #0
 8007b30:	220a      	movs	r2, #10
 8007b32:	4620      	mov	r0, r4
 8007b34:	f000 fb16 	bl	8008164 <__multadd>
 8007b38:	45b8      	cmp	r8, r7
 8007b3a:	ee08 0a10 	vmov	s16, r0
 8007b3e:	f04f 0300 	mov.w	r3, #0
 8007b42:	f04f 020a 	mov.w	r2, #10
 8007b46:	4641      	mov	r1, r8
 8007b48:	4620      	mov	r0, r4
 8007b4a:	d106      	bne.n	8007b5a <_dtoa_r+0xb0a>
 8007b4c:	f000 fb0a 	bl	8008164 <__multadd>
 8007b50:	4680      	mov	r8, r0
 8007b52:	4607      	mov	r7, r0
 8007b54:	f109 0901 	add.w	r9, r9, #1
 8007b58:	e772      	b.n	8007a40 <_dtoa_r+0x9f0>
 8007b5a:	f000 fb03 	bl	8008164 <__multadd>
 8007b5e:	4639      	mov	r1, r7
 8007b60:	4680      	mov	r8, r0
 8007b62:	2300      	movs	r3, #0
 8007b64:	220a      	movs	r2, #10
 8007b66:	4620      	mov	r0, r4
 8007b68:	f000 fafc 	bl	8008164 <__multadd>
 8007b6c:	4607      	mov	r7, r0
 8007b6e:	e7f1      	b.n	8007b54 <_dtoa_r+0xb04>
 8007b70:	9b03      	ldr	r3, [sp, #12]
 8007b72:	9302      	str	r3, [sp, #8]
 8007b74:	9d01      	ldr	r5, [sp, #4]
 8007b76:	ee18 0a10 	vmov	r0, s16
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	f7ff f9da 	bl	8006f34 <quorem>
 8007b80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007b84:	9b01      	ldr	r3, [sp, #4]
 8007b86:	f805 ab01 	strb.w	sl, [r5], #1
 8007b8a:	1aea      	subs	r2, r5, r3
 8007b8c:	9b02      	ldr	r3, [sp, #8]
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	dd09      	ble.n	8007ba6 <_dtoa_r+0xb56>
 8007b92:	ee18 1a10 	vmov	r1, s16
 8007b96:	2300      	movs	r3, #0
 8007b98:	220a      	movs	r2, #10
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	f000 fae2 	bl	8008164 <__multadd>
 8007ba0:	ee08 0a10 	vmov	s16, r0
 8007ba4:	e7e7      	b.n	8007b76 <_dtoa_r+0xb26>
 8007ba6:	9b02      	ldr	r3, [sp, #8]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	bfc8      	it	gt
 8007bac:	461d      	movgt	r5, r3
 8007bae:	9b01      	ldr	r3, [sp, #4]
 8007bb0:	bfd8      	it	le
 8007bb2:	2501      	movle	r5, #1
 8007bb4:	441d      	add	r5, r3
 8007bb6:	f04f 0800 	mov.w	r8, #0
 8007bba:	ee18 1a10 	vmov	r1, s16
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	f000 fc7f 	bl	80084c4 <__lshift>
 8007bc6:	4631      	mov	r1, r6
 8007bc8:	ee08 0a10 	vmov	s16, r0
 8007bcc:	f000 fcea 	bl	80085a4 <__mcmp>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	dc91      	bgt.n	8007af8 <_dtoa_r+0xaa8>
 8007bd4:	d102      	bne.n	8007bdc <_dtoa_r+0xb8c>
 8007bd6:	f01a 0f01 	tst.w	sl, #1
 8007bda:	d18d      	bne.n	8007af8 <_dtoa_r+0xaa8>
 8007bdc:	462b      	mov	r3, r5
 8007bde:	461d      	mov	r5, r3
 8007be0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007be4:	2a30      	cmp	r2, #48	; 0x30
 8007be6:	d0fa      	beq.n	8007bde <_dtoa_r+0xb8e>
 8007be8:	e6d7      	b.n	800799a <_dtoa_r+0x94a>
 8007bea:	9a01      	ldr	r2, [sp, #4]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d184      	bne.n	8007afa <_dtoa_r+0xaaa>
 8007bf0:	9b00      	ldr	r3, [sp, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	9300      	str	r3, [sp, #0]
 8007bf6:	2331      	movs	r3, #49	; 0x31
 8007bf8:	7013      	strb	r3, [r2, #0]
 8007bfa:	e6ce      	b.n	800799a <_dtoa_r+0x94a>
 8007bfc:	4b09      	ldr	r3, [pc, #36]	; (8007c24 <_dtoa_r+0xbd4>)
 8007bfe:	f7ff ba95 	b.w	800712c <_dtoa_r+0xdc>
 8007c02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f47f aa6e 	bne.w	80070e6 <_dtoa_r+0x96>
 8007c0a:	4b07      	ldr	r3, [pc, #28]	; (8007c28 <_dtoa_r+0xbd8>)
 8007c0c:	f7ff ba8e 	b.w	800712c <_dtoa_r+0xdc>
 8007c10:	9b02      	ldr	r3, [sp, #8]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	dcae      	bgt.n	8007b74 <_dtoa_r+0xb24>
 8007c16:	9b06      	ldr	r3, [sp, #24]
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	f73f aea8 	bgt.w	800796e <_dtoa_r+0x91e>
 8007c1e:	e7a9      	b.n	8007b74 <_dtoa_r+0xb24>
 8007c20:	080098b3 	.word	0x080098b3
 8007c24:	08009810 	.word	0x08009810
 8007c28:	08009834 	.word	0x08009834

08007c2c <__sflush_r>:
 8007c2c:	898a      	ldrh	r2, [r1, #12]
 8007c2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c32:	4605      	mov	r5, r0
 8007c34:	0710      	lsls	r0, r2, #28
 8007c36:	460c      	mov	r4, r1
 8007c38:	d458      	bmi.n	8007cec <__sflush_r+0xc0>
 8007c3a:	684b      	ldr	r3, [r1, #4]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	dc05      	bgt.n	8007c4c <__sflush_r+0x20>
 8007c40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	dc02      	bgt.n	8007c4c <__sflush_r+0x20>
 8007c46:	2000      	movs	r0, #0
 8007c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c4e:	2e00      	cmp	r6, #0
 8007c50:	d0f9      	beq.n	8007c46 <__sflush_r+0x1a>
 8007c52:	2300      	movs	r3, #0
 8007c54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c58:	682f      	ldr	r7, [r5, #0]
 8007c5a:	602b      	str	r3, [r5, #0]
 8007c5c:	d032      	beq.n	8007cc4 <__sflush_r+0x98>
 8007c5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c60:	89a3      	ldrh	r3, [r4, #12]
 8007c62:	075a      	lsls	r2, r3, #29
 8007c64:	d505      	bpl.n	8007c72 <__sflush_r+0x46>
 8007c66:	6863      	ldr	r3, [r4, #4]
 8007c68:	1ac0      	subs	r0, r0, r3
 8007c6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c6c:	b10b      	cbz	r3, 8007c72 <__sflush_r+0x46>
 8007c6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c70:	1ac0      	subs	r0, r0, r3
 8007c72:	2300      	movs	r3, #0
 8007c74:	4602      	mov	r2, r0
 8007c76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c78:	6a21      	ldr	r1, [r4, #32]
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	47b0      	blx	r6
 8007c7e:	1c43      	adds	r3, r0, #1
 8007c80:	89a3      	ldrh	r3, [r4, #12]
 8007c82:	d106      	bne.n	8007c92 <__sflush_r+0x66>
 8007c84:	6829      	ldr	r1, [r5, #0]
 8007c86:	291d      	cmp	r1, #29
 8007c88:	d82c      	bhi.n	8007ce4 <__sflush_r+0xb8>
 8007c8a:	4a2a      	ldr	r2, [pc, #168]	; (8007d34 <__sflush_r+0x108>)
 8007c8c:	40ca      	lsrs	r2, r1
 8007c8e:	07d6      	lsls	r6, r2, #31
 8007c90:	d528      	bpl.n	8007ce4 <__sflush_r+0xb8>
 8007c92:	2200      	movs	r2, #0
 8007c94:	6062      	str	r2, [r4, #4]
 8007c96:	04d9      	lsls	r1, r3, #19
 8007c98:	6922      	ldr	r2, [r4, #16]
 8007c9a:	6022      	str	r2, [r4, #0]
 8007c9c:	d504      	bpl.n	8007ca8 <__sflush_r+0x7c>
 8007c9e:	1c42      	adds	r2, r0, #1
 8007ca0:	d101      	bne.n	8007ca6 <__sflush_r+0x7a>
 8007ca2:	682b      	ldr	r3, [r5, #0]
 8007ca4:	b903      	cbnz	r3, 8007ca8 <__sflush_r+0x7c>
 8007ca6:	6560      	str	r0, [r4, #84]	; 0x54
 8007ca8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007caa:	602f      	str	r7, [r5, #0]
 8007cac:	2900      	cmp	r1, #0
 8007cae:	d0ca      	beq.n	8007c46 <__sflush_r+0x1a>
 8007cb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cb4:	4299      	cmp	r1, r3
 8007cb6:	d002      	beq.n	8007cbe <__sflush_r+0x92>
 8007cb8:	4628      	mov	r0, r5
 8007cba:	f000 fd8b 	bl	80087d4 <_free_r>
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	6360      	str	r0, [r4, #52]	; 0x34
 8007cc2:	e7c1      	b.n	8007c48 <__sflush_r+0x1c>
 8007cc4:	6a21      	ldr	r1, [r4, #32]
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	4628      	mov	r0, r5
 8007cca:	47b0      	blx	r6
 8007ccc:	1c41      	adds	r1, r0, #1
 8007cce:	d1c7      	bne.n	8007c60 <__sflush_r+0x34>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d0c4      	beq.n	8007c60 <__sflush_r+0x34>
 8007cd6:	2b1d      	cmp	r3, #29
 8007cd8:	d001      	beq.n	8007cde <__sflush_r+0xb2>
 8007cda:	2b16      	cmp	r3, #22
 8007cdc:	d101      	bne.n	8007ce2 <__sflush_r+0xb6>
 8007cde:	602f      	str	r7, [r5, #0]
 8007ce0:	e7b1      	b.n	8007c46 <__sflush_r+0x1a>
 8007ce2:	89a3      	ldrh	r3, [r4, #12]
 8007ce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ce8:	81a3      	strh	r3, [r4, #12]
 8007cea:	e7ad      	b.n	8007c48 <__sflush_r+0x1c>
 8007cec:	690f      	ldr	r7, [r1, #16]
 8007cee:	2f00      	cmp	r7, #0
 8007cf0:	d0a9      	beq.n	8007c46 <__sflush_r+0x1a>
 8007cf2:	0793      	lsls	r3, r2, #30
 8007cf4:	680e      	ldr	r6, [r1, #0]
 8007cf6:	bf08      	it	eq
 8007cf8:	694b      	ldreq	r3, [r1, #20]
 8007cfa:	600f      	str	r7, [r1, #0]
 8007cfc:	bf18      	it	ne
 8007cfe:	2300      	movne	r3, #0
 8007d00:	eba6 0807 	sub.w	r8, r6, r7
 8007d04:	608b      	str	r3, [r1, #8]
 8007d06:	f1b8 0f00 	cmp.w	r8, #0
 8007d0a:	dd9c      	ble.n	8007c46 <__sflush_r+0x1a>
 8007d0c:	6a21      	ldr	r1, [r4, #32]
 8007d0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d10:	4643      	mov	r3, r8
 8007d12:	463a      	mov	r2, r7
 8007d14:	4628      	mov	r0, r5
 8007d16:	47b0      	blx	r6
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	dc06      	bgt.n	8007d2a <__sflush_r+0xfe>
 8007d1c:	89a3      	ldrh	r3, [r4, #12]
 8007d1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d22:	81a3      	strh	r3, [r4, #12]
 8007d24:	f04f 30ff 	mov.w	r0, #4294967295
 8007d28:	e78e      	b.n	8007c48 <__sflush_r+0x1c>
 8007d2a:	4407      	add	r7, r0
 8007d2c:	eba8 0800 	sub.w	r8, r8, r0
 8007d30:	e7e9      	b.n	8007d06 <__sflush_r+0xda>
 8007d32:	bf00      	nop
 8007d34:	20400001 	.word	0x20400001

08007d38 <_fflush_r>:
 8007d38:	b538      	push	{r3, r4, r5, lr}
 8007d3a:	690b      	ldr	r3, [r1, #16]
 8007d3c:	4605      	mov	r5, r0
 8007d3e:	460c      	mov	r4, r1
 8007d40:	b913      	cbnz	r3, 8007d48 <_fflush_r+0x10>
 8007d42:	2500      	movs	r5, #0
 8007d44:	4628      	mov	r0, r5
 8007d46:	bd38      	pop	{r3, r4, r5, pc}
 8007d48:	b118      	cbz	r0, 8007d52 <_fflush_r+0x1a>
 8007d4a:	6983      	ldr	r3, [r0, #24]
 8007d4c:	b90b      	cbnz	r3, 8007d52 <_fflush_r+0x1a>
 8007d4e:	f000 f887 	bl	8007e60 <__sinit>
 8007d52:	4b14      	ldr	r3, [pc, #80]	; (8007da4 <_fflush_r+0x6c>)
 8007d54:	429c      	cmp	r4, r3
 8007d56:	d11b      	bne.n	8007d90 <_fflush_r+0x58>
 8007d58:	686c      	ldr	r4, [r5, #4]
 8007d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d0ef      	beq.n	8007d42 <_fflush_r+0xa>
 8007d62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d64:	07d0      	lsls	r0, r2, #31
 8007d66:	d404      	bmi.n	8007d72 <_fflush_r+0x3a>
 8007d68:	0599      	lsls	r1, r3, #22
 8007d6a:	d402      	bmi.n	8007d72 <_fflush_r+0x3a>
 8007d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d6e:	f000 f91a 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 8007d72:	4628      	mov	r0, r5
 8007d74:	4621      	mov	r1, r4
 8007d76:	f7ff ff59 	bl	8007c2c <__sflush_r>
 8007d7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d7c:	07da      	lsls	r2, r3, #31
 8007d7e:	4605      	mov	r5, r0
 8007d80:	d4e0      	bmi.n	8007d44 <_fflush_r+0xc>
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	059b      	lsls	r3, r3, #22
 8007d86:	d4dd      	bmi.n	8007d44 <_fflush_r+0xc>
 8007d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d8a:	f000 f90d 	bl	8007fa8 <__retarget_lock_release_recursive>
 8007d8e:	e7d9      	b.n	8007d44 <_fflush_r+0xc>
 8007d90:	4b05      	ldr	r3, [pc, #20]	; (8007da8 <_fflush_r+0x70>)
 8007d92:	429c      	cmp	r4, r3
 8007d94:	d101      	bne.n	8007d9a <_fflush_r+0x62>
 8007d96:	68ac      	ldr	r4, [r5, #8]
 8007d98:	e7df      	b.n	8007d5a <_fflush_r+0x22>
 8007d9a:	4b04      	ldr	r3, [pc, #16]	; (8007dac <_fflush_r+0x74>)
 8007d9c:	429c      	cmp	r4, r3
 8007d9e:	bf08      	it	eq
 8007da0:	68ec      	ldreq	r4, [r5, #12]
 8007da2:	e7da      	b.n	8007d5a <_fflush_r+0x22>
 8007da4:	080098e4 	.word	0x080098e4
 8007da8:	08009904 	.word	0x08009904
 8007dac:	080098c4 	.word	0x080098c4

08007db0 <std>:
 8007db0:	2300      	movs	r3, #0
 8007db2:	b510      	push	{r4, lr}
 8007db4:	4604      	mov	r4, r0
 8007db6:	e9c0 3300 	strd	r3, r3, [r0]
 8007dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dbe:	6083      	str	r3, [r0, #8]
 8007dc0:	8181      	strh	r1, [r0, #12]
 8007dc2:	6643      	str	r3, [r0, #100]	; 0x64
 8007dc4:	81c2      	strh	r2, [r0, #14]
 8007dc6:	6183      	str	r3, [r0, #24]
 8007dc8:	4619      	mov	r1, r3
 8007dca:	2208      	movs	r2, #8
 8007dcc:	305c      	adds	r0, #92	; 0x5c
 8007dce:	f7fe fb09 	bl	80063e4 <memset>
 8007dd2:	4b05      	ldr	r3, [pc, #20]	; (8007de8 <std+0x38>)
 8007dd4:	6263      	str	r3, [r4, #36]	; 0x24
 8007dd6:	4b05      	ldr	r3, [pc, #20]	; (8007dec <std+0x3c>)
 8007dd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007dda:	4b05      	ldr	r3, [pc, #20]	; (8007df0 <std+0x40>)
 8007ddc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dde:	4b05      	ldr	r3, [pc, #20]	; (8007df4 <std+0x44>)
 8007de0:	6224      	str	r4, [r4, #32]
 8007de2:	6323      	str	r3, [r4, #48]	; 0x30
 8007de4:	bd10      	pop	{r4, pc}
 8007de6:	bf00      	nop
 8007de8:	080089b5 	.word	0x080089b5
 8007dec:	080089d7 	.word	0x080089d7
 8007df0:	08008a0f 	.word	0x08008a0f
 8007df4:	08008a33 	.word	0x08008a33

08007df8 <_cleanup_r>:
 8007df8:	4901      	ldr	r1, [pc, #4]	; (8007e00 <_cleanup_r+0x8>)
 8007dfa:	f000 b8af 	b.w	8007f5c <_fwalk_reent>
 8007dfe:	bf00      	nop
 8007e00:	08007d39 	.word	0x08007d39

08007e04 <__sfmoreglue>:
 8007e04:	b570      	push	{r4, r5, r6, lr}
 8007e06:	2268      	movs	r2, #104	; 0x68
 8007e08:	1e4d      	subs	r5, r1, #1
 8007e0a:	4355      	muls	r5, r2
 8007e0c:	460e      	mov	r6, r1
 8007e0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e12:	f000 fd4b 	bl	80088ac <_malloc_r>
 8007e16:	4604      	mov	r4, r0
 8007e18:	b140      	cbz	r0, 8007e2c <__sfmoreglue+0x28>
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	e9c0 1600 	strd	r1, r6, [r0]
 8007e20:	300c      	adds	r0, #12
 8007e22:	60a0      	str	r0, [r4, #8]
 8007e24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e28:	f7fe fadc 	bl	80063e4 <memset>
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}

08007e30 <__sfp_lock_acquire>:
 8007e30:	4801      	ldr	r0, [pc, #4]	; (8007e38 <__sfp_lock_acquire+0x8>)
 8007e32:	f000 b8b8 	b.w	8007fa6 <__retarget_lock_acquire_recursive>
 8007e36:	bf00      	nop
 8007e38:	20000401 	.word	0x20000401

08007e3c <__sfp_lock_release>:
 8007e3c:	4801      	ldr	r0, [pc, #4]	; (8007e44 <__sfp_lock_release+0x8>)
 8007e3e:	f000 b8b3 	b.w	8007fa8 <__retarget_lock_release_recursive>
 8007e42:	bf00      	nop
 8007e44:	20000401 	.word	0x20000401

08007e48 <__sinit_lock_acquire>:
 8007e48:	4801      	ldr	r0, [pc, #4]	; (8007e50 <__sinit_lock_acquire+0x8>)
 8007e4a:	f000 b8ac 	b.w	8007fa6 <__retarget_lock_acquire_recursive>
 8007e4e:	bf00      	nop
 8007e50:	20000402 	.word	0x20000402

08007e54 <__sinit_lock_release>:
 8007e54:	4801      	ldr	r0, [pc, #4]	; (8007e5c <__sinit_lock_release+0x8>)
 8007e56:	f000 b8a7 	b.w	8007fa8 <__retarget_lock_release_recursive>
 8007e5a:	bf00      	nop
 8007e5c:	20000402 	.word	0x20000402

08007e60 <__sinit>:
 8007e60:	b510      	push	{r4, lr}
 8007e62:	4604      	mov	r4, r0
 8007e64:	f7ff fff0 	bl	8007e48 <__sinit_lock_acquire>
 8007e68:	69a3      	ldr	r3, [r4, #24]
 8007e6a:	b11b      	cbz	r3, 8007e74 <__sinit+0x14>
 8007e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e70:	f7ff bff0 	b.w	8007e54 <__sinit_lock_release>
 8007e74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e78:	6523      	str	r3, [r4, #80]	; 0x50
 8007e7a:	4b13      	ldr	r3, [pc, #76]	; (8007ec8 <__sinit+0x68>)
 8007e7c:	4a13      	ldr	r2, [pc, #76]	; (8007ecc <__sinit+0x6c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e82:	42a3      	cmp	r3, r4
 8007e84:	bf04      	itt	eq
 8007e86:	2301      	moveq	r3, #1
 8007e88:	61a3      	streq	r3, [r4, #24]
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f000 f820 	bl	8007ed0 <__sfp>
 8007e90:	6060      	str	r0, [r4, #4]
 8007e92:	4620      	mov	r0, r4
 8007e94:	f000 f81c 	bl	8007ed0 <__sfp>
 8007e98:	60a0      	str	r0, [r4, #8]
 8007e9a:	4620      	mov	r0, r4
 8007e9c:	f000 f818 	bl	8007ed0 <__sfp>
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	60e0      	str	r0, [r4, #12]
 8007ea4:	2104      	movs	r1, #4
 8007ea6:	6860      	ldr	r0, [r4, #4]
 8007ea8:	f7ff ff82 	bl	8007db0 <std>
 8007eac:	68a0      	ldr	r0, [r4, #8]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	2109      	movs	r1, #9
 8007eb2:	f7ff ff7d 	bl	8007db0 <std>
 8007eb6:	68e0      	ldr	r0, [r4, #12]
 8007eb8:	2202      	movs	r2, #2
 8007eba:	2112      	movs	r1, #18
 8007ebc:	f7ff ff78 	bl	8007db0 <std>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	61a3      	str	r3, [r4, #24]
 8007ec4:	e7d2      	b.n	8007e6c <__sinit+0xc>
 8007ec6:	bf00      	nop
 8007ec8:	080097fc 	.word	0x080097fc
 8007ecc:	08007df9 	.word	0x08007df9

08007ed0 <__sfp>:
 8007ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ed2:	4607      	mov	r7, r0
 8007ed4:	f7ff ffac 	bl	8007e30 <__sfp_lock_acquire>
 8007ed8:	4b1e      	ldr	r3, [pc, #120]	; (8007f54 <__sfp+0x84>)
 8007eda:	681e      	ldr	r6, [r3, #0]
 8007edc:	69b3      	ldr	r3, [r6, #24]
 8007ede:	b913      	cbnz	r3, 8007ee6 <__sfp+0x16>
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	f7ff ffbd 	bl	8007e60 <__sinit>
 8007ee6:	3648      	adds	r6, #72	; 0x48
 8007ee8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	d503      	bpl.n	8007ef8 <__sfp+0x28>
 8007ef0:	6833      	ldr	r3, [r6, #0]
 8007ef2:	b30b      	cbz	r3, 8007f38 <__sfp+0x68>
 8007ef4:	6836      	ldr	r6, [r6, #0]
 8007ef6:	e7f7      	b.n	8007ee8 <__sfp+0x18>
 8007ef8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007efc:	b9d5      	cbnz	r5, 8007f34 <__sfp+0x64>
 8007efe:	4b16      	ldr	r3, [pc, #88]	; (8007f58 <__sfp+0x88>)
 8007f00:	60e3      	str	r3, [r4, #12]
 8007f02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f06:	6665      	str	r5, [r4, #100]	; 0x64
 8007f08:	f000 f84c 	bl	8007fa4 <__retarget_lock_init_recursive>
 8007f0c:	f7ff ff96 	bl	8007e3c <__sfp_lock_release>
 8007f10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f18:	6025      	str	r5, [r4, #0]
 8007f1a:	61a5      	str	r5, [r4, #24]
 8007f1c:	2208      	movs	r2, #8
 8007f1e:	4629      	mov	r1, r5
 8007f20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f24:	f7fe fa5e 	bl	80063e4 <memset>
 8007f28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f30:	4620      	mov	r0, r4
 8007f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f34:	3468      	adds	r4, #104	; 0x68
 8007f36:	e7d9      	b.n	8007eec <__sfp+0x1c>
 8007f38:	2104      	movs	r1, #4
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	f7ff ff62 	bl	8007e04 <__sfmoreglue>
 8007f40:	4604      	mov	r4, r0
 8007f42:	6030      	str	r0, [r6, #0]
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d1d5      	bne.n	8007ef4 <__sfp+0x24>
 8007f48:	f7ff ff78 	bl	8007e3c <__sfp_lock_release>
 8007f4c:	230c      	movs	r3, #12
 8007f4e:	603b      	str	r3, [r7, #0]
 8007f50:	e7ee      	b.n	8007f30 <__sfp+0x60>
 8007f52:	bf00      	nop
 8007f54:	080097fc 	.word	0x080097fc
 8007f58:	ffff0001 	.word	0xffff0001

08007f5c <_fwalk_reent>:
 8007f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f60:	4606      	mov	r6, r0
 8007f62:	4688      	mov	r8, r1
 8007f64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f68:	2700      	movs	r7, #0
 8007f6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f6e:	f1b9 0901 	subs.w	r9, r9, #1
 8007f72:	d505      	bpl.n	8007f80 <_fwalk_reent+0x24>
 8007f74:	6824      	ldr	r4, [r4, #0]
 8007f76:	2c00      	cmp	r4, #0
 8007f78:	d1f7      	bne.n	8007f6a <_fwalk_reent+0xe>
 8007f7a:	4638      	mov	r0, r7
 8007f7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f80:	89ab      	ldrh	r3, [r5, #12]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d907      	bls.n	8007f96 <_fwalk_reent+0x3a>
 8007f86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	d003      	beq.n	8007f96 <_fwalk_reent+0x3a>
 8007f8e:	4629      	mov	r1, r5
 8007f90:	4630      	mov	r0, r6
 8007f92:	47c0      	blx	r8
 8007f94:	4307      	orrs	r7, r0
 8007f96:	3568      	adds	r5, #104	; 0x68
 8007f98:	e7e9      	b.n	8007f6e <_fwalk_reent+0x12>
	...

08007f9c <_localeconv_r>:
 8007f9c:	4800      	ldr	r0, [pc, #0]	; (8007fa0 <_localeconv_r+0x4>)
 8007f9e:	4770      	bx	lr
 8007fa0:	20000160 	.word	0x20000160

08007fa4 <__retarget_lock_init_recursive>:
 8007fa4:	4770      	bx	lr

08007fa6 <__retarget_lock_acquire_recursive>:
 8007fa6:	4770      	bx	lr

08007fa8 <__retarget_lock_release_recursive>:
 8007fa8:	4770      	bx	lr

08007faa <__swhatbuf_r>:
 8007faa:	b570      	push	{r4, r5, r6, lr}
 8007fac:	460e      	mov	r6, r1
 8007fae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fb2:	2900      	cmp	r1, #0
 8007fb4:	b096      	sub	sp, #88	; 0x58
 8007fb6:	4614      	mov	r4, r2
 8007fb8:	461d      	mov	r5, r3
 8007fba:	da08      	bge.n	8007fce <__swhatbuf_r+0x24>
 8007fbc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	602a      	str	r2, [r5, #0]
 8007fc4:	061a      	lsls	r2, r3, #24
 8007fc6:	d410      	bmi.n	8007fea <__swhatbuf_r+0x40>
 8007fc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fcc:	e00e      	b.n	8007fec <__swhatbuf_r+0x42>
 8007fce:	466a      	mov	r2, sp
 8007fd0:	f000 fd86 	bl	8008ae0 <_fstat_r>
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	dbf1      	blt.n	8007fbc <__swhatbuf_r+0x12>
 8007fd8:	9a01      	ldr	r2, [sp, #4]
 8007fda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fde:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fe2:	425a      	negs	r2, r3
 8007fe4:	415a      	adcs	r2, r3
 8007fe6:	602a      	str	r2, [r5, #0]
 8007fe8:	e7ee      	b.n	8007fc8 <__swhatbuf_r+0x1e>
 8007fea:	2340      	movs	r3, #64	; 0x40
 8007fec:	2000      	movs	r0, #0
 8007fee:	6023      	str	r3, [r4, #0]
 8007ff0:	b016      	add	sp, #88	; 0x58
 8007ff2:	bd70      	pop	{r4, r5, r6, pc}

08007ff4 <__smakebuf_r>:
 8007ff4:	898b      	ldrh	r3, [r1, #12]
 8007ff6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007ff8:	079d      	lsls	r5, r3, #30
 8007ffa:	4606      	mov	r6, r0
 8007ffc:	460c      	mov	r4, r1
 8007ffe:	d507      	bpl.n	8008010 <__smakebuf_r+0x1c>
 8008000:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008004:	6023      	str	r3, [r4, #0]
 8008006:	6123      	str	r3, [r4, #16]
 8008008:	2301      	movs	r3, #1
 800800a:	6163      	str	r3, [r4, #20]
 800800c:	b002      	add	sp, #8
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	ab01      	add	r3, sp, #4
 8008012:	466a      	mov	r2, sp
 8008014:	f7ff ffc9 	bl	8007faa <__swhatbuf_r>
 8008018:	9900      	ldr	r1, [sp, #0]
 800801a:	4605      	mov	r5, r0
 800801c:	4630      	mov	r0, r6
 800801e:	f000 fc45 	bl	80088ac <_malloc_r>
 8008022:	b948      	cbnz	r0, 8008038 <__smakebuf_r+0x44>
 8008024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008028:	059a      	lsls	r2, r3, #22
 800802a:	d4ef      	bmi.n	800800c <__smakebuf_r+0x18>
 800802c:	f023 0303 	bic.w	r3, r3, #3
 8008030:	f043 0302 	orr.w	r3, r3, #2
 8008034:	81a3      	strh	r3, [r4, #12]
 8008036:	e7e3      	b.n	8008000 <__smakebuf_r+0xc>
 8008038:	4b0d      	ldr	r3, [pc, #52]	; (8008070 <__smakebuf_r+0x7c>)
 800803a:	62b3      	str	r3, [r6, #40]	; 0x28
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	6020      	str	r0, [r4, #0]
 8008040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008044:	81a3      	strh	r3, [r4, #12]
 8008046:	9b00      	ldr	r3, [sp, #0]
 8008048:	6163      	str	r3, [r4, #20]
 800804a:	9b01      	ldr	r3, [sp, #4]
 800804c:	6120      	str	r0, [r4, #16]
 800804e:	b15b      	cbz	r3, 8008068 <__smakebuf_r+0x74>
 8008050:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008054:	4630      	mov	r0, r6
 8008056:	f000 fd55 	bl	8008b04 <_isatty_r>
 800805a:	b128      	cbz	r0, 8008068 <__smakebuf_r+0x74>
 800805c:	89a3      	ldrh	r3, [r4, #12]
 800805e:	f023 0303 	bic.w	r3, r3, #3
 8008062:	f043 0301 	orr.w	r3, r3, #1
 8008066:	81a3      	strh	r3, [r4, #12]
 8008068:	89a0      	ldrh	r0, [r4, #12]
 800806a:	4305      	orrs	r5, r0
 800806c:	81a5      	strh	r5, [r4, #12]
 800806e:	e7cd      	b.n	800800c <__smakebuf_r+0x18>
 8008070:	08007df9 	.word	0x08007df9

08008074 <malloc>:
 8008074:	4b02      	ldr	r3, [pc, #8]	; (8008080 <malloc+0xc>)
 8008076:	4601      	mov	r1, r0
 8008078:	6818      	ldr	r0, [r3, #0]
 800807a:	f000 bc17 	b.w	80088ac <_malloc_r>
 800807e:	bf00      	nop
 8008080:	2000000c 	.word	0x2000000c

08008084 <memcpy>:
 8008084:	440a      	add	r2, r1
 8008086:	4291      	cmp	r1, r2
 8008088:	f100 33ff 	add.w	r3, r0, #4294967295
 800808c:	d100      	bne.n	8008090 <memcpy+0xc>
 800808e:	4770      	bx	lr
 8008090:	b510      	push	{r4, lr}
 8008092:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008096:	f803 4f01 	strb.w	r4, [r3, #1]!
 800809a:	4291      	cmp	r1, r2
 800809c:	d1f9      	bne.n	8008092 <memcpy+0xe>
 800809e:	bd10      	pop	{r4, pc}

080080a0 <_Balloc>:
 80080a0:	b570      	push	{r4, r5, r6, lr}
 80080a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080a4:	4604      	mov	r4, r0
 80080a6:	460d      	mov	r5, r1
 80080a8:	b976      	cbnz	r6, 80080c8 <_Balloc+0x28>
 80080aa:	2010      	movs	r0, #16
 80080ac:	f7ff ffe2 	bl	8008074 <malloc>
 80080b0:	4602      	mov	r2, r0
 80080b2:	6260      	str	r0, [r4, #36]	; 0x24
 80080b4:	b920      	cbnz	r0, 80080c0 <_Balloc+0x20>
 80080b6:	4b18      	ldr	r3, [pc, #96]	; (8008118 <_Balloc+0x78>)
 80080b8:	4818      	ldr	r0, [pc, #96]	; (800811c <_Balloc+0x7c>)
 80080ba:	2166      	movs	r1, #102	; 0x66
 80080bc:	f000 fcd0 	bl	8008a60 <__assert_func>
 80080c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080c4:	6006      	str	r6, [r0, #0]
 80080c6:	60c6      	str	r6, [r0, #12]
 80080c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080ca:	68f3      	ldr	r3, [r6, #12]
 80080cc:	b183      	cbz	r3, 80080f0 <_Balloc+0x50>
 80080ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080d6:	b9b8      	cbnz	r0, 8008108 <_Balloc+0x68>
 80080d8:	2101      	movs	r1, #1
 80080da:	fa01 f605 	lsl.w	r6, r1, r5
 80080de:	1d72      	adds	r2, r6, #5
 80080e0:	0092      	lsls	r2, r2, #2
 80080e2:	4620      	mov	r0, r4
 80080e4:	f000 fb60 	bl	80087a8 <_calloc_r>
 80080e8:	b160      	cbz	r0, 8008104 <_Balloc+0x64>
 80080ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080ee:	e00e      	b.n	800810e <_Balloc+0x6e>
 80080f0:	2221      	movs	r2, #33	; 0x21
 80080f2:	2104      	movs	r1, #4
 80080f4:	4620      	mov	r0, r4
 80080f6:	f000 fb57 	bl	80087a8 <_calloc_r>
 80080fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080fc:	60f0      	str	r0, [r6, #12]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1e4      	bne.n	80080ce <_Balloc+0x2e>
 8008104:	2000      	movs	r0, #0
 8008106:	bd70      	pop	{r4, r5, r6, pc}
 8008108:	6802      	ldr	r2, [r0, #0]
 800810a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800810e:	2300      	movs	r3, #0
 8008110:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008114:	e7f7      	b.n	8008106 <_Balloc+0x66>
 8008116:	bf00      	nop
 8008118:	08009841 	.word	0x08009841
 800811c:	08009924 	.word	0x08009924

08008120 <_Bfree>:
 8008120:	b570      	push	{r4, r5, r6, lr}
 8008122:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008124:	4605      	mov	r5, r0
 8008126:	460c      	mov	r4, r1
 8008128:	b976      	cbnz	r6, 8008148 <_Bfree+0x28>
 800812a:	2010      	movs	r0, #16
 800812c:	f7ff ffa2 	bl	8008074 <malloc>
 8008130:	4602      	mov	r2, r0
 8008132:	6268      	str	r0, [r5, #36]	; 0x24
 8008134:	b920      	cbnz	r0, 8008140 <_Bfree+0x20>
 8008136:	4b09      	ldr	r3, [pc, #36]	; (800815c <_Bfree+0x3c>)
 8008138:	4809      	ldr	r0, [pc, #36]	; (8008160 <_Bfree+0x40>)
 800813a:	218a      	movs	r1, #138	; 0x8a
 800813c:	f000 fc90 	bl	8008a60 <__assert_func>
 8008140:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008144:	6006      	str	r6, [r0, #0]
 8008146:	60c6      	str	r6, [r0, #12]
 8008148:	b13c      	cbz	r4, 800815a <_Bfree+0x3a>
 800814a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800814c:	6862      	ldr	r2, [r4, #4]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008154:	6021      	str	r1, [r4, #0]
 8008156:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800815a:	bd70      	pop	{r4, r5, r6, pc}
 800815c:	08009841 	.word	0x08009841
 8008160:	08009924 	.word	0x08009924

08008164 <__multadd>:
 8008164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008168:	690d      	ldr	r5, [r1, #16]
 800816a:	4607      	mov	r7, r0
 800816c:	460c      	mov	r4, r1
 800816e:	461e      	mov	r6, r3
 8008170:	f101 0c14 	add.w	ip, r1, #20
 8008174:	2000      	movs	r0, #0
 8008176:	f8dc 3000 	ldr.w	r3, [ip]
 800817a:	b299      	uxth	r1, r3
 800817c:	fb02 6101 	mla	r1, r2, r1, r6
 8008180:	0c1e      	lsrs	r6, r3, #16
 8008182:	0c0b      	lsrs	r3, r1, #16
 8008184:	fb02 3306 	mla	r3, r2, r6, r3
 8008188:	b289      	uxth	r1, r1
 800818a:	3001      	adds	r0, #1
 800818c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008190:	4285      	cmp	r5, r0
 8008192:	f84c 1b04 	str.w	r1, [ip], #4
 8008196:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800819a:	dcec      	bgt.n	8008176 <__multadd+0x12>
 800819c:	b30e      	cbz	r6, 80081e2 <__multadd+0x7e>
 800819e:	68a3      	ldr	r3, [r4, #8]
 80081a0:	42ab      	cmp	r3, r5
 80081a2:	dc19      	bgt.n	80081d8 <__multadd+0x74>
 80081a4:	6861      	ldr	r1, [r4, #4]
 80081a6:	4638      	mov	r0, r7
 80081a8:	3101      	adds	r1, #1
 80081aa:	f7ff ff79 	bl	80080a0 <_Balloc>
 80081ae:	4680      	mov	r8, r0
 80081b0:	b928      	cbnz	r0, 80081be <__multadd+0x5a>
 80081b2:	4602      	mov	r2, r0
 80081b4:	4b0c      	ldr	r3, [pc, #48]	; (80081e8 <__multadd+0x84>)
 80081b6:	480d      	ldr	r0, [pc, #52]	; (80081ec <__multadd+0x88>)
 80081b8:	21b5      	movs	r1, #181	; 0xb5
 80081ba:	f000 fc51 	bl	8008a60 <__assert_func>
 80081be:	6922      	ldr	r2, [r4, #16]
 80081c0:	3202      	adds	r2, #2
 80081c2:	f104 010c 	add.w	r1, r4, #12
 80081c6:	0092      	lsls	r2, r2, #2
 80081c8:	300c      	adds	r0, #12
 80081ca:	f7ff ff5b 	bl	8008084 <memcpy>
 80081ce:	4621      	mov	r1, r4
 80081d0:	4638      	mov	r0, r7
 80081d2:	f7ff ffa5 	bl	8008120 <_Bfree>
 80081d6:	4644      	mov	r4, r8
 80081d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081dc:	3501      	adds	r5, #1
 80081de:	615e      	str	r6, [r3, #20]
 80081e0:	6125      	str	r5, [r4, #16]
 80081e2:	4620      	mov	r0, r4
 80081e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e8:	080098b3 	.word	0x080098b3
 80081ec:	08009924 	.word	0x08009924

080081f0 <__hi0bits>:
 80081f0:	0c03      	lsrs	r3, r0, #16
 80081f2:	041b      	lsls	r3, r3, #16
 80081f4:	b9d3      	cbnz	r3, 800822c <__hi0bits+0x3c>
 80081f6:	0400      	lsls	r0, r0, #16
 80081f8:	2310      	movs	r3, #16
 80081fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80081fe:	bf04      	itt	eq
 8008200:	0200      	lsleq	r0, r0, #8
 8008202:	3308      	addeq	r3, #8
 8008204:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008208:	bf04      	itt	eq
 800820a:	0100      	lsleq	r0, r0, #4
 800820c:	3304      	addeq	r3, #4
 800820e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008212:	bf04      	itt	eq
 8008214:	0080      	lsleq	r0, r0, #2
 8008216:	3302      	addeq	r3, #2
 8008218:	2800      	cmp	r0, #0
 800821a:	db05      	blt.n	8008228 <__hi0bits+0x38>
 800821c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008220:	f103 0301 	add.w	r3, r3, #1
 8008224:	bf08      	it	eq
 8008226:	2320      	moveq	r3, #32
 8008228:	4618      	mov	r0, r3
 800822a:	4770      	bx	lr
 800822c:	2300      	movs	r3, #0
 800822e:	e7e4      	b.n	80081fa <__hi0bits+0xa>

08008230 <__lo0bits>:
 8008230:	6803      	ldr	r3, [r0, #0]
 8008232:	f013 0207 	ands.w	r2, r3, #7
 8008236:	4601      	mov	r1, r0
 8008238:	d00b      	beq.n	8008252 <__lo0bits+0x22>
 800823a:	07da      	lsls	r2, r3, #31
 800823c:	d423      	bmi.n	8008286 <__lo0bits+0x56>
 800823e:	0798      	lsls	r0, r3, #30
 8008240:	bf49      	itett	mi
 8008242:	085b      	lsrmi	r3, r3, #1
 8008244:	089b      	lsrpl	r3, r3, #2
 8008246:	2001      	movmi	r0, #1
 8008248:	600b      	strmi	r3, [r1, #0]
 800824a:	bf5c      	itt	pl
 800824c:	600b      	strpl	r3, [r1, #0]
 800824e:	2002      	movpl	r0, #2
 8008250:	4770      	bx	lr
 8008252:	b298      	uxth	r0, r3
 8008254:	b9a8      	cbnz	r0, 8008282 <__lo0bits+0x52>
 8008256:	0c1b      	lsrs	r3, r3, #16
 8008258:	2010      	movs	r0, #16
 800825a:	b2da      	uxtb	r2, r3
 800825c:	b90a      	cbnz	r2, 8008262 <__lo0bits+0x32>
 800825e:	3008      	adds	r0, #8
 8008260:	0a1b      	lsrs	r3, r3, #8
 8008262:	071a      	lsls	r2, r3, #28
 8008264:	bf04      	itt	eq
 8008266:	091b      	lsreq	r3, r3, #4
 8008268:	3004      	addeq	r0, #4
 800826a:	079a      	lsls	r2, r3, #30
 800826c:	bf04      	itt	eq
 800826e:	089b      	lsreq	r3, r3, #2
 8008270:	3002      	addeq	r0, #2
 8008272:	07da      	lsls	r2, r3, #31
 8008274:	d403      	bmi.n	800827e <__lo0bits+0x4e>
 8008276:	085b      	lsrs	r3, r3, #1
 8008278:	f100 0001 	add.w	r0, r0, #1
 800827c:	d005      	beq.n	800828a <__lo0bits+0x5a>
 800827e:	600b      	str	r3, [r1, #0]
 8008280:	4770      	bx	lr
 8008282:	4610      	mov	r0, r2
 8008284:	e7e9      	b.n	800825a <__lo0bits+0x2a>
 8008286:	2000      	movs	r0, #0
 8008288:	4770      	bx	lr
 800828a:	2020      	movs	r0, #32
 800828c:	4770      	bx	lr
	...

08008290 <__i2b>:
 8008290:	b510      	push	{r4, lr}
 8008292:	460c      	mov	r4, r1
 8008294:	2101      	movs	r1, #1
 8008296:	f7ff ff03 	bl	80080a0 <_Balloc>
 800829a:	4602      	mov	r2, r0
 800829c:	b928      	cbnz	r0, 80082aa <__i2b+0x1a>
 800829e:	4b05      	ldr	r3, [pc, #20]	; (80082b4 <__i2b+0x24>)
 80082a0:	4805      	ldr	r0, [pc, #20]	; (80082b8 <__i2b+0x28>)
 80082a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082a6:	f000 fbdb 	bl	8008a60 <__assert_func>
 80082aa:	2301      	movs	r3, #1
 80082ac:	6144      	str	r4, [r0, #20]
 80082ae:	6103      	str	r3, [r0, #16]
 80082b0:	bd10      	pop	{r4, pc}
 80082b2:	bf00      	nop
 80082b4:	080098b3 	.word	0x080098b3
 80082b8:	08009924 	.word	0x08009924

080082bc <__multiply>:
 80082bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c0:	4691      	mov	r9, r2
 80082c2:	690a      	ldr	r2, [r1, #16]
 80082c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80082c8:	429a      	cmp	r2, r3
 80082ca:	bfb8      	it	lt
 80082cc:	460b      	movlt	r3, r1
 80082ce:	460c      	mov	r4, r1
 80082d0:	bfbc      	itt	lt
 80082d2:	464c      	movlt	r4, r9
 80082d4:	4699      	movlt	r9, r3
 80082d6:	6927      	ldr	r7, [r4, #16]
 80082d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80082dc:	68a3      	ldr	r3, [r4, #8]
 80082de:	6861      	ldr	r1, [r4, #4]
 80082e0:	eb07 060a 	add.w	r6, r7, sl
 80082e4:	42b3      	cmp	r3, r6
 80082e6:	b085      	sub	sp, #20
 80082e8:	bfb8      	it	lt
 80082ea:	3101      	addlt	r1, #1
 80082ec:	f7ff fed8 	bl	80080a0 <_Balloc>
 80082f0:	b930      	cbnz	r0, 8008300 <__multiply+0x44>
 80082f2:	4602      	mov	r2, r0
 80082f4:	4b44      	ldr	r3, [pc, #272]	; (8008408 <__multiply+0x14c>)
 80082f6:	4845      	ldr	r0, [pc, #276]	; (800840c <__multiply+0x150>)
 80082f8:	f240 115d 	movw	r1, #349	; 0x15d
 80082fc:	f000 fbb0 	bl	8008a60 <__assert_func>
 8008300:	f100 0514 	add.w	r5, r0, #20
 8008304:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008308:	462b      	mov	r3, r5
 800830a:	2200      	movs	r2, #0
 800830c:	4543      	cmp	r3, r8
 800830e:	d321      	bcc.n	8008354 <__multiply+0x98>
 8008310:	f104 0314 	add.w	r3, r4, #20
 8008314:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008318:	f109 0314 	add.w	r3, r9, #20
 800831c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008320:	9202      	str	r2, [sp, #8]
 8008322:	1b3a      	subs	r2, r7, r4
 8008324:	3a15      	subs	r2, #21
 8008326:	f022 0203 	bic.w	r2, r2, #3
 800832a:	3204      	adds	r2, #4
 800832c:	f104 0115 	add.w	r1, r4, #21
 8008330:	428f      	cmp	r7, r1
 8008332:	bf38      	it	cc
 8008334:	2204      	movcc	r2, #4
 8008336:	9201      	str	r2, [sp, #4]
 8008338:	9a02      	ldr	r2, [sp, #8]
 800833a:	9303      	str	r3, [sp, #12]
 800833c:	429a      	cmp	r2, r3
 800833e:	d80c      	bhi.n	800835a <__multiply+0x9e>
 8008340:	2e00      	cmp	r6, #0
 8008342:	dd03      	ble.n	800834c <__multiply+0x90>
 8008344:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008348:	2b00      	cmp	r3, #0
 800834a:	d05a      	beq.n	8008402 <__multiply+0x146>
 800834c:	6106      	str	r6, [r0, #16]
 800834e:	b005      	add	sp, #20
 8008350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008354:	f843 2b04 	str.w	r2, [r3], #4
 8008358:	e7d8      	b.n	800830c <__multiply+0x50>
 800835a:	f8b3 a000 	ldrh.w	sl, [r3]
 800835e:	f1ba 0f00 	cmp.w	sl, #0
 8008362:	d024      	beq.n	80083ae <__multiply+0xf2>
 8008364:	f104 0e14 	add.w	lr, r4, #20
 8008368:	46a9      	mov	r9, r5
 800836a:	f04f 0c00 	mov.w	ip, #0
 800836e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008372:	f8d9 1000 	ldr.w	r1, [r9]
 8008376:	fa1f fb82 	uxth.w	fp, r2
 800837a:	b289      	uxth	r1, r1
 800837c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008380:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008384:	f8d9 2000 	ldr.w	r2, [r9]
 8008388:	4461      	add	r1, ip
 800838a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800838e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008392:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008396:	b289      	uxth	r1, r1
 8008398:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800839c:	4577      	cmp	r7, lr
 800839e:	f849 1b04 	str.w	r1, [r9], #4
 80083a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083a6:	d8e2      	bhi.n	800836e <__multiply+0xb2>
 80083a8:	9a01      	ldr	r2, [sp, #4]
 80083aa:	f845 c002 	str.w	ip, [r5, r2]
 80083ae:	9a03      	ldr	r2, [sp, #12]
 80083b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083b4:	3304      	adds	r3, #4
 80083b6:	f1b9 0f00 	cmp.w	r9, #0
 80083ba:	d020      	beq.n	80083fe <__multiply+0x142>
 80083bc:	6829      	ldr	r1, [r5, #0]
 80083be:	f104 0c14 	add.w	ip, r4, #20
 80083c2:	46ae      	mov	lr, r5
 80083c4:	f04f 0a00 	mov.w	sl, #0
 80083c8:	f8bc b000 	ldrh.w	fp, [ip]
 80083cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80083d0:	fb09 220b 	mla	r2, r9, fp, r2
 80083d4:	4492      	add	sl, r2
 80083d6:	b289      	uxth	r1, r1
 80083d8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80083dc:	f84e 1b04 	str.w	r1, [lr], #4
 80083e0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80083e4:	f8be 1000 	ldrh.w	r1, [lr]
 80083e8:	0c12      	lsrs	r2, r2, #16
 80083ea:	fb09 1102 	mla	r1, r9, r2, r1
 80083ee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80083f2:	4567      	cmp	r7, ip
 80083f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80083f8:	d8e6      	bhi.n	80083c8 <__multiply+0x10c>
 80083fa:	9a01      	ldr	r2, [sp, #4]
 80083fc:	50a9      	str	r1, [r5, r2]
 80083fe:	3504      	adds	r5, #4
 8008400:	e79a      	b.n	8008338 <__multiply+0x7c>
 8008402:	3e01      	subs	r6, #1
 8008404:	e79c      	b.n	8008340 <__multiply+0x84>
 8008406:	bf00      	nop
 8008408:	080098b3 	.word	0x080098b3
 800840c:	08009924 	.word	0x08009924

08008410 <__pow5mult>:
 8008410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008414:	4615      	mov	r5, r2
 8008416:	f012 0203 	ands.w	r2, r2, #3
 800841a:	4606      	mov	r6, r0
 800841c:	460f      	mov	r7, r1
 800841e:	d007      	beq.n	8008430 <__pow5mult+0x20>
 8008420:	4c25      	ldr	r4, [pc, #148]	; (80084b8 <__pow5mult+0xa8>)
 8008422:	3a01      	subs	r2, #1
 8008424:	2300      	movs	r3, #0
 8008426:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800842a:	f7ff fe9b 	bl	8008164 <__multadd>
 800842e:	4607      	mov	r7, r0
 8008430:	10ad      	asrs	r5, r5, #2
 8008432:	d03d      	beq.n	80084b0 <__pow5mult+0xa0>
 8008434:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008436:	b97c      	cbnz	r4, 8008458 <__pow5mult+0x48>
 8008438:	2010      	movs	r0, #16
 800843a:	f7ff fe1b 	bl	8008074 <malloc>
 800843e:	4602      	mov	r2, r0
 8008440:	6270      	str	r0, [r6, #36]	; 0x24
 8008442:	b928      	cbnz	r0, 8008450 <__pow5mult+0x40>
 8008444:	4b1d      	ldr	r3, [pc, #116]	; (80084bc <__pow5mult+0xac>)
 8008446:	481e      	ldr	r0, [pc, #120]	; (80084c0 <__pow5mult+0xb0>)
 8008448:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800844c:	f000 fb08 	bl	8008a60 <__assert_func>
 8008450:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008454:	6004      	str	r4, [r0, #0]
 8008456:	60c4      	str	r4, [r0, #12]
 8008458:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800845c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008460:	b94c      	cbnz	r4, 8008476 <__pow5mult+0x66>
 8008462:	f240 2171 	movw	r1, #625	; 0x271
 8008466:	4630      	mov	r0, r6
 8008468:	f7ff ff12 	bl	8008290 <__i2b>
 800846c:	2300      	movs	r3, #0
 800846e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008472:	4604      	mov	r4, r0
 8008474:	6003      	str	r3, [r0, #0]
 8008476:	f04f 0900 	mov.w	r9, #0
 800847a:	07eb      	lsls	r3, r5, #31
 800847c:	d50a      	bpl.n	8008494 <__pow5mult+0x84>
 800847e:	4639      	mov	r1, r7
 8008480:	4622      	mov	r2, r4
 8008482:	4630      	mov	r0, r6
 8008484:	f7ff ff1a 	bl	80082bc <__multiply>
 8008488:	4639      	mov	r1, r7
 800848a:	4680      	mov	r8, r0
 800848c:	4630      	mov	r0, r6
 800848e:	f7ff fe47 	bl	8008120 <_Bfree>
 8008492:	4647      	mov	r7, r8
 8008494:	106d      	asrs	r5, r5, #1
 8008496:	d00b      	beq.n	80084b0 <__pow5mult+0xa0>
 8008498:	6820      	ldr	r0, [r4, #0]
 800849a:	b938      	cbnz	r0, 80084ac <__pow5mult+0x9c>
 800849c:	4622      	mov	r2, r4
 800849e:	4621      	mov	r1, r4
 80084a0:	4630      	mov	r0, r6
 80084a2:	f7ff ff0b 	bl	80082bc <__multiply>
 80084a6:	6020      	str	r0, [r4, #0]
 80084a8:	f8c0 9000 	str.w	r9, [r0]
 80084ac:	4604      	mov	r4, r0
 80084ae:	e7e4      	b.n	800847a <__pow5mult+0x6a>
 80084b0:	4638      	mov	r0, r7
 80084b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084b6:	bf00      	nop
 80084b8:	08009a70 	.word	0x08009a70
 80084bc:	08009841 	.word	0x08009841
 80084c0:	08009924 	.word	0x08009924

080084c4 <__lshift>:
 80084c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084c8:	460c      	mov	r4, r1
 80084ca:	6849      	ldr	r1, [r1, #4]
 80084cc:	6923      	ldr	r3, [r4, #16]
 80084ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084d2:	68a3      	ldr	r3, [r4, #8]
 80084d4:	4607      	mov	r7, r0
 80084d6:	4691      	mov	r9, r2
 80084d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084dc:	f108 0601 	add.w	r6, r8, #1
 80084e0:	42b3      	cmp	r3, r6
 80084e2:	db0b      	blt.n	80084fc <__lshift+0x38>
 80084e4:	4638      	mov	r0, r7
 80084e6:	f7ff fddb 	bl	80080a0 <_Balloc>
 80084ea:	4605      	mov	r5, r0
 80084ec:	b948      	cbnz	r0, 8008502 <__lshift+0x3e>
 80084ee:	4602      	mov	r2, r0
 80084f0:	4b2a      	ldr	r3, [pc, #168]	; (800859c <__lshift+0xd8>)
 80084f2:	482b      	ldr	r0, [pc, #172]	; (80085a0 <__lshift+0xdc>)
 80084f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084f8:	f000 fab2 	bl	8008a60 <__assert_func>
 80084fc:	3101      	adds	r1, #1
 80084fe:	005b      	lsls	r3, r3, #1
 8008500:	e7ee      	b.n	80084e0 <__lshift+0x1c>
 8008502:	2300      	movs	r3, #0
 8008504:	f100 0114 	add.w	r1, r0, #20
 8008508:	f100 0210 	add.w	r2, r0, #16
 800850c:	4618      	mov	r0, r3
 800850e:	4553      	cmp	r3, sl
 8008510:	db37      	blt.n	8008582 <__lshift+0xbe>
 8008512:	6920      	ldr	r0, [r4, #16]
 8008514:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008518:	f104 0314 	add.w	r3, r4, #20
 800851c:	f019 091f 	ands.w	r9, r9, #31
 8008520:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008524:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008528:	d02f      	beq.n	800858a <__lshift+0xc6>
 800852a:	f1c9 0e20 	rsb	lr, r9, #32
 800852e:	468a      	mov	sl, r1
 8008530:	f04f 0c00 	mov.w	ip, #0
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	fa02 f209 	lsl.w	r2, r2, r9
 800853a:	ea42 020c 	orr.w	r2, r2, ip
 800853e:	f84a 2b04 	str.w	r2, [sl], #4
 8008542:	f853 2b04 	ldr.w	r2, [r3], #4
 8008546:	4298      	cmp	r0, r3
 8008548:	fa22 fc0e 	lsr.w	ip, r2, lr
 800854c:	d8f2      	bhi.n	8008534 <__lshift+0x70>
 800854e:	1b03      	subs	r3, r0, r4
 8008550:	3b15      	subs	r3, #21
 8008552:	f023 0303 	bic.w	r3, r3, #3
 8008556:	3304      	adds	r3, #4
 8008558:	f104 0215 	add.w	r2, r4, #21
 800855c:	4290      	cmp	r0, r2
 800855e:	bf38      	it	cc
 8008560:	2304      	movcc	r3, #4
 8008562:	f841 c003 	str.w	ip, [r1, r3]
 8008566:	f1bc 0f00 	cmp.w	ip, #0
 800856a:	d001      	beq.n	8008570 <__lshift+0xac>
 800856c:	f108 0602 	add.w	r6, r8, #2
 8008570:	3e01      	subs	r6, #1
 8008572:	4638      	mov	r0, r7
 8008574:	612e      	str	r6, [r5, #16]
 8008576:	4621      	mov	r1, r4
 8008578:	f7ff fdd2 	bl	8008120 <_Bfree>
 800857c:	4628      	mov	r0, r5
 800857e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008582:	f842 0f04 	str.w	r0, [r2, #4]!
 8008586:	3301      	adds	r3, #1
 8008588:	e7c1      	b.n	800850e <__lshift+0x4a>
 800858a:	3904      	subs	r1, #4
 800858c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008590:	f841 2f04 	str.w	r2, [r1, #4]!
 8008594:	4298      	cmp	r0, r3
 8008596:	d8f9      	bhi.n	800858c <__lshift+0xc8>
 8008598:	e7ea      	b.n	8008570 <__lshift+0xac>
 800859a:	bf00      	nop
 800859c:	080098b3 	.word	0x080098b3
 80085a0:	08009924 	.word	0x08009924

080085a4 <__mcmp>:
 80085a4:	b530      	push	{r4, r5, lr}
 80085a6:	6902      	ldr	r2, [r0, #16]
 80085a8:	690c      	ldr	r4, [r1, #16]
 80085aa:	1b12      	subs	r2, r2, r4
 80085ac:	d10e      	bne.n	80085cc <__mcmp+0x28>
 80085ae:	f100 0314 	add.w	r3, r0, #20
 80085b2:	3114      	adds	r1, #20
 80085b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80085b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80085c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80085c4:	42a5      	cmp	r5, r4
 80085c6:	d003      	beq.n	80085d0 <__mcmp+0x2c>
 80085c8:	d305      	bcc.n	80085d6 <__mcmp+0x32>
 80085ca:	2201      	movs	r2, #1
 80085cc:	4610      	mov	r0, r2
 80085ce:	bd30      	pop	{r4, r5, pc}
 80085d0:	4283      	cmp	r3, r0
 80085d2:	d3f3      	bcc.n	80085bc <__mcmp+0x18>
 80085d4:	e7fa      	b.n	80085cc <__mcmp+0x28>
 80085d6:	f04f 32ff 	mov.w	r2, #4294967295
 80085da:	e7f7      	b.n	80085cc <__mcmp+0x28>

080085dc <__mdiff>:
 80085dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e0:	460c      	mov	r4, r1
 80085e2:	4606      	mov	r6, r0
 80085e4:	4611      	mov	r1, r2
 80085e6:	4620      	mov	r0, r4
 80085e8:	4690      	mov	r8, r2
 80085ea:	f7ff ffdb 	bl	80085a4 <__mcmp>
 80085ee:	1e05      	subs	r5, r0, #0
 80085f0:	d110      	bne.n	8008614 <__mdiff+0x38>
 80085f2:	4629      	mov	r1, r5
 80085f4:	4630      	mov	r0, r6
 80085f6:	f7ff fd53 	bl	80080a0 <_Balloc>
 80085fa:	b930      	cbnz	r0, 800860a <__mdiff+0x2e>
 80085fc:	4b3a      	ldr	r3, [pc, #232]	; (80086e8 <__mdiff+0x10c>)
 80085fe:	4602      	mov	r2, r0
 8008600:	f240 2132 	movw	r1, #562	; 0x232
 8008604:	4839      	ldr	r0, [pc, #228]	; (80086ec <__mdiff+0x110>)
 8008606:	f000 fa2b 	bl	8008a60 <__assert_func>
 800860a:	2301      	movs	r3, #1
 800860c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008610:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008614:	bfa4      	itt	ge
 8008616:	4643      	movge	r3, r8
 8008618:	46a0      	movge	r8, r4
 800861a:	4630      	mov	r0, r6
 800861c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008620:	bfa6      	itte	ge
 8008622:	461c      	movge	r4, r3
 8008624:	2500      	movge	r5, #0
 8008626:	2501      	movlt	r5, #1
 8008628:	f7ff fd3a 	bl	80080a0 <_Balloc>
 800862c:	b920      	cbnz	r0, 8008638 <__mdiff+0x5c>
 800862e:	4b2e      	ldr	r3, [pc, #184]	; (80086e8 <__mdiff+0x10c>)
 8008630:	4602      	mov	r2, r0
 8008632:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008636:	e7e5      	b.n	8008604 <__mdiff+0x28>
 8008638:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800863c:	6926      	ldr	r6, [r4, #16]
 800863e:	60c5      	str	r5, [r0, #12]
 8008640:	f104 0914 	add.w	r9, r4, #20
 8008644:	f108 0514 	add.w	r5, r8, #20
 8008648:	f100 0e14 	add.w	lr, r0, #20
 800864c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008650:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008654:	f108 0210 	add.w	r2, r8, #16
 8008658:	46f2      	mov	sl, lr
 800865a:	2100      	movs	r1, #0
 800865c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008660:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008664:	fa1f f883 	uxth.w	r8, r3
 8008668:	fa11 f18b 	uxtah	r1, r1, fp
 800866c:	0c1b      	lsrs	r3, r3, #16
 800866e:	eba1 0808 	sub.w	r8, r1, r8
 8008672:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008676:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800867a:	fa1f f888 	uxth.w	r8, r8
 800867e:	1419      	asrs	r1, r3, #16
 8008680:	454e      	cmp	r6, r9
 8008682:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008686:	f84a 3b04 	str.w	r3, [sl], #4
 800868a:	d8e7      	bhi.n	800865c <__mdiff+0x80>
 800868c:	1b33      	subs	r3, r6, r4
 800868e:	3b15      	subs	r3, #21
 8008690:	f023 0303 	bic.w	r3, r3, #3
 8008694:	3304      	adds	r3, #4
 8008696:	3415      	adds	r4, #21
 8008698:	42a6      	cmp	r6, r4
 800869a:	bf38      	it	cc
 800869c:	2304      	movcc	r3, #4
 800869e:	441d      	add	r5, r3
 80086a0:	4473      	add	r3, lr
 80086a2:	469e      	mov	lr, r3
 80086a4:	462e      	mov	r6, r5
 80086a6:	4566      	cmp	r6, ip
 80086a8:	d30e      	bcc.n	80086c8 <__mdiff+0xec>
 80086aa:	f10c 0203 	add.w	r2, ip, #3
 80086ae:	1b52      	subs	r2, r2, r5
 80086b0:	f022 0203 	bic.w	r2, r2, #3
 80086b4:	3d03      	subs	r5, #3
 80086b6:	45ac      	cmp	ip, r5
 80086b8:	bf38      	it	cc
 80086ba:	2200      	movcc	r2, #0
 80086bc:	441a      	add	r2, r3
 80086be:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80086c2:	b17b      	cbz	r3, 80086e4 <__mdiff+0x108>
 80086c4:	6107      	str	r7, [r0, #16]
 80086c6:	e7a3      	b.n	8008610 <__mdiff+0x34>
 80086c8:	f856 8b04 	ldr.w	r8, [r6], #4
 80086cc:	fa11 f288 	uxtah	r2, r1, r8
 80086d0:	1414      	asrs	r4, r2, #16
 80086d2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80086d6:	b292      	uxth	r2, r2
 80086d8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80086dc:	f84e 2b04 	str.w	r2, [lr], #4
 80086e0:	1421      	asrs	r1, r4, #16
 80086e2:	e7e0      	b.n	80086a6 <__mdiff+0xca>
 80086e4:	3f01      	subs	r7, #1
 80086e6:	e7ea      	b.n	80086be <__mdiff+0xe2>
 80086e8:	080098b3 	.word	0x080098b3
 80086ec:	08009924 	.word	0x08009924

080086f0 <__d2b>:
 80086f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086f4:	4689      	mov	r9, r1
 80086f6:	2101      	movs	r1, #1
 80086f8:	ec57 6b10 	vmov	r6, r7, d0
 80086fc:	4690      	mov	r8, r2
 80086fe:	f7ff fccf 	bl	80080a0 <_Balloc>
 8008702:	4604      	mov	r4, r0
 8008704:	b930      	cbnz	r0, 8008714 <__d2b+0x24>
 8008706:	4602      	mov	r2, r0
 8008708:	4b25      	ldr	r3, [pc, #148]	; (80087a0 <__d2b+0xb0>)
 800870a:	4826      	ldr	r0, [pc, #152]	; (80087a4 <__d2b+0xb4>)
 800870c:	f240 310a 	movw	r1, #778	; 0x30a
 8008710:	f000 f9a6 	bl	8008a60 <__assert_func>
 8008714:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008718:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800871c:	bb35      	cbnz	r5, 800876c <__d2b+0x7c>
 800871e:	2e00      	cmp	r6, #0
 8008720:	9301      	str	r3, [sp, #4]
 8008722:	d028      	beq.n	8008776 <__d2b+0x86>
 8008724:	4668      	mov	r0, sp
 8008726:	9600      	str	r6, [sp, #0]
 8008728:	f7ff fd82 	bl	8008230 <__lo0bits>
 800872c:	9900      	ldr	r1, [sp, #0]
 800872e:	b300      	cbz	r0, 8008772 <__d2b+0x82>
 8008730:	9a01      	ldr	r2, [sp, #4]
 8008732:	f1c0 0320 	rsb	r3, r0, #32
 8008736:	fa02 f303 	lsl.w	r3, r2, r3
 800873a:	430b      	orrs	r3, r1
 800873c:	40c2      	lsrs	r2, r0
 800873e:	6163      	str	r3, [r4, #20]
 8008740:	9201      	str	r2, [sp, #4]
 8008742:	9b01      	ldr	r3, [sp, #4]
 8008744:	61a3      	str	r3, [r4, #24]
 8008746:	2b00      	cmp	r3, #0
 8008748:	bf14      	ite	ne
 800874a:	2202      	movne	r2, #2
 800874c:	2201      	moveq	r2, #1
 800874e:	6122      	str	r2, [r4, #16]
 8008750:	b1d5      	cbz	r5, 8008788 <__d2b+0x98>
 8008752:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008756:	4405      	add	r5, r0
 8008758:	f8c9 5000 	str.w	r5, [r9]
 800875c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008760:	f8c8 0000 	str.w	r0, [r8]
 8008764:	4620      	mov	r0, r4
 8008766:	b003      	add	sp, #12
 8008768:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800876c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008770:	e7d5      	b.n	800871e <__d2b+0x2e>
 8008772:	6161      	str	r1, [r4, #20]
 8008774:	e7e5      	b.n	8008742 <__d2b+0x52>
 8008776:	a801      	add	r0, sp, #4
 8008778:	f7ff fd5a 	bl	8008230 <__lo0bits>
 800877c:	9b01      	ldr	r3, [sp, #4]
 800877e:	6163      	str	r3, [r4, #20]
 8008780:	2201      	movs	r2, #1
 8008782:	6122      	str	r2, [r4, #16]
 8008784:	3020      	adds	r0, #32
 8008786:	e7e3      	b.n	8008750 <__d2b+0x60>
 8008788:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800878c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008790:	f8c9 0000 	str.w	r0, [r9]
 8008794:	6918      	ldr	r0, [r3, #16]
 8008796:	f7ff fd2b 	bl	80081f0 <__hi0bits>
 800879a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800879e:	e7df      	b.n	8008760 <__d2b+0x70>
 80087a0:	080098b3 	.word	0x080098b3
 80087a4:	08009924 	.word	0x08009924

080087a8 <_calloc_r>:
 80087a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087aa:	fba1 2402 	umull	r2, r4, r1, r2
 80087ae:	b94c      	cbnz	r4, 80087c4 <_calloc_r+0x1c>
 80087b0:	4611      	mov	r1, r2
 80087b2:	9201      	str	r2, [sp, #4]
 80087b4:	f000 f87a 	bl	80088ac <_malloc_r>
 80087b8:	9a01      	ldr	r2, [sp, #4]
 80087ba:	4605      	mov	r5, r0
 80087bc:	b930      	cbnz	r0, 80087cc <_calloc_r+0x24>
 80087be:	4628      	mov	r0, r5
 80087c0:	b003      	add	sp, #12
 80087c2:	bd30      	pop	{r4, r5, pc}
 80087c4:	220c      	movs	r2, #12
 80087c6:	6002      	str	r2, [r0, #0]
 80087c8:	2500      	movs	r5, #0
 80087ca:	e7f8      	b.n	80087be <_calloc_r+0x16>
 80087cc:	4621      	mov	r1, r4
 80087ce:	f7fd fe09 	bl	80063e4 <memset>
 80087d2:	e7f4      	b.n	80087be <_calloc_r+0x16>

080087d4 <_free_r>:
 80087d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087d6:	2900      	cmp	r1, #0
 80087d8:	d044      	beq.n	8008864 <_free_r+0x90>
 80087da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087de:	9001      	str	r0, [sp, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	f1a1 0404 	sub.w	r4, r1, #4
 80087e6:	bfb8      	it	lt
 80087e8:	18e4      	addlt	r4, r4, r3
 80087ea:	f000 f9bf 	bl	8008b6c <__malloc_lock>
 80087ee:	4a1e      	ldr	r2, [pc, #120]	; (8008868 <_free_r+0x94>)
 80087f0:	9801      	ldr	r0, [sp, #4]
 80087f2:	6813      	ldr	r3, [r2, #0]
 80087f4:	b933      	cbnz	r3, 8008804 <_free_r+0x30>
 80087f6:	6063      	str	r3, [r4, #4]
 80087f8:	6014      	str	r4, [r2, #0]
 80087fa:	b003      	add	sp, #12
 80087fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008800:	f000 b9ba 	b.w	8008b78 <__malloc_unlock>
 8008804:	42a3      	cmp	r3, r4
 8008806:	d908      	bls.n	800881a <_free_r+0x46>
 8008808:	6825      	ldr	r5, [r4, #0]
 800880a:	1961      	adds	r1, r4, r5
 800880c:	428b      	cmp	r3, r1
 800880e:	bf01      	itttt	eq
 8008810:	6819      	ldreq	r1, [r3, #0]
 8008812:	685b      	ldreq	r3, [r3, #4]
 8008814:	1949      	addeq	r1, r1, r5
 8008816:	6021      	streq	r1, [r4, #0]
 8008818:	e7ed      	b.n	80087f6 <_free_r+0x22>
 800881a:	461a      	mov	r2, r3
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	b10b      	cbz	r3, 8008824 <_free_r+0x50>
 8008820:	42a3      	cmp	r3, r4
 8008822:	d9fa      	bls.n	800881a <_free_r+0x46>
 8008824:	6811      	ldr	r1, [r2, #0]
 8008826:	1855      	adds	r5, r2, r1
 8008828:	42a5      	cmp	r5, r4
 800882a:	d10b      	bne.n	8008844 <_free_r+0x70>
 800882c:	6824      	ldr	r4, [r4, #0]
 800882e:	4421      	add	r1, r4
 8008830:	1854      	adds	r4, r2, r1
 8008832:	42a3      	cmp	r3, r4
 8008834:	6011      	str	r1, [r2, #0]
 8008836:	d1e0      	bne.n	80087fa <_free_r+0x26>
 8008838:	681c      	ldr	r4, [r3, #0]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	6053      	str	r3, [r2, #4]
 800883e:	4421      	add	r1, r4
 8008840:	6011      	str	r1, [r2, #0]
 8008842:	e7da      	b.n	80087fa <_free_r+0x26>
 8008844:	d902      	bls.n	800884c <_free_r+0x78>
 8008846:	230c      	movs	r3, #12
 8008848:	6003      	str	r3, [r0, #0]
 800884a:	e7d6      	b.n	80087fa <_free_r+0x26>
 800884c:	6825      	ldr	r5, [r4, #0]
 800884e:	1961      	adds	r1, r4, r5
 8008850:	428b      	cmp	r3, r1
 8008852:	bf04      	itt	eq
 8008854:	6819      	ldreq	r1, [r3, #0]
 8008856:	685b      	ldreq	r3, [r3, #4]
 8008858:	6063      	str	r3, [r4, #4]
 800885a:	bf04      	itt	eq
 800885c:	1949      	addeq	r1, r1, r5
 800885e:	6021      	streq	r1, [r4, #0]
 8008860:	6054      	str	r4, [r2, #4]
 8008862:	e7ca      	b.n	80087fa <_free_r+0x26>
 8008864:	b003      	add	sp, #12
 8008866:	bd30      	pop	{r4, r5, pc}
 8008868:	20000404 	.word	0x20000404

0800886c <sbrk_aligned>:
 800886c:	b570      	push	{r4, r5, r6, lr}
 800886e:	4e0e      	ldr	r6, [pc, #56]	; (80088a8 <sbrk_aligned+0x3c>)
 8008870:	460c      	mov	r4, r1
 8008872:	6831      	ldr	r1, [r6, #0]
 8008874:	4605      	mov	r5, r0
 8008876:	b911      	cbnz	r1, 800887e <sbrk_aligned+0x12>
 8008878:	f000 f88c 	bl	8008994 <_sbrk_r>
 800887c:	6030      	str	r0, [r6, #0]
 800887e:	4621      	mov	r1, r4
 8008880:	4628      	mov	r0, r5
 8008882:	f000 f887 	bl	8008994 <_sbrk_r>
 8008886:	1c43      	adds	r3, r0, #1
 8008888:	d00a      	beq.n	80088a0 <sbrk_aligned+0x34>
 800888a:	1cc4      	adds	r4, r0, #3
 800888c:	f024 0403 	bic.w	r4, r4, #3
 8008890:	42a0      	cmp	r0, r4
 8008892:	d007      	beq.n	80088a4 <sbrk_aligned+0x38>
 8008894:	1a21      	subs	r1, r4, r0
 8008896:	4628      	mov	r0, r5
 8008898:	f000 f87c 	bl	8008994 <_sbrk_r>
 800889c:	3001      	adds	r0, #1
 800889e:	d101      	bne.n	80088a4 <sbrk_aligned+0x38>
 80088a0:	f04f 34ff 	mov.w	r4, #4294967295
 80088a4:	4620      	mov	r0, r4
 80088a6:	bd70      	pop	{r4, r5, r6, pc}
 80088a8:	20000408 	.word	0x20000408

080088ac <_malloc_r>:
 80088ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b0:	1ccd      	adds	r5, r1, #3
 80088b2:	f025 0503 	bic.w	r5, r5, #3
 80088b6:	3508      	adds	r5, #8
 80088b8:	2d0c      	cmp	r5, #12
 80088ba:	bf38      	it	cc
 80088bc:	250c      	movcc	r5, #12
 80088be:	2d00      	cmp	r5, #0
 80088c0:	4607      	mov	r7, r0
 80088c2:	db01      	blt.n	80088c8 <_malloc_r+0x1c>
 80088c4:	42a9      	cmp	r1, r5
 80088c6:	d905      	bls.n	80088d4 <_malloc_r+0x28>
 80088c8:	230c      	movs	r3, #12
 80088ca:	603b      	str	r3, [r7, #0]
 80088cc:	2600      	movs	r6, #0
 80088ce:	4630      	mov	r0, r6
 80088d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d4:	4e2e      	ldr	r6, [pc, #184]	; (8008990 <_malloc_r+0xe4>)
 80088d6:	f000 f949 	bl	8008b6c <__malloc_lock>
 80088da:	6833      	ldr	r3, [r6, #0]
 80088dc:	461c      	mov	r4, r3
 80088de:	bb34      	cbnz	r4, 800892e <_malloc_r+0x82>
 80088e0:	4629      	mov	r1, r5
 80088e2:	4638      	mov	r0, r7
 80088e4:	f7ff ffc2 	bl	800886c <sbrk_aligned>
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	4604      	mov	r4, r0
 80088ec:	d14d      	bne.n	800898a <_malloc_r+0xde>
 80088ee:	6834      	ldr	r4, [r6, #0]
 80088f0:	4626      	mov	r6, r4
 80088f2:	2e00      	cmp	r6, #0
 80088f4:	d140      	bne.n	8008978 <_malloc_r+0xcc>
 80088f6:	6823      	ldr	r3, [r4, #0]
 80088f8:	4631      	mov	r1, r6
 80088fa:	4638      	mov	r0, r7
 80088fc:	eb04 0803 	add.w	r8, r4, r3
 8008900:	f000 f848 	bl	8008994 <_sbrk_r>
 8008904:	4580      	cmp	r8, r0
 8008906:	d13a      	bne.n	800897e <_malloc_r+0xd2>
 8008908:	6821      	ldr	r1, [r4, #0]
 800890a:	3503      	adds	r5, #3
 800890c:	1a6d      	subs	r5, r5, r1
 800890e:	f025 0503 	bic.w	r5, r5, #3
 8008912:	3508      	adds	r5, #8
 8008914:	2d0c      	cmp	r5, #12
 8008916:	bf38      	it	cc
 8008918:	250c      	movcc	r5, #12
 800891a:	4629      	mov	r1, r5
 800891c:	4638      	mov	r0, r7
 800891e:	f7ff ffa5 	bl	800886c <sbrk_aligned>
 8008922:	3001      	adds	r0, #1
 8008924:	d02b      	beq.n	800897e <_malloc_r+0xd2>
 8008926:	6823      	ldr	r3, [r4, #0]
 8008928:	442b      	add	r3, r5
 800892a:	6023      	str	r3, [r4, #0]
 800892c:	e00e      	b.n	800894c <_malloc_r+0xa0>
 800892e:	6822      	ldr	r2, [r4, #0]
 8008930:	1b52      	subs	r2, r2, r5
 8008932:	d41e      	bmi.n	8008972 <_malloc_r+0xc6>
 8008934:	2a0b      	cmp	r2, #11
 8008936:	d916      	bls.n	8008966 <_malloc_r+0xba>
 8008938:	1961      	adds	r1, r4, r5
 800893a:	42a3      	cmp	r3, r4
 800893c:	6025      	str	r5, [r4, #0]
 800893e:	bf18      	it	ne
 8008940:	6059      	strne	r1, [r3, #4]
 8008942:	6863      	ldr	r3, [r4, #4]
 8008944:	bf08      	it	eq
 8008946:	6031      	streq	r1, [r6, #0]
 8008948:	5162      	str	r2, [r4, r5]
 800894a:	604b      	str	r3, [r1, #4]
 800894c:	4638      	mov	r0, r7
 800894e:	f104 060b 	add.w	r6, r4, #11
 8008952:	f000 f911 	bl	8008b78 <__malloc_unlock>
 8008956:	f026 0607 	bic.w	r6, r6, #7
 800895a:	1d23      	adds	r3, r4, #4
 800895c:	1af2      	subs	r2, r6, r3
 800895e:	d0b6      	beq.n	80088ce <_malloc_r+0x22>
 8008960:	1b9b      	subs	r3, r3, r6
 8008962:	50a3      	str	r3, [r4, r2]
 8008964:	e7b3      	b.n	80088ce <_malloc_r+0x22>
 8008966:	6862      	ldr	r2, [r4, #4]
 8008968:	42a3      	cmp	r3, r4
 800896a:	bf0c      	ite	eq
 800896c:	6032      	streq	r2, [r6, #0]
 800896e:	605a      	strne	r2, [r3, #4]
 8008970:	e7ec      	b.n	800894c <_malloc_r+0xa0>
 8008972:	4623      	mov	r3, r4
 8008974:	6864      	ldr	r4, [r4, #4]
 8008976:	e7b2      	b.n	80088de <_malloc_r+0x32>
 8008978:	4634      	mov	r4, r6
 800897a:	6876      	ldr	r6, [r6, #4]
 800897c:	e7b9      	b.n	80088f2 <_malloc_r+0x46>
 800897e:	230c      	movs	r3, #12
 8008980:	603b      	str	r3, [r7, #0]
 8008982:	4638      	mov	r0, r7
 8008984:	f000 f8f8 	bl	8008b78 <__malloc_unlock>
 8008988:	e7a1      	b.n	80088ce <_malloc_r+0x22>
 800898a:	6025      	str	r5, [r4, #0]
 800898c:	e7de      	b.n	800894c <_malloc_r+0xa0>
 800898e:	bf00      	nop
 8008990:	20000404 	.word	0x20000404

08008994 <_sbrk_r>:
 8008994:	b538      	push	{r3, r4, r5, lr}
 8008996:	4d06      	ldr	r5, [pc, #24]	; (80089b0 <_sbrk_r+0x1c>)
 8008998:	2300      	movs	r3, #0
 800899a:	4604      	mov	r4, r0
 800899c:	4608      	mov	r0, r1
 800899e:	602b      	str	r3, [r5, #0]
 80089a0:	f7fd fc3e 	bl	8006220 <_sbrk>
 80089a4:	1c43      	adds	r3, r0, #1
 80089a6:	d102      	bne.n	80089ae <_sbrk_r+0x1a>
 80089a8:	682b      	ldr	r3, [r5, #0]
 80089aa:	b103      	cbz	r3, 80089ae <_sbrk_r+0x1a>
 80089ac:	6023      	str	r3, [r4, #0]
 80089ae:	bd38      	pop	{r3, r4, r5, pc}
 80089b0:	2000040c 	.word	0x2000040c

080089b4 <__sread>:
 80089b4:	b510      	push	{r4, lr}
 80089b6:	460c      	mov	r4, r1
 80089b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089bc:	f000 fa3c 	bl	8008e38 <_read_r>
 80089c0:	2800      	cmp	r0, #0
 80089c2:	bfab      	itete	ge
 80089c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089c6:	89a3      	ldrhlt	r3, [r4, #12]
 80089c8:	181b      	addge	r3, r3, r0
 80089ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089ce:	bfac      	ite	ge
 80089d0:	6563      	strge	r3, [r4, #84]	; 0x54
 80089d2:	81a3      	strhlt	r3, [r4, #12]
 80089d4:	bd10      	pop	{r4, pc}

080089d6 <__swrite>:
 80089d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089da:	461f      	mov	r7, r3
 80089dc:	898b      	ldrh	r3, [r1, #12]
 80089de:	05db      	lsls	r3, r3, #23
 80089e0:	4605      	mov	r5, r0
 80089e2:	460c      	mov	r4, r1
 80089e4:	4616      	mov	r6, r2
 80089e6:	d505      	bpl.n	80089f4 <__swrite+0x1e>
 80089e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ec:	2302      	movs	r3, #2
 80089ee:	2200      	movs	r2, #0
 80089f0:	f000 f898 	bl	8008b24 <_lseek_r>
 80089f4:	89a3      	ldrh	r3, [r4, #12]
 80089f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089fe:	81a3      	strh	r3, [r4, #12]
 8008a00:	4632      	mov	r2, r6
 8008a02:	463b      	mov	r3, r7
 8008a04:	4628      	mov	r0, r5
 8008a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a0a:	f000 b817 	b.w	8008a3c <_write_r>

08008a0e <__sseek>:
 8008a0e:	b510      	push	{r4, lr}
 8008a10:	460c      	mov	r4, r1
 8008a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a16:	f000 f885 	bl	8008b24 <_lseek_r>
 8008a1a:	1c43      	adds	r3, r0, #1
 8008a1c:	89a3      	ldrh	r3, [r4, #12]
 8008a1e:	bf15      	itete	ne
 8008a20:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a2a:	81a3      	strheq	r3, [r4, #12]
 8008a2c:	bf18      	it	ne
 8008a2e:	81a3      	strhne	r3, [r4, #12]
 8008a30:	bd10      	pop	{r4, pc}

08008a32 <__sclose>:
 8008a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a36:	f000 b831 	b.w	8008a9c <_close_r>
	...

08008a3c <_write_r>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	4d07      	ldr	r5, [pc, #28]	; (8008a5c <_write_r+0x20>)
 8008a40:	4604      	mov	r4, r0
 8008a42:	4608      	mov	r0, r1
 8008a44:	4611      	mov	r1, r2
 8008a46:	2200      	movs	r2, #0
 8008a48:	602a      	str	r2, [r5, #0]
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	f7fd fa12 	bl	8005e74 <_write>
 8008a50:	1c43      	adds	r3, r0, #1
 8008a52:	d102      	bne.n	8008a5a <_write_r+0x1e>
 8008a54:	682b      	ldr	r3, [r5, #0]
 8008a56:	b103      	cbz	r3, 8008a5a <_write_r+0x1e>
 8008a58:	6023      	str	r3, [r4, #0]
 8008a5a:	bd38      	pop	{r3, r4, r5, pc}
 8008a5c:	2000040c 	.word	0x2000040c

08008a60 <__assert_func>:
 8008a60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a62:	4614      	mov	r4, r2
 8008a64:	461a      	mov	r2, r3
 8008a66:	4b09      	ldr	r3, [pc, #36]	; (8008a8c <__assert_func+0x2c>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4605      	mov	r5, r0
 8008a6c:	68d8      	ldr	r0, [r3, #12]
 8008a6e:	b14c      	cbz	r4, 8008a84 <__assert_func+0x24>
 8008a70:	4b07      	ldr	r3, [pc, #28]	; (8008a90 <__assert_func+0x30>)
 8008a72:	9100      	str	r1, [sp, #0]
 8008a74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a78:	4906      	ldr	r1, [pc, #24]	; (8008a94 <__assert_func+0x34>)
 8008a7a:	462b      	mov	r3, r5
 8008a7c:	f000 f81e 	bl	8008abc <fiprintf>
 8008a80:	f000 f9f9 	bl	8008e76 <abort>
 8008a84:	4b04      	ldr	r3, [pc, #16]	; (8008a98 <__assert_func+0x38>)
 8008a86:	461c      	mov	r4, r3
 8008a88:	e7f3      	b.n	8008a72 <__assert_func+0x12>
 8008a8a:	bf00      	nop
 8008a8c:	2000000c 	.word	0x2000000c
 8008a90:	08009a7c 	.word	0x08009a7c
 8008a94:	08009a89 	.word	0x08009a89
 8008a98:	08009ab7 	.word	0x08009ab7

08008a9c <_close_r>:
 8008a9c:	b538      	push	{r3, r4, r5, lr}
 8008a9e:	4d06      	ldr	r5, [pc, #24]	; (8008ab8 <_close_r+0x1c>)
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	4604      	mov	r4, r0
 8008aa4:	4608      	mov	r0, r1
 8008aa6:	602b      	str	r3, [r5, #0]
 8008aa8:	f7fd fb85 	bl	80061b6 <_close>
 8008aac:	1c43      	adds	r3, r0, #1
 8008aae:	d102      	bne.n	8008ab6 <_close_r+0x1a>
 8008ab0:	682b      	ldr	r3, [r5, #0]
 8008ab2:	b103      	cbz	r3, 8008ab6 <_close_r+0x1a>
 8008ab4:	6023      	str	r3, [r4, #0]
 8008ab6:	bd38      	pop	{r3, r4, r5, pc}
 8008ab8:	2000040c 	.word	0x2000040c

08008abc <fiprintf>:
 8008abc:	b40e      	push	{r1, r2, r3}
 8008abe:	b503      	push	{r0, r1, lr}
 8008ac0:	4601      	mov	r1, r0
 8008ac2:	ab03      	add	r3, sp, #12
 8008ac4:	4805      	ldr	r0, [pc, #20]	; (8008adc <fiprintf+0x20>)
 8008ac6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aca:	6800      	ldr	r0, [r0, #0]
 8008acc:	9301      	str	r3, [sp, #4]
 8008ace:	f000 f883 	bl	8008bd8 <_vfiprintf_r>
 8008ad2:	b002      	add	sp, #8
 8008ad4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ad8:	b003      	add	sp, #12
 8008ada:	4770      	bx	lr
 8008adc:	2000000c 	.word	0x2000000c

08008ae0 <_fstat_r>:
 8008ae0:	b538      	push	{r3, r4, r5, lr}
 8008ae2:	4d07      	ldr	r5, [pc, #28]	; (8008b00 <_fstat_r+0x20>)
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	4608      	mov	r0, r1
 8008aea:	4611      	mov	r1, r2
 8008aec:	602b      	str	r3, [r5, #0]
 8008aee:	f7fd fb6e 	bl	80061ce <_fstat>
 8008af2:	1c43      	adds	r3, r0, #1
 8008af4:	d102      	bne.n	8008afc <_fstat_r+0x1c>
 8008af6:	682b      	ldr	r3, [r5, #0]
 8008af8:	b103      	cbz	r3, 8008afc <_fstat_r+0x1c>
 8008afa:	6023      	str	r3, [r4, #0]
 8008afc:	bd38      	pop	{r3, r4, r5, pc}
 8008afe:	bf00      	nop
 8008b00:	2000040c 	.word	0x2000040c

08008b04 <_isatty_r>:
 8008b04:	b538      	push	{r3, r4, r5, lr}
 8008b06:	4d06      	ldr	r5, [pc, #24]	; (8008b20 <_isatty_r+0x1c>)
 8008b08:	2300      	movs	r3, #0
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	602b      	str	r3, [r5, #0]
 8008b10:	f7fd fb6d 	bl	80061ee <_isatty>
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d102      	bne.n	8008b1e <_isatty_r+0x1a>
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	b103      	cbz	r3, 8008b1e <_isatty_r+0x1a>
 8008b1c:	6023      	str	r3, [r4, #0]
 8008b1e:	bd38      	pop	{r3, r4, r5, pc}
 8008b20:	2000040c 	.word	0x2000040c

08008b24 <_lseek_r>:
 8008b24:	b538      	push	{r3, r4, r5, lr}
 8008b26:	4d07      	ldr	r5, [pc, #28]	; (8008b44 <_lseek_r+0x20>)
 8008b28:	4604      	mov	r4, r0
 8008b2a:	4608      	mov	r0, r1
 8008b2c:	4611      	mov	r1, r2
 8008b2e:	2200      	movs	r2, #0
 8008b30:	602a      	str	r2, [r5, #0]
 8008b32:	461a      	mov	r2, r3
 8008b34:	f7fd fb66 	bl	8006204 <_lseek>
 8008b38:	1c43      	adds	r3, r0, #1
 8008b3a:	d102      	bne.n	8008b42 <_lseek_r+0x1e>
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	b103      	cbz	r3, 8008b42 <_lseek_r+0x1e>
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
 8008b44:	2000040c 	.word	0x2000040c

08008b48 <__ascii_mbtowc>:
 8008b48:	b082      	sub	sp, #8
 8008b4a:	b901      	cbnz	r1, 8008b4e <__ascii_mbtowc+0x6>
 8008b4c:	a901      	add	r1, sp, #4
 8008b4e:	b142      	cbz	r2, 8008b62 <__ascii_mbtowc+0x1a>
 8008b50:	b14b      	cbz	r3, 8008b66 <__ascii_mbtowc+0x1e>
 8008b52:	7813      	ldrb	r3, [r2, #0]
 8008b54:	600b      	str	r3, [r1, #0]
 8008b56:	7812      	ldrb	r2, [r2, #0]
 8008b58:	1e10      	subs	r0, r2, #0
 8008b5a:	bf18      	it	ne
 8008b5c:	2001      	movne	r0, #1
 8008b5e:	b002      	add	sp, #8
 8008b60:	4770      	bx	lr
 8008b62:	4610      	mov	r0, r2
 8008b64:	e7fb      	b.n	8008b5e <__ascii_mbtowc+0x16>
 8008b66:	f06f 0001 	mvn.w	r0, #1
 8008b6a:	e7f8      	b.n	8008b5e <__ascii_mbtowc+0x16>

08008b6c <__malloc_lock>:
 8008b6c:	4801      	ldr	r0, [pc, #4]	; (8008b74 <__malloc_lock+0x8>)
 8008b6e:	f7ff ba1a 	b.w	8007fa6 <__retarget_lock_acquire_recursive>
 8008b72:	bf00      	nop
 8008b74:	20000400 	.word	0x20000400

08008b78 <__malloc_unlock>:
 8008b78:	4801      	ldr	r0, [pc, #4]	; (8008b80 <__malloc_unlock+0x8>)
 8008b7a:	f7ff ba15 	b.w	8007fa8 <__retarget_lock_release_recursive>
 8008b7e:	bf00      	nop
 8008b80:	20000400 	.word	0x20000400

08008b84 <__sfputc_r>:
 8008b84:	6893      	ldr	r3, [r2, #8]
 8008b86:	3b01      	subs	r3, #1
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	b410      	push	{r4}
 8008b8c:	6093      	str	r3, [r2, #8]
 8008b8e:	da08      	bge.n	8008ba2 <__sfputc_r+0x1e>
 8008b90:	6994      	ldr	r4, [r2, #24]
 8008b92:	42a3      	cmp	r3, r4
 8008b94:	db01      	blt.n	8008b9a <__sfputc_r+0x16>
 8008b96:	290a      	cmp	r1, #10
 8008b98:	d103      	bne.n	8008ba2 <__sfputc_r+0x1e>
 8008b9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b9e:	f7fe b909 	b.w	8006db4 <__swbuf_r>
 8008ba2:	6813      	ldr	r3, [r2, #0]
 8008ba4:	1c58      	adds	r0, r3, #1
 8008ba6:	6010      	str	r0, [r2, #0]
 8008ba8:	7019      	strb	r1, [r3, #0]
 8008baa:	4608      	mov	r0, r1
 8008bac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bb0:	4770      	bx	lr

08008bb2 <__sfputs_r>:
 8008bb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb4:	4606      	mov	r6, r0
 8008bb6:	460f      	mov	r7, r1
 8008bb8:	4614      	mov	r4, r2
 8008bba:	18d5      	adds	r5, r2, r3
 8008bbc:	42ac      	cmp	r4, r5
 8008bbe:	d101      	bne.n	8008bc4 <__sfputs_r+0x12>
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	e007      	b.n	8008bd4 <__sfputs_r+0x22>
 8008bc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc8:	463a      	mov	r2, r7
 8008bca:	4630      	mov	r0, r6
 8008bcc:	f7ff ffda 	bl	8008b84 <__sfputc_r>
 8008bd0:	1c43      	adds	r3, r0, #1
 8008bd2:	d1f3      	bne.n	8008bbc <__sfputs_r+0xa>
 8008bd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008bd8 <_vfiprintf_r>:
 8008bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bdc:	460d      	mov	r5, r1
 8008bde:	b09d      	sub	sp, #116	; 0x74
 8008be0:	4614      	mov	r4, r2
 8008be2:	4698      	mov	r8, r3
 8008be4:	4606      	mov	r6, r0
 8008be6:	b118      	cbz	r0, 8008bf0 <_vfiprintf_r+0x18>
 8008be8:	6983      	ldr	r3, [r0, #24]
 8008bea:	b90b      	cbnz	r3, 8008bf0 <_vfiprintf_r+0x18>
 8008bec:	f7ff f938 	bl	8007e60 <__sinit>
 8008bf0:	4b89      	ldr	r3, [pc, #548]	; (8008e18 <_vfiprintf_r+0x240>)
 8008bf2:	429d      	cmp	r5, r3
 8008bf4:	d11b      	bne.n	8008c2e <_vfiprintf_r+0x56>
 8008bf6:	6875      	ldr	r5, [r6, #4]
 8008bf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008bfa:	07d9      	lsls	r1, r3, #31
 8008bfc:	d405      	bmi.n	8008c0a <_vfiprintf_r+0x32>
 8008bfe:	89ab      	ldrh	r3, [r5, #12]
 8008c00:	059a      	lsls	r2, r3, #22
 8008c02:	d402      	bmi.n	8008c0a <_vfiprintf_r+0x32>
 8008c04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c06:	f7ff f9ce 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 8008c0a:	89ab      	ldrh	r3, [r5, #12]
 8008c0c:	071b      	lsls	r3, r3, #28
 8008c0e:	d501      	bpl.n	8008c14 <_vfiprintf_r+0x3c>
 8008c10:	692b      	ldr	r3, [r5, #16]
 8008c12:	b9eb      	cbnz	r3, 8008c50 <_vfiprintf_r+0x78>
 8008c14:	4629      	mov	r1, r5
 8008c16:	4630      	mov	r0, r6
 8008c18:	f7fe f91e 	bl	8006e58 <__swsetup_r>
 8008c1c:	b1c0      	cbz	r0, 8008c50 <_vfiprintf_r+0x78>
 8008c1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c20:	07dc      	lsls	r4, r3, #31
 8008c22:	d50e      	bpl.n	8008c42 <_vfiprintf_r+0x6a>
 8008c24:	f04f 30ff 	mov.w	r0, #4294967295
 8008c28:	b01d      	add	sp, #116	; 0x74
 8008c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c2e:	4b7b      	ldr	r3, [pc, #492]	; (8008e1c <_vfiprintf_r+0x244>)
 8008c30:	429d      	cmp	r5, r3
 8008c32:	d101      	bne.n	8008c38 <_vfiprintf_r+0x60>
 8008c34:	68b5      	ldr	r5, [r6, #8]
 8008c36:	e7df      	b.n	8008bf8 <_vfiprintf_r+0x20>
 8008c38:	4b79      	ldr	r3, [pc, #484]	; (8008e20 <_vfiprintf_r+0x248>)
 8008c3a:	429d      	cmp	r5, r3
 8008c3c:	bf08      	it	eq
 8008c3e:	68f5      	ldreq	r5, [r6, #12]
 8008c40:	e7da      	b.n	8008bf8 <_vfiprintf_r+0x20>
 8008c42:	89ab      	ldrh	r3, [r5, #12]
 8008c44:	0598      	lsls	r0, r3, #22
 8008c46:	d4ed      	bmi.n	8008c24 <_vfiprintf_r+0x4c>
 8008c48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c4a:	f7ff f9ad 	bl	8007fa8 <__retarget_lock_release_recursive>
 8008c4e:	e7e9      	b.n	8008c24 <_vfiprintf_r+0x4c>
 8008c50:	2300      	movs	r3, #0
 8008c52:	9309      	str	r3, [sp, #36]	; 0x24
 8008c54:	2320      	movs	r3, #32
 8008c56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c5e:	2330      	movs	r3, #48	; 0x30
 8008c60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008e24 <_vfiprintf_r+0x24c>
 8008c64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c68:	f04f 0901 	mov.w	r9, #1
 8008c6c:	4623      	mov	r3, r4
 8008c6e:	469a      	mov	sl, r3
 8008c70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c74:	b10a      	cbz	r2, 8008c7a <_vfiprintf_r+0xa2>
 8008c76:	2a25      	cmp	r2, #37	; 0x25
 8008c78:	d1f9      	bne.n	8008c6e <_vfiprintf_r+0x96>
 8008c7a:	ebba 0b04 	subs.w	fp, sl, r4
 8008c7e:	d00b      	beq.n	8008c98 <_vfiprintf_r+0xc0>
 8008c80:	465b      	mov	r3, fp
 8008c82:	4622      	mov	r2, r4
 8008c84:	4629      	mov	r1, r5
 8008c86:	4630      	mov	r0, r6
 8008c88:	f7ff ff93 	bl	8008bb2 <__sfputs_r>
 8008c8c:	3001      	adds	r0, #1
 8008c8e:	f000 80aa 	beq.w	8008de6 <_vfiprintf_r+0x20e>
 8008c92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c94:	445a      	add	r2, fp
 8008c96:	9209      	str	r2, [sp, #36]	; 0x24
 8008c98:	f89a 3000 	ldrb.w	r3, [sl]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f000 80a2 	beq.w	8008de6 <_vfiprintf_r+0x20e>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cac:	f10a 0a01 	add.w	sl, sl, #1
 8008cb0:	9304      	str	r3, [sp, #16]
 8008cb2:	9307      	str	r3, [sp, #28]
 8008cb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cb8:	931a      	str	r3, [sp, #104]	; 0x68
 8008cba:	4654      	mov	r4, sl
 8008cbc:	2205      	movs	r2, #5
 8008cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc2:	4858      	ldr	r0, [pc, #352]	; (8008e24 <_vfiprintf_r+0x24c>)
 8008cc4:	f7f7 faa4 	bl	8000210 <memchr>
 8008cc8:	9a04      	ldr	r2, [sp, #16]
 8008cca:	b9d8      	cbnz	r0, 8008d04 <_vfiprintf_r+0x12c>
 8008ccc:	06d1      	lsls	r1, r2, #27
 8008cce:	bf44      	itt	mi
 8008cd0:	2320      	movmi	r3, #32
 8008cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cd6:	0713      	lsls	r3, r2, #28
 8008cd8:	bf44      	itt	mi
 8008cda:	232b      	movmi	r3, #43	; 0x2b
 8008cdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ce6:	d015      	beq.n	8008d14 <_vfiprintf_r+0x13c>
 8008ce8:	9a07      	ldr	r2, [sp, #28]
 8008cea:	4654      	mov	r4, sl
 8008cec:	2000      	movs	r0, #0
 8008cee:	f04f 0c0a 	mov.w	ip, #10
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cf8:	3b30      	subs	r3, #48	; 0x30
 8008cfa:	2b09      	cmp	r3, #9
 8008cfc:	d94e      	bls.n	8008d9c <_vfiprintf_r+0x1c4>
 8008cfe:	b1b0      	cbz	r0, 8008d2e <_vfiprintf_r+0x156>
 8008d00:	9207      	str	r2, [sp, #28]
 8008d02:	e014      	b.n	8008d2e <_vfiprintf_r+0x156>
 8008d04:	eba0 0308 	sub.w	r3, r0, r8
 8008d08:	fa09 f303 	lsl.w	r3, r9, r3
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	9304      	str	r3, [sp, #16]
 8008d10:	46a2      	mov	sl, r4
 8008d12:	e7d2      	b.n	8008cba <_vfiprintf_r+0xe2>
 8008d14:	9b03      	ldr	r3, [sp, #12]
 8008d16:	1d19      	adds	r1, r3, #4
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	9103      	str	r1, [sp, #12]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	bfbb      	ittet	lt
 8008d20:	425b      	neglt	r3, r3
 8008d22:	f042 0202 	orrlt.w	r2, r2, #2
 8008d26:	9307      	strge	r3, [sp, #28]
 8008d28:	9307      	strlt	r3, [sp, #28]
 8008d2a:	bfb8      	it	lt
 8008d2c:	9204      	strlt	r2, [sp, #16]
 8008d2e:	7823      	ldrb	r3, [r4, #0]
 8008d30:	2b2e      	cmp	r3, #46	; 0x2e
 8008d32:	d10c      	bne.n	8008d4e <_vfiprintf_r+0x176>
 8008d34:	7863      	ldrb	r3, [r4, #1]
 8008d36:	2b2a      	cmp	r3, #42	; 0x2a
 8008d38:	d135      	bne.n	8008da6 <_vfiprintf_r+0x1ce>
 8008d3a:	9b03      	ldr	r3, [sp, #12]
 8008d3c:	1d1a      	adds	r2, r3, #4
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	9203      	str	r2, [sp, #12]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	bfb8      	it	lt
 8008d46:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d4a:	3402      	adds	r4, #2
 8008d4c:	9305      	str	r3, [sp, #20]
 8008d4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008e34 <_vfiprintf_r+0x25c>
 8008d52:	7821      	ldrb	r1, [r4, #0]
 8008d54:	2203      	movs	r2, #3
 8008d56:	4650      	mov	r0, sl
 8008d58:	f7f7 fa5a 	bl	8000210 <memchr>
 8008d5c:	b140      	cbz	r0, 8008d70 <_vfiprintf_r+0x198>
 8008d5e:	2340      	movs	r3, #64	; 0x40
 8008d60:	eba0 000a 	sub.w	r0, r0, sl
 8008d64:	fa03 f000 	lsl.w	r0, r3, r0
 8008d68:	9b04      	ldr	r3, [sp, #16]
 8008d6a:	4303      	orrs	r3, r0
 8008d6c:	3401      	adds	r4, #1
 8008d6e:	9304      	str	r3, [sp, #16]
 8008d70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d74:	482c      	ldr	r0, [pc, #176]	; (8008e28 <_vfiprintf_r+0x250>)
 8008d76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d7a:	2206      	movs	r2, #6
 8008d7c:	f7f7 fa48 	bl	8000210 <memchr>
 8008d80:	2800      	cmp	r0, #0
 8008d82:	d03f      	beq.n	8008e04 <_vfiprintf_r+0x22c>
 8008d84:	4b29      	ldr	r3, [pc, #164]	; (8008e2c <_vfiprintf_r+0x254>)
 8008d86:	bb1b      	cbnz	r3, 8008dd0 <_vfiprintf_r+0x1f8>
 8008d88:	9b03      	ldr	r3, [sp, #12]
 8008d8a:	3307      	adds	r3, #7
 8008d8c:	f023 0307 	bic.w	r3, r3, #7
 8008d90:	3308      	adds	r3, #8
 8008d92:	9303      	str	r3, [sp, #12]
 8008d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d96:	443b      	add	r3, r7
 8008d98:	9309      	str	r3, [sp, #36]	; 0x24
 8008d9a:	e767      	b.n	8008c6c <_vfiprintf_r+0x94>
 8008d9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008da0:	460c      	mov	r4, r1
 8008da2:	2001      	movs	r0, #1
 8008da4:	e7a5      	b.n	8008cf2 <_vfiprintf_r+0x11a>
 8008da6:	2300      	movs	r3, #0
 8008da8:	3401      	adds	r4, #1
 8008daa:	9305      	str	r3, [sp, #20]
 8008dac:	4619      	mov	r1, r3
 8008dae:	f04f 0c0a 	mov.w	ip, #10
 8008db2:	4620      	mov	r0, r4
 8008db4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008db8:	3a30      	subs	r2, #48	; 0x30
 8008dba:	2a09      	cmp	r2, #9
 8008dbc:	d903      	bls.n	8008dc6 <_vfiprintf_r+0x1ee>
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d0c5      	beq.n	8008d4e <_vfiprintf_r+0x176>
 8008dc2:	9105      	str	r1, [sp, #20]
 8008dc4:	e7c3      	b.n	8008d4e <_vfiprintf_r+0x176>
 8008dc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dca:	4604      	mov	r4, r0
 8008dcc:	2301      	movs	r3, #1
 8008dce:	e7f0      	b.n	8008db2 <_vfiprintf_r+0x1da>
 8008dd0:	ab03      	add	r3, sp, #12
 8008dd2:	9300      	str	r3, [sp, #0]
 8008dd4:	462a      	mov	r2, r5
 8008dd6:	4b16      	ldr	r3, [pc, #88]	; (8008e30 <_vfiprintf_r+0x258>)
 8008dd8:	a904      	add	r1, sp, #16
 8008dda:	4630      	mov	r0, r6
 8008ddc:	f7fd fbaa 	bl	8006534 <_printf_float>
 8008de0:	4607      	mov	r7, r0
 8008de2:	1c78      	adds	r0, r7, #1
 8008de4:	d1d6      	bne.n	8008d94 <_vfiprintf_r+0x1bc>
 8008de6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008de8:	07d9      	lsls	r1, r3, #31
 8008dea:	d405      	bmi.n	8008df8 <_vfiprintf_r+0x220>
 8008dec:	89ab      	ldrh	r3, [r5, #12]
 8008dee:	059a      	lsls	r2, r3, #22
 8008df0:	d402      	bmi.n	8008df8 <_vfiprintf_r+0x220>
 8008df2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008df4:	f7ff f8d8 	bl	8007fa8 <__retarget_lock_release_recursive>
 8008df8:	89ab      	ldrh	r3, [r5, #12]
 8008dfa:	065b      	lsls	r3, r3, #25
 8008dfc:	f53f af12 	bmi.w	8008c24 <_vfiprintf_r+0x4c>
 8008e00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e02:	e711      	b.n	8008c28 <_vfiprintf_r+0x50>
 8008e04:	ab03      	add	r3, sp, #12
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	462a      	mov	r2, r5
 8008e0a:	4b09      	ldr	r3, [pc, #36]	; (8008e30 <_vfiprintf_r+0x258>)
 8008e0c:	a904      	add	r1, sp, #16
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f7fd fe34 	bl	8006a7c <_printf_i>
 8008e14:	e7e4      	b.n	8008de0 <_vfiprintf_r+0x208>
 8008e16:	bf00      	nop
 8008e18:	080098e4 	.word	0x080098e4
 8008e1c:	08009904 	.word	0x08009904
 8008e20:	080098c4 	.word	0x080098c4
 8008e24:	08009ac2 	.word	0x08009ac2
 8008e28:	08009acc 	.word	0x08009acc
 8008e2c:	08006535 	.word	0x08006535
 8008e30:	08008bb3 	.word	0x08008bb3
 8008e34:	08009ac8 	.word	0x08009ac8

08008e38 <_read_r>:
 8008e38:	b538      	push	{r3, r4, r5, lr}
 8008e3a:	4d07      	ldr	r5, [pc, #28]	; (8008e58 <_read_r+0x20>)
 8008e3c:	4604      	mov	r4, r0
 8008e3e:	4608      	mov	r0, r1
 8008e40:	4611      	mov	r1, r2
 8008e42:	2200      	movs	r2, #0
 8008e44:	602a      	str	r2, [r5, #0]
 8008e46:	461a      	mov	r2, r3
 8008e48:	f7fd f998 	bl	800617c <_read>
 8008e4c:	1c43      	adds	r3, r0, #1
 8008e4e:	d102      	bne.n	8008e56 <_read_r+0x1e>
 8008e50:	682b      	ldr	r3, [r5, #0]
 8008e52:	b103      	cbz	r3, 8008e56 <_read_r+0x1e>
 8008e54:	6023      	str	r3, [r4, #0]
 8008e56:	bd38      	pop	{r3, r4, r5, pc}
 8008e58:	2000040c 	.word	0x2000040c

08008e5c <__ascii_wctomb>:
 8008e5c:	b149      	cbz	r1, 8008e72 <__ascii_wctomb+0x16>
 8008e5e:	2aff      	cmp	r2, #255	; 0xff
 8008e60:	bf85      	ittet	hi
 8008e62:	238a      	movhi	r3, #138	; 0x8a
 8008e64:	6003      	strhi	r3, [r0, #0]
 8008e66:	700a      	strbls	r2, [r1, #0]
 8008e68:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e6c:	bf98      	it	ls
 8008e6e:	2001      	movls	r0, #1
 8008e70:	4770      	bx	lr
 8008e72:	4608      	mov	r0, r1
 8008e74:	4770      	bx	lr

08008e76 <abort>:
 8008e76:	b508      	push	{r3, lr}
 8008e78:	2006      	movs	r0, #6
 8008e7a:	f000 f82b 	bl	8008ed4 <raise>
 8008e7e:	2001      	movs	r0, #1
 8008e80:	f7fd f972 	bl	8006168 <_exit>

08008e84 <_raise_r>:
 8008e84:	291f      	cmp	r1, #31
 8008e86:	b538      	push	{r3, r4, r5, lr}
 8008e88:	4604      	mov	r4, r0
 8008e8a:	460d      	mov	r5, r1
 8008e8c:	d904      	bls.n	8008e98 <_raise_r+0x14>
 8008e8e:	2316      	movs	r3, #22
 8008e90:	6003      	str	r3, [r0, #0]
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295
 8008e96:	bd38      	pop	{r3, r4, r5, pc}
 8008e98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008e9a:	b112      	cbz	r2, 8008ea2 <_raise_r+0x1e>
 8008e9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ea0:	b94b      	cbnz	r3, 8008eb6 <_raise_r+0x32>
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f000 f830 	bl	8008f08 <_getpid_r>
 8008ea8:	462a      	mov	r2, r5
 8008eaa:	4601      	mov	r1, r0
 8008eac:	4620      	mov	r0, r4
 8008eae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008eb2:	f000 b817 	b.w	8008ee4 <_kill_r>
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d00a      	beq.n	8008ed0 <_raise_r+0x4c>
 8008eba:	1c59      	adds	r1, r3, #1
 8008ebc:	d103      	bne.n	8008ec6 <_raise_r+0x42>
 8008ebe:	2316      	movs	r3, #22
 8008ec0:	6003      	str	r3, [r0, #0]
 8008ec2:	2001      	movs	r0, #1
 8008ec4:	e7e7      	b.n	8008e96 <_raise_r+0x12>
 8008ec6:	2400      	movs	r4, #0
 8008ec8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ecc:	4628      	mov	r0, r5
 8008ece:	4798      	blx	r3
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	e7e0      	b.n	8008e96 <_raise_r+0x12>

08008ed4 <raise>:
 8008ed4:	4b02      	ldr	r3, [pc, #8]	; (8008ee0 <raise+0xc>)
 8008ed6:	4601      	mov	r1, r0
 8008ed8:	6818      	ldr	r0, [r3, #0]
 8008eda:	f7ff bfd3 	b.w	8008e84 <_raise_r>
 8008ede:	bf00      	nop
 8008ee0:	2000000c 	.word	0x2000000c

08008ee4 <_kill_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	4d07      	ldr	r5, [pc, #28]	; (8008f04 <_kill_r+0x20>)
 8008ee8:	2300      	movs	r3, #0
 8008eea:	4604      	mov	r4, r0
 8008eec:	4608      	mov	r0, r1
 8008eee:	4611      	mov	r1, r2
 8008ef0:	602b      	str	r3, [r5, #0]
 8008ef2:	f7fd f929 	bl	8006148 <_kill>
 8008ef6:	1c43      	adds	r3, r0, #1
 8008ef8:	d102      	bne.n	8008f00 <_kill_r+0x1c>
 8008efa:	682b      	ldr	r3, [r5, #0]
 8008efc:	b103      	cbz	r3, 8008f00 <_kill_r+0x1c>
 8008efe:	6023      	str	r3, [r4, #0]
 8008f00:	bd38      	pop	{r3, r4, r5, pc}
 8008f02:	bf00      	nop
 8008f04:	2000040c 	.word	0x2000040c

08008f08 <_getpid_r>:
 8008f08:	f7fd b916 	b.w	8006138 <_getpid>

08008f0c <_init>:
 8008f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0e:	bf00      	nop
 8008f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f12:	bc08      	pop	{r3}
 8008f14:	469e      	mov	lr, r3
 8008f16:	4770      	bx	lr

08008f18 <_fini>:
 8008f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f1a:	bf00      	nop
 8008f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f1e:	bc08      	pop	{r3}
 8008f20:	469e      	mov	lr, r3
 8008f22:	4770      	bx	lr
