Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 18 18:55:53 2024
| Host         : DESKTOP-FP1C80A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.161        0.000                      0                64654        0.010        0.000                      0                64654        4.020        0.000                       0                 29405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.161        0.000                      0                64654        0.010        0.000                      0                64654        4.020        0.000                       0                 29405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.634ns (16.978%)  route 7.990ns (83.022%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.692     2.986    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X58Y75         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/Q
                         net (fo=14, routed)          1.071     4.575    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg[2]
    SLICE_X52Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.699 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33/O
                         net (fo=1, routed)           0.667     5.366    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33_n_2
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.490 f  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14/O
                         net (fo=1, routed)           0.927     6.417    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3/O
                         net (fo=18, routed)          0.524     7.065    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.189 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1/O
                         net (fo=514, routed)         1.501     8.689    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1_n_2
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.124     8.813 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707[2]_i_1/O
                         net (fo=19, routed)          0.327     9.140    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/m_axi_gmem_7_RREADY
    SLICE_X27Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.264 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mem_reg_i_4/O
                         net (fo=60, routed)          1.025    10.289    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/gmem_0_RREADY
    SLICE_X17Y49         LUT3 (Prop_lut3_I0_O)        0.124    10.413 r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_2/O
                         net (fo=5, routed)           0.752    11.165    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    11.289 f  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3/O
                         net (fo=8, routed)           0.671    11.960    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3_n_2
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.084 r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[4]_i_1/O
                         net (fo=2, routed)           0.526    12.610    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/rnext[4]
    SLICE_X6Y47          FDRE                                         r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.659    12.839    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    SLICE_X6Y47          FDRE                                         r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[4]/C
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)       -0.028    12.771    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 1.550ns (16.192%)  route 8.023ns (83.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=398, routed)         8.023    12.480    design_1_i/decompose_0/inst/control_r_s_axi_U/s_axi_control_r_WSTRB[0]
    SLICE_X88Y126        LUT3 (Prop_lut3_I1_O)        0.124    12.604 r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2[4]_i_1/O
                         net (fo=1, routed)           0.000    12.604    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg027_out[4]
    SLICE_X88Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.705    12.884    design_1_i/decompose_0/inst/control_r_s_axi_U/ap_clk
    SLICE_X88Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[4]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X88Y126        FDRE (Setup_fdre_C_D)        0.029    12.888    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 1.634ns (17.274%)  route 7.825ns (82.726%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.692     2.986    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X58Y75         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/Q
                         net (fo=14, routed)          1.071     4.575    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg[2]
    SLICE_X52Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.699 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33/O
                         net (fo=1, routed)           0.667     5.366    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33_n_2
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.490 f  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14/O
                         net (fo=1, routed)           0.927     6.417    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3/O
                         net (fo=18, routed)          0.524     7.065    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.189 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1/O
                         net (fo=514, routed)         1.501     8.689    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1_n_2
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.124     8.813 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707[2]_i_1/O
                         net (fo=19, routed)          0.327     9.140    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/m_axi_gmem_7_RREADY
    SLICE_X27Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.264 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mem_reg_i_4/O
                         net (fo=60, routed)          1.295    10.559    design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/gmem_0_RREADY
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.124    10.683 r  design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_2__6/O
                         net (fo=5, routed)           0.174    10.857    design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.124    10.981 f  design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3__6/O
                         net (fo=8, routed)           0.724    11.705    design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3__6_n_2
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.829 r  design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[6]_i_1__6/O
                         net (fo=2, routed)           0.617    12.445    design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/rnext[6]
    SLICE_X7Y46          FDRE                                         r  design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.658    12.837    design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    SLICE_X7Y46          FDRE                                         r  design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[6]/C
                         clock pessimism              0.115    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)       -0.061    12.737    design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 1.550ns (16.210%)  route 8.012ns (83.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=398, routed)         8.012    12.469    design_1_i/decompose_0/inst/control_r_s_axi_U/s_axi_control_r_WSTRB[0]
    SLICE_X89Y126        LUT3 (Prop_lut3_I1_O)        0.124    12.593 r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1[34]_i_1/O
                         net (fo=1, routed)           0.000    12.593    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg0[2]
    SLICE_X89Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.705    12.884    design_1_i/decompose_0/inst/control_r_s_axi_U/ap_clk
    SLICE_X89Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[34]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.029    12.888    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[34]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.634ns (17.396%)  route 7.759ns (82.604%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.692     2.986    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X58Y75         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/Q
                         net (fo=14, routed)          1.071     4.575    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg[2]
    SLICE_X52Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.699 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33/O
                         net (fo=1, routed)           0.667     5.366    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33_n_2
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.490 f  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14/O
                         net (fo=1, routed)           0.927     6.417    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3/O
                         net (fo=18, routed)          0.524     7.065    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.189 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1/O
                         net (fo=514, routed)         1.501     8.689    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1_n_2
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.124     8.813 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707[2]_i_1/O
                         net (fo=19, routed)          0.327     9.140    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/m_axi_gmem_7_RREADY
    SLICE_X27Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.264 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mem_reg_i_4/O
                         net (fo=60, routed)          1.061    10.325    design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/gmem_0_RREADY
    SLICE_X18Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.449 r  design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.513    10.962    design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.086 f  design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3__1/O
                         net (fo=8, routed)           0.528    11.614    design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3__1_n_2
    SLICE_X11Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.738 r  design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_1__1/O
                         net (fo=2, routed)           0.641    12.379    design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/rnext[7]
    SLICE_X14Y43         FDRE                                         r  design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.580    12.759    design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    SLICE_X14Y43         FDRE                                         r  design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[7]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)       -0.045    12.675    design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 1.576ns (16.419%)  route 8.023ns (83.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=398, routed)         8.023    12.480    design_1_i/decompose_0/inst/control_r_s_axi_U/s_axi_control_r_WSTRB[0]
    SLICE_X88Y126        LUT3 (Prop_lut3_I1_O)        0.150    12.630 r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2[5]_i_1/O
                         net (fo=1, routed)           0.000    12.630    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg027_out[5]
    SLICE_X88Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.705    12.884    design_1_i/decompose_0/inst/control_r_s_axi_U/ap_clk
    SLICE_X88Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[5]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X88Y126        FDRE (Setup_fdre_C_D)        0.075    12.934    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 1.576ns (16.438%)  route 8.012ns (83.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=398, routed)         8.012    12.469    design_1_i/decompose_0/inst/control_r_s_axi_U/s_axi_control_r_WSTRB[0]
    SLICE_X89Y126        LUT3 (Prop_lut3_I1_O)        0.150    12.619 r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1[35]_i_1/O
                         net (fo=1, routed)           0.000    12.619    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg0[3]
    SLICE_X89Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.705    12.884    design_1_i/decompose_0/inst/control_r_s_axi_U/ap_clk
    SLICE_X89Y126        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[35]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.075    12.934    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1_reg[35]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 1.574ns (16.675%)  route 7.865ns (83.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=49, routed)          7.865    12.346    design_1_i/decompose_0/inst/control_r_s_axi_U/s_axi_control_r_WDATA[8]
    SLICE_X91Y97         LUT3 (Prop_lut3_I0_O)        0.124    12.470 r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5[8]_i_1/O
                         net (fo=1, routed)           0.000    12.470    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5_reg021_out[8]
    SLICE_X91Y97         FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.606    12.785    design_1_i/decompose_0/inst/control_r_s_axi_U/ap_clk
    SLICE_X91Y97         FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5_reg[8]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X91Y97         FDRE (Setup_fdre_C_D)        0.032    12.792    design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5_reg[8]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 1.634ns (17.534%)  route 7.685ns (82.466%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.692     2.986    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X58Y75         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/Q
                         net (fo=14, routed)          1.071     4.575    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg[2]
    SLICE_X52Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.699 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33/O
                         net (fo=1, routed)           0.667     5.366    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33_n_2
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.490 f  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14/O
                         net (fo=1, routed)           0.927     6.417    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3/O
                         net (fo=18, routed)          0.524     7.065    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.189 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1/O
                         net (fo=514, routed)         1.501     8.689    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1_n_2
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.124     8.813 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707[2]_i_1/O
                         net (fo=19, routed)          0.327     9.140    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/m_axi_gmem_7_RREADY
    SLICE_X27Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.264 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mem_reg_i_4/O
                         net (fo=60, routed)          1.025    10.289    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/gmem_0_RREADY
    SLICE_X17Y49         LUT3 (Prop_lut3_I0_O)        0.124    10.413 r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_2/O
                         net (fo=5, routed)           0.752    11.165    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    11.289 f  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3/O
                         net (fo=8, routed)           0.209    11.497    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3_n_2
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124    11.621 r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[5]_i_1/O
                         net (fo=2, routed)           0.684    12.305    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/rnext[5]
    SLICE_X9Y46          FDRE                                         r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.580    12.759    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X9Y46          FDRE                                         r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[5]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.092    12.628    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 1.634ns (17.308%)  route 7.807ns (82.692%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.692     2.986    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X58Y75         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg_reg[2]/Q
                         net (fo=14, routed)          1.071     4.575    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707_pp0_iter26_reg[2]
    SLICE_X52Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.699 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33/O
                         net (fo=1, routed)           0.667     5.366    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_33_n_2
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.490 f  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14/O
                         net (fo=1, routed)           0.927     6.417    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_14_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3/O
                         net (fo=18, routed)          0.524     7.065    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_3_n_2
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.189 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1/O
                         net (fo=514, routed)         1.501     8.689    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1_n_2
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.124     8.813 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln17_mid2_reg_2707[2]_i_1/O
                         net (fo=19, routed)          0.327     9.140    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/m_axi_gmem_7_RREADY
    SLICE_X27Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.264 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mem_reg_i_4/O
                         net (fo=60, routed)          1.025    10.289    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/gmem_0_RREADY
    SLICE_X17Y49         LUT3 (Prop_lut3_I0_O)        0.124    10.413 r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_2/O
                         net (fo=5, routed)           0.752    11.165    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    11.289 f  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3/O
                         net (fo=8, routed)           0.671    11.960    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[7]_i_3_n_2
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.084 r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[4]_i_1/O
                         net (fo=2, routed)           0.343    12.427    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/rnext[4]
    SLICE_X6Y45          FDRE                                         r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.658    12.837    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X6Y45          FDRE                                         r  design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[4]/C
                         clock pessimism              0.115    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)       -0.045    12.753    design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.467%)  route 0.109ns (23.533%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.553     0.889    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711_reg[45]/Q
                         net (fo=2, routed)           0.109     1.138    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711[45]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899[43]_i_2/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899[43]_i_2_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.298 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.299    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[43]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.353 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.353    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/sext_ln24_1_fu_2119_p1[44]
    SLICE_X52Y100        FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.907     1.273    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[44]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[17].dividend_tmp_reg[18][30]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[18].remd_tmp_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.402%)  route 0.190ns (47.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.563     0.899    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/ap_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[17].dividend_tmp_reg[18][30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[17].dividend_tmp_reg[18][30]__0/Q
                         net (fo=3, routed)           0.190     1.252    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[17].dividend_tmp_reg[18][30]__0_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.297 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[18].remd_tmp[19][0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[18].remd_tmp[19][0]_i_1__1_n_2
    SLICE_X38Y50         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[18].remd_tmp_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.825     1.191    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/ap_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[18].remd_tmp_reg[19][0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     1.281    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[18].remd_tmp_reg[19][0]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.011%)  route 0.109ns (22.989%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.553     0.889    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711_reg[45]/Q
                         net (fo=2, routed)           0.109     1.138    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1299_reg_2711[45]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899[43]_i_2/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899[43]_i_2_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.298 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.299    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[43]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.364 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.364    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/sext_ln24_1_fu_2119_p1[46]
    SLICE_X52Y100        FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.907     1.273    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[46]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_2899_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/add_ln35_11_reg_3561_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.495%)  route 0.307ns (68.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.580     0.916    design_1_i/decompose_0/inst/ap_clk
    SLICE_X61Y99         FDRE                                         r  design_1_i/decompose_0/inst/add_ln35_11_reg_3561_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/decompose_0/inst/add_ln35_11_reg_3561_reg[32]/Q
                         net (fo=1, routed)           0.307     1.363    design_1_i/decompose_0/inst/sext_ln35_6_fu_2186_p1[30]
    SLICE_X81Y103        FDRE                                         r  design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.938     1.304    design_1_i/decompose_0/inst/ap_clk
    SLICE_X81Y103        FDRE                                         r  design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[30]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X81Y103        FDRE (Hold_fdre_C_D)         0.070     1.339    design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/tmp_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.364%)  route 0.217ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.626     0.962    design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/ap_clk
    SLICE_X51Y119        FDRE                                         r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/tmp_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/tmp_addr_reg[18]/Q
                         net (fo=2, routed)           0.217     1.320    design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[16]
    SLICE_X49Y122        FDRE                                         r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.897     1.263    design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X49Y122        FDRE                                         r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.070     1.294    design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/tmp_addr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.020%)  route 0.192ns (53.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.626     0.962    design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y119        FDRE                                         r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_fdre_C_Q)         0.164     1.126 r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[35]/Q
                         net (fo=1, routed)           0.192     1.318    design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq_n_59
    SLICE_X49Y124        FDRE                                         r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/tmp_addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.894     1.260    design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/ap_clk
    SLICE_X49Y124        FDRE                                         r  design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/tmp_addr_reg[37]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X49Y124        FDRE (Hold_fdre_C_D)         0.066     1.287    design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/tmp_addr_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/add_ln30_7_reg_3356_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_7_addr_4_reg_3416_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.214%)  route 0.207ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.624     0.960    design_1_i/decompose_0/inst/ap_clk
    SLICE_X50Y128        FDRE                                         r  design_1_i/decompose_0/inst/add_ln30_7_reg_3356_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  design_1_i/decompose_0/inst/add_ln30_7_reg_3356_reg[35]/Q
                         net (fo=1, routed)           0.207     1.331    design_1_i/decompose_0/inst/sext_ln34_15_fu_1685_p1[33]
    SLICE_X49Y129        FDRE                                         r  design_1_i/decompose_0/inst/gmem_7_addr_4_reg_3416_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.899     1.265    design_1_i/decompose_0/inst/ap_clk
    SLICE_X49Y129        FDRE                                         r  design_1_i/decompose_0/inst/gmem_7_addr_4_reg_3416_reg[33]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X49Y129        FDRE (Hold_fdre_C_D)         0.072     1.298    design_1_i/decompose_0/inst/gmem_7_addr_4_reg_3416_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/add_ln35_11_reg_3561_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.286%)  route 0.310ns (68.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.580     0.916    design_1_i/decompose_0/inst/ap_clk
    SLICE_X61Y98         FDRE                                         r  design_1_i/decompose_0/inst/add_ln35_11_reg_3561_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/decompose_0/inst/add_ln35_11_reg_3561_reg[31]/Q
                         net (fo=1, routed)           0.310     1.366    design_1_i/decompose_0/inst/sext_ln35_6_fu_2186_p1[29]
    SLICE_X82Y101        FDRE                                         r  design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.939     1.305    design_1_i/decompose_0/inst/ap_clk
    SLICE_X82Y101        FDRE                                         r  design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[29]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.063     1.333    design_1_i/decompose_0/inst/gmem_5_addr_5_reg_3689_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[23].remd_tmp_reg[24][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[24].remd_tmp_reg[25][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.213ns (51.986%)  route 0.197ns (48.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.548     0.884    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/ap_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[23].remd_tmp_reg[24][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[23].remd_tmp_reg[24][22]/Q
                         net (fo=3, routed)           0.197     1.244    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[23].remd_tmp_reg[24]_60[22]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.049     1.293 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[24].remd_tmp[25][23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[24].remd_tmp[25][23]_i_1__0_n_2
    SLICE_X49Y63         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[24].remd_tmp_reg[25][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.819     1.185    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/ap_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[24].remd_tmp_reg[25][23]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.107     1.257    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U4/decompose_urem_31ns_11ns_10_35_1_divider_u/loop[24].remd_tmp_reg[25][23]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_6_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decompose_0/inst/m_6_read_reg_3065_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.523%)  route 0.225ns (61.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.633     0.969    design_1_i/decompose_0/inst/control_r_s_axi_U/ap_clk
    SLICE_X48Y135        FDRE                                         r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_6_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_6_reg[46]/Q
                         net (fo=3, routed)           0.225     1.335    design_1_i/decompose_0/inst/m_6[46]
    SLICE_X52Y133        FDRE                                         r  design_1_i/decompose_0/inst/m_6_read_reg_3065_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.899     1.265    design_1_i/decompose_0/inst/ap_clk
    SLICE_X52Y133        FDRE                                         r  design_1_i/decompose_0/inst/m_6_read_reg_3065_reg[46]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X52Y133        FDRE (Hold_fdre_C_D)         0.072     1.298    design_1_i/decompose_0/inst/m_6_read_reg_3065_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y17    design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19    design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y9     design_1_i/decompose_0/inst/mul_64ns_66ns_77_5_1_U66/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y6     design_1_i/decompose_0/inst/mul_64ns_66ns_77_5_1_U66/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y4     design_1_i/decompose_0/inst/mul_64ns_66ns_77_5_1_U66/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y15    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y9     design_1_i/decompose_0/inst/mul_64ns_66ns_77_5_1_U66/buff0_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18   design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18   design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16   design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y126  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y126  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y126  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y126  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y127  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y124  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.000ns  (logic 0.124ns (4.134%)  route 2.876ns (95.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.876     2.876    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.124     3.000 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.000    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.656     2.835    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.045ns (3.556%)  route 1.221ns (96.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.221     1.221    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.266 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.266    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       0.892     1.258    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[0]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_25
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[0]_BCOUT[0])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[0]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_25
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[10]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_15
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[10]_BCOUT[10])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[10]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_15
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[11]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_14
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[11]_BCOUT[11])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[11]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_14
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[12]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_13
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[12]_BCOUT[12])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[12]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_13
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[13]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_12
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[13]_BCOUT[13])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[13]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_12
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[14]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_11
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[14]_BCOUT[14])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[14]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_11
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[15]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_10
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[15]_BCOUT[15])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[15]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_10
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[16]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_9
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[16]_BCOUT[16])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[16]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_9
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[17]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_8
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[17]_BCOUT[17])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[17]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_8
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[1]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.490ns (99.190%)  route 0.004ns (0.810%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg_n_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_BCIN[1]_BCOUT[1])
                                                      0.490     0.492 r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg/BCOUT[1]
                         net (fo=1, routed)           0.002     0.494    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff1_reg_n_24
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.586     2.765    design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_55
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_45
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_44
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_43
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_42
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_41
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_40
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_39
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[1]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_54
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[2]
                            (internal pin)
  Destination:            design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0_n_53
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29407, routed)       1.731     3.025    design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/CLK





