/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [6:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [5:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [11:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [7:0] celloutsig_1_3z;
  reg [22:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_5z[1] ? celloutsig_1_0z : celloutsig_1_9z;
  assign celloutsig_0_16z = celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_7z;
  assign celloutsig_1_13z = ~celloutsig_1_5z[3];
  assign celloutsig_0_30z = ~celloutsig_0_2z[5];
  assign celloutsig_0_21z = celloutsig_0_16z | ~(celloutsig_0_13z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z ^ celloutsig_0_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_4z ^ celloutsig_0_21z);
  assign celloutsig_0_8z = { in_data[19:17], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z } & in_data[64:52];
  assign celloutsig_0_35z = celloutsig_0_27z[4:1] / { 1'h1, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_0_5z = { celloutsig_0_2z[6:4], celloutsig_0_4z } / { 1'h1, in_data[38:37], celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:1], celloutsig_0_0z } == in_data[9:7];
  assign celloutsig_1_2z = { in_data[128:117], celloutsig_1_0z } === in_data[143:131];
  assign celloutsig_0_26z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_23z } === celloutsig_0_14z[10:3];
  assign celloutsig_0_0z = in_data[20:17] >= in_data[92:89];
  assign celloutsig_1_18z = { in_data[127:124], celloutsig_1_16z } >= { in_data[111:109], celloutsig_1_13z, celloutsig_1_17z };
  assign celloutsig_0_3z = { celloutsig_0_2z[7:1], celloutsig_0_2z } > { celloutsig_0_2z[7:1], celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[171:169], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z } <= { celloutsig_1_4z[13:10], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_14z[5:1] <= { in_data[156:153], celloutsig_1_7z };
  assign celloutsig_0_29z = { celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z } && { celloutsig_0_25z[4:3], celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[25:23] < { in_data[7:6], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[10], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_8z[7:4], in_data[0] };
  assign celloutsig_0_34z = { celloutsig_0_32z[5:4], celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_32z } * { celloutsig_0_27z[8:2], celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_24z };
  assign celloutsig_0_36z = { celloutsig_0_2z[6:3], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_29z } * { celloutsig_0_15z[2:0], celloutsig_0_35z };
  assign celloutsig_1_5z = { celloutsig_1_4z[20:13], celloutsig_1_0z } * { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_11z[5:2] * { celloutsig_0_5z[2:1], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_2z[8:4] * { celloutsig_0_17z[5:2], celloutsig_0_7z };
  assign celloutsig_1_14z = celloutsig_1_3z[0] ? { in_data[121:112], celloutsig_1_0z } : { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_7z = celloutsig_1_5z[7:2] != { celloutsig_1_4z[18], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } != in_data[189:187];
  assign celloutsig_0_9z = { in_data[18:10], celloutsig_0_8z } !== { celloutsig_0_8z[11:3], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_1z = ~ in_data[135:132];
  assign celloutsig_0_11z = ~ { in_data[27:12], celloutsig_0_4z };
  assign celloutsig_0_2z = ~ { in_data[15:8], celloutsig_0_1z };
  assign celloutsig_1_6z = | { celloutsig_1_1z[2:0], celloutsig_1_5z };
  assign celloutsig_0_12z = | { celloutsig_0_10z[4:0], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_24z = | celloutsig_0_15z[3:1];
  assign celloutsig_0_28z = | { celloutsig_0_15z[3], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[142] & in_data[105];
  assign celloutsig_0_23z = celloutsig_0_0z & celloutsig_0_2z[0];
  assign celloutsig_0_13z = celloutsig_0_10z[4] & celloutsig_0_3z;
  assign celloutsig_0_37z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_35z } >> { celloutsig_0_19z[1:0], celloutsig_0_36z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_29z };
  assign celloutsig_1_8z = { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z } >> in_data[166:158];
  assign celloutsig_0_38z = { celloutsig_0_36z[5:1], celloutsig_0_24z } ~^ { celloutsig_0_34z[8:4], celloutsig_0_28z };
  assign celloutsig_0_14z = celloutsig_0_11z[13:3] ~^ { celloutsig_0_11z[11:6], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_15z[1:0], celloutsig_0_14z } ~^ { celloutsig_0_14z[6:1], celloutsig_0_17z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 8'h00;
    else if (clkin_data[64]) celloutsig_1_3z = { in_data[137], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 23'h000000;
    else if (clkin_data[64]) celloutsig_1_4z = { celloutsig_1_3z[6:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_17z = celloutsig_0_14z[8:2];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_25z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_25z = { celloutsig_0_10z[3:0], celloutsig_0_12z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_32z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_32z = in_data[15:10];
  assign { out_data[128], out_data[96], out_data[43:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
