
`timescale 1ns / 1ns
module tbriscv  ; 
 
  reg    rst_n   ; 
  reg    clk   ; 
  riscv_top  
   DUT  ( 
       .rst_n (rst_n ) ,
      .clk (clk ) ); 



// "Clock Pattern" : dutyCycle = 50
// Start Time = 0 ns, End Time = 2 us, Period = 100 ns
  initial
  begin
	  clk  = 1'b0  ;
	 # 50 ;
// 50 ns, single loop till start period.
   repeat(19)
   begin
	   clk  = 1'b1  ;
	  #50  clk  = 1'b0  ;
	  #50 ;
// 1950 ns, repeat pattern in loop.
   end
	  clk  = 1'b1  ;
	 # 50 ;
// dumped values till 2 us
  end


// "Constant Pattern"
// Start Time = 0 ns, End Time = 2 us, Period = 0 ns
  initial
  begin
	  rst_n  = 1'b1  ;
	 # 2000 ;
// dumped values till 2 us
  end

  initial
	#4000 $stop;
endmodule
