Reading OpenROAD database at '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/31-openroad-repairdesignpostgpl/MIPSpipeline.odb'…
Reading library file at '/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/b5k0h8cjlpypdp7lb98p9n8qqanyralc-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            1951.5 u
legalized HPWL           2040.2 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 70 instances
[INFO DPL-0021] HPWL before            2040.2 u
[INFO DPL-0022] HPWL after             1951.5 u
[INFO DPL-0023] HPWL delta               -4.4 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                40     150.14
  Tap cell                                 44      55.05
  Timing Repair Buffer                     35     178.92
  Inverter                                 31     116.36
  Sequential cell                          30     751.97
  Multi-Input combinational cell           67     469.20
  Total                                   247    1721.65
Writing OpenROAD database to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.odb'…
Writing netlist to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.nl.v'…
Writing powered netlist to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.pnl.v'…
Writing layout to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.def'…
Writing timing constraints to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.sdc'…
