# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16813 \
    name out_img_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_12 \
    op interface \
    ports { out_img_12_address0 { O 13 vector } out_img_12_ce0 { O 1 bit } out_img_12_we0 { O 1 bit } out_img_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16814 \
    name out_img_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_11 \
    op interface \
    ports { out_img_11_address0 { O 13 vector } out_img_11_ce0 { O 1 bit } out_img_11_we0 { O 1 bit } out_img_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16815 \
    name out_img_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_10 \
    op interface \
    ports { out_img_10_address0 { O 13 vector } out_img_10_ce0 { O 1 bit } out_img_10_we0 { O 1 bit } out_img_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16816 \
    name out_img_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_9 \
    op interface \
    ports { out_img_9_address0 { O 13 vector } out_img_9_ce0 { O 1 bit } out_img_9_we0 { O 1 bit } out_img_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16817 \
    name out_img_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_8 \
    op interface \
    ports { out_img_8_address0 { O 13 vector } out_img_8_ce0 { O 1 bit } out_img_8_we0 { O 1 bit } out_img_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16818 \
    name out_img_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_7 \
    op interface \
    ports { out_img_7_address0 { O 13 vector } out_img_7_ce0 { O 1 bit } out_img_7_we0 { O 1 bit } out_img_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16819 \
    name out_img_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_6 \
    op interface \
    ports { out_img_6_address0 { O 13 vector } out_img_6_ce0 { O 1 bit } out_img_6_we0 { O 1 bit } out_img_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16820 \
    name out_img_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_5 \
    op interface \
    ports { out_img_5_address0 { O 13 vector } out_img_5_ce0 { O 1 bit } out_img_5_we0 { O 1 bit } out_img_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16821 \
    name out_img_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_4 \
    op interface \
    ports { out_img_4_address0 { O 13 vector } out_img_4_ce0 { O 1 bit } out_img_4_we0 { O 1 bit } out_img_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16822 \
    name out_img_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_3 \
    op interface \
    ports { out_img_3_address0 { O 13 vector } out_img_3_ce0 { O 1 bit } out_img_3_we0 { O 1 bit } out_img_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16823 \
    name out_img_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_2 \
    op interface \
    ports { out_img_2_address0 { O 13 vector } out_img_2_ce0 { O 1 bit } out_img_2_we0 { O 1 bit } out_img_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16824 \
    name out_img_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_1 \
    op interface \
    ports { out_img_1_address0 { O 13 vector } out_img_1_ce0 { O 1 bit } out_img_1_we0 { O 1 bit } out_img_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16825 \
    name out_img_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_0 \
    op interface \
    ports { out_img_0_address0 { O 13 vector } out_img_0_ce0 { O 1 bit } out_img_0_we0 { O 1 bit } out_img_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16826 \
    name phi_mul182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_mul182 \
    op interface \
    ports { phi_mul182 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16827 \
    name add1809237_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add1809237_reload \
    op interface \
    ports { add1809237_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16828 \
    name add180_19250_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_19250_reload \
    op interface \
    ports { add180_19250_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16829 \
    name add180_29263_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_29263_reload \
    op interface \
    ports { add180_29263_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16830 \
    name add180_39276_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_39276_reload \
    op interface \
    ports { add180_39276_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16831 \
    name add180_49289_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_49289_reload \
    op interface \
    ports { add180_49289_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16832 \
    name add180_59302_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_59302_reload \
    op interface \
    ports { add180_59302_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16833 \
    name add180_69315_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_69315_reload \
    op interface \
    ports { add180_69315_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16834 \
    name add180_79328_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_79328_reload \
    op interface \
    ports { add180_79328_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16835 \
    name add180_89341_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_89341_reload \
    op interface \
    ports { add180_89341_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16836 \
    name add180_99354_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_99354_reload \
    op interface \
    ports { add180_99354_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16837 \
    name add180_109367_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_109367_reload \
    op interface \
    ports { add180_109367_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16838 \
    name add180_119380_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_119380_reload \
    op interface \
    ports { add180_119380_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16839 \
    name add180_129393_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_129393_reload \
    op interface \
    ports { add180_129393_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16840 \
    name bias_conv4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_conv4_load \
    op interface \
    ports { bias_conv4_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16841 \
    name add180_182599238_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_182599238_reload \
    op interface \
    ports { add180_182599238_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16842 \
    name add180_1_19251_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_19251_reload \
    op interface \
    ports { add180_1_19251_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16843 \
    name add180_2_19264_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_19264_reload \
    op interface \
    ports { add180_2_19264_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16844 \
    name add180_3_19277_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_19277_reload \
    op interface \
    ports { add180_3_19277_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16845 \
    name add180_4_19290_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_19290_reload \
    op interface \
    ports { add180_4_19290_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16846 \
    name add180_5_19303_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_19303_reload \
    op interface \
    ports { add180_5_19303_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16847 \
    name add180_6_19316_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_19316_reload \
    op interface \
    ports { add180_6_19316_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16848 \
    name add180_7_19329_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_19329_reload \
    op interface \
    ports { add180_7_19329_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16849 \
    name add180_8_19342_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_19342_reload \
    op interface \
    ports { add180_8_19342_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16850 \
    name add180_9_19355_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_19355_reload \
    op interface \
    ports { add180_9_19355_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16851 \
    name add180_10_19368_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_19368_reload \
    op interface \
    ports { add180_10_19368_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16852 \
    name add180_11_19381_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_19381_reload \
    op interface \
    ports { add180_11_19381_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16853 \
    name add180_12_19394_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_19394_reload \
    op interface \
    ports { add180_12_19394_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16854 \
    name add180_282769239_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_282769239_reload \
    op interface \
    ports { add180_282769239_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16855 \
    name add180_1_29252_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_29252_reload \
    op interface \
    ports { add180_1_29252_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16856 \
    name add180_2_29265_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_29265_reload \
    op interface \
    ports { add180_2_29265_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16857 \
    name add180_3_29278_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_29278_reload \
    op interface \
    ports { add180_3_29278_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16858 \
    name add180_4_29291_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_29291_reload \
    op interface \
    ports { add180_4_29291_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16859 \
    name add180_5_29304_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_29304_reload \
    op interface \
    ports { add180_5_29304_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16860 \
    name add180_6_29317_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_29317_reload \
    op interface \
    ports { add180_6_29317_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16861 \
    name add180_7_29330_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_29330_reload \
    op interface \
    ports { add180_7_29330_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16862 \
    name add180_8_29343_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_29343_reload \
    op interface \
    ports { add180_8_29343_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16863 \
    name add180_9_29356_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_29356_reload \
    op interface \
    ports { add180_9_29356_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16864 \
    name add180_10_29369_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_29369_reload \
    op interface \
    ports { add180_10_29369_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16865 \
    name add180_11_29382_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_29382_reload \
    op interface \
    ports { add180_11_29382_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16866 \
    name add180_12_29395_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_29395_reload \
    op interface \
    ports { add180_12_29395_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16867 \
    name add180_382939240_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_382939240_reload \
    op interface \
    ports { add180_382939240_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16868 \
    name add180_1_39253_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_39253_reload \
    op interface \
    ports { add180_1_39253_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16869 \
    name add180_2_39266_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_39266_reload \
    op interface \
    ports { add180_2_39266_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16870 \
    name add180_3_39279_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_39279_reload \
    op interface \
    ports { add180_3_39279_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16871 \
    name add180_4_39292_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_39292_reload \
    op interface \
    ports { add180_4_39292_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16872 \
    name add180_5_39305_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_39305_reload \
    op interface \
    ports { add180_5_39305_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16873 \
    name add180_6_39318_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_39318_reload \
    op interface \
    ports { add180_6_39318_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16874 \
    name add180_7_39331_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_39331_reload \
    op interface \
    ports { add180_7_39331_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16875 \
    name add180_8_39344_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_39344_reload \
    op interface \
    ports { add180_8_39344_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16876 \
    name add180_9_39357_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_39357_reload \
    op interface \
    ports { add180_9_39357_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16877 \
    name add180_10_39370_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_39370_reload \
    op interface \
    ports { add180_10_39370_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16878 \
    name add180_11_39383_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_39383_reload \
    op interface \
    ports { add180_11_39383_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16879 \
    name add180_12_39396_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_39396_reload \
    op interface \
    ports { add180_12_39396_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16880 \
    name add180_483109241_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_483109241_reload \
    op interface \
    ports { add180_483109241_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16881 \
    name add180_1_49254_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_49254_reload \
    op interface \
    ports { add180_1_49254_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16882 \
    name add180_2_49267_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_49267_reload \
    op interface \
    ports { add180_2_49267_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16883 \
    name add180_3_49280_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_49280_reload \
    op interface \
    ports { add180_3_49280_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16884 \
    name add180_4_49293_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_49293_reload \
    op interface \
    ports { add180_4_49293_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16885 \
    name add180_5_49306_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_49306_reload \
    op interface \
    ports { add180_5_49306_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16886 \
    name add180_6_49319_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_49319_reload \
    op interface \
    ports { add180_6_49319_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16887 \
    name add180_7_49332_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_49332_reload \
    op interface \
    ports { add180_7_49332_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16888 \
    name add180_8_49345_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_49345_reload \
    op interface \
    ports { add180_8_49345_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16889 \
    name add180_9_49358_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_49358_reload \
    op interface \
    ports { add180_9_49358_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16890 \
    name add180_10_49371_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_49371_reload \
    op interface \
    ports { add180_10_49371_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16891 \
    name add180_11_49384_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_49384_reload \
    op interface \
    ports { add180_11_49384_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16892 \
    name add180_12_49397_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_49397_reload \
    op interface \
    ports { add180_12_49397_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16893 \
    name add180_583279242_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_583279242_reload \
    op interface \
    ports { add180_583279242_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16894 \
    name add180_1_59255_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_59255_reload \
    op interface \
    ports { add180_1_59255_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16895 \
    name add180_2_59268_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_59268_reload \
    op interface \
    ports { add180_2_59268_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16896 \
    name add180_3_59281_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_59281_reload \
    op interface \
    ports { add180_3_59281_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16897 \
    name add180_4_59294_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_59294_reload \
    op interface \
    ports { add180_4_59294_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16898 \
    name add180_5_59307_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_59307_reload \
    op interface \
    ports { add180_5_59307_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16899 \
    name add180_6_59320_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_59320_reload \
    op interface \
    ports { add180_6_59320_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16900 \
    name add180_7_59333_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_59333_reload \
    op interface \
    ports { add180_7_59333_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16901 \
    name add180_8_59346_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_59346_reload \
    op interface \
    ports { add180_8_59346_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16902 \
    name add180_9_59359_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_59359_reload \
    op interface \
    ports { add180_9_59359_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16903 \
    name add180_10_59372_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_59372_reload \
    op interface \
    ports { add180_10_59372_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16904 \
    name add180_11_59385_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_59385_reload \
    op interface \
    ports { add180_11_59385_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16905 \
    name add180_12_59398_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_59398_reload \
    op interface \
    ports { add180_12_59398_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16906 \
    name add180_683449243_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_683449243_reload \
    op interface \
    ports { add180_683449243_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16907 \
    name add180_1_69256_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_69256_reload \
    op interface \
    ports { add180_1_69256_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16908 \
    name add180_2_69269_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_69269_reload \
    op interface \
    ports { add180_2_69269_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16909 \
    name add180_3_69282_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_69282_reload \
    op interface \
    ports { add180_3_69282_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16910 \
    name add180_4_69295_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_69295_reload \
    op interface \
    ports { add180_4_69295_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16911 \
    name add180_5_69308_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_69308_reload \
    op interface \
    ports { add180_5_69308_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16912 \
    name add180_6_69321_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_69321_reload \
    op interface \
    ports { add180_6_69321_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16913 \
    name add180_7_69334_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_69334_reload \
    op interface \
    ports { add180_7_69334_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16914 \
    name add180_8_69347_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_69347_reload \
    op interface \
    ports { add180_8_69347_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16915 \
    name add180_9_69360_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_69360_reload \
    op interface \
    ports { add180_9_69360_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16916 \
    name add180_10_69373_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_69373_reload \
    op interface \
    ports { add180_10_69373_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16917 \
    name add180_11_69386_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_69386_reload \
    op interface \
    ports { add180_11_69386_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16918 \
    name add180_12_69399_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_69399_reload \
    op interface \
    ports { add180_12_69399_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16919 \
    name add180_783619244_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_783619244_reload \
    op interface \
    ports { add180_783619244_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16920 \
    name add180_1_79257_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_79257_reload \
    op interface \
    ports { add180_1_79257_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16921 \
    name add180_2_79270_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_79270_reload \
    op interface \
    ports { add180_2_79270_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16922 \
    name add180_3_79283_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_79283_reload \
    op interface \
    ports { add180_3_79283_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16923 \
    name add180_4_79296_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_79296_reload \
    op interface \
    ports { add180_4_79296_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16924 \
    name add180_5_79309_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_79309_reload \
    op interface \
    ports { add180_5_79309_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16925 \
    name add180_6_79322_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_79322_reload \
    op interface \
    ports { add180_6_79322_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16926 \
    name add180_7_79335_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_79335_reload \
    op interface \
    ports { add180_7_79335_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16927 \
    name add180_8_79348_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_79348_reload \
    op interface \
    ports { add180_8_79348_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16928 \
    name add180_9_79361_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_79361_reload \
    op interface \
    ports { add180_9_79361_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16929 \
    name add180_10_79374_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_79374_reload \
    op interface \
    ports { add180_10_79374_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16930 \
    name add180_11_79387_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_79387_reload \
    op interface \
    ports { add180_11_79387_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16931 \
    name add180_12_79400_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_79400_reload \
    op interface \
    ports { add180_12_79400_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16932 \
    name add180_883789245_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_883789245_reload \
    op interface \
    ports { add180_883789245_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16933 \
    name add180_1_89258_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_89258_reload \
    op interface \
    ports { add180_1_89258_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16934 \
    name add180_2_89271_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_89271_reload \
    op interface \
    ports { add180_2_89271_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16935 \
    name add180_3_89284_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_89284_reload \
    op interface \
    ports { add180_3_89284_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16936 \
    name add180_4_89297_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_89297_reload \
    op interface \
    ports { add180_4_89297_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16937 \
    name add180_5_89310_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_89310_reload \
    op interface \
    ports { add180_5_89310_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16938 \
    name add180_6_89323_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_89323_reload \
    op interface \
    ports { add180_6_89323_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16939 \
    name add180_7_89336_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_89336_reload \
    op interface \
    ports { add180_7_89336_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16940 \
    name add180_8_89349_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_89349_reload \
    op interface \
    ports { add180_8_89349_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16941 \
    name add180_9_89362_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_89362_reload \
    op interface \
    ports { add180_9_89362_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16942 \
    name add180_10_89375_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_89375_reload \
    op interface \
    ports { add180_10_89375_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16943 \
    name add180_11_89388_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_89388_reload \
    op interface \
    ports { add180_11_89388_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16944 \
    name add180_12_89401_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_89401_reload \
    op interface \
    ports { add180_12_89401_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16945 \
    name add180_983959246_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_983959246_reload \
    op interface \
    ports { add180_983959246_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16946 \
    name add180_1_99259_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_99259_reload \
    op interface \
    ports { add180_1_99259_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16947 \
    name add180_2_99272_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_99272_reload \
    op interface \
    ports { add180_2_99272_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16948 \
    name add180_3_99285_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_99285_reload \
    op interface \
    ports { add180_3_99285_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16949 \
    name add180_4_99298_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_99298_reload \
    op interface \
    ports { add180_4_99298_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16950 \
    name add180_5_99311_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_99311_reload \
    op interface \
    ports { add180_5_99311_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16951 \
    name add180_6_99324_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_99324_reload \
    op interface \
    ports { add180_6_99324_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16952 \
    name add180_7_99337_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_99337_reload \
    op interface \
    ports { add180_7_99337_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16953 \
    name add180_8_99350_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_99350_reload \
    op interface \
    ports { add180_8_99350_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16954 \
    name add180_9_99363_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_99363_reload \
    op interface \
    ports { add180_9_99363_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16955 \
    name add180_10_99376_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_99376_reload \
    op interface \
    ports { add180_10_99376_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16956 \
    name add180_11_99389_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_99389_reload \
    op interface \
    ports { add180_11_99389_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16957 \
    name add180_12_99402_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_99402_reload \
    op interface \
    ports { add180_12_99402_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16958 \
    name add180_1084129247_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1084129247_reload \
    op interface \
    ports { add180_1084129247_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16959 \
    name add180_1_109260_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_109260_reload \
    op interface \
    ports { add180_1_109260_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16960 \
    name add180_2_109273_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_109273_reload \
    op interface \
    ports { add180_2_109273_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16961 \
    name add180_3_109286_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_109286_reload \
    op interface \
    ports { add180_3_109286_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16962 \
    name add180_4_109299_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_109299_reload \
    op interface \
    ports { add180_4_109299_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16963 \
    name add180_5_109312_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_109312_reload \
    op interface \
    ports { add180_5_109312_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16964 \
    name add180_6_109325_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_109325_reload \
    op interface \
    ports { add180_6_109325_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16965 \
    name add180_7_109338_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_109338_reload \
    op interface \
    ports { add180_7_109338_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16966 \
    name add180_8_109351_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_109351_reload \
    op interface \
    ports { add180_8_109351_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16967 \
    name add180_9_109364_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_109364_reload \
    op interface \
    ports { add180_9_109364_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16968 \
    name add180_10_109377_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_109377_reload \
    op interface \
    ports { add180_10_109377_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16969 \
    name add180_11_109390_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_109390_reload \
    op interface \
    ports { add180_11_109390_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16970 \
    name add180_12_109403_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_109403_reload \
    op interface \
    ports { add180_12_109403_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16971 \
    name add180_1184299248_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1184299248_reload \
    op interface \
    ports { add180_1184299248_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16972 \
    name add180_1_119261_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_119261_reload \
    op interface \
    ports { add180_1_119261_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16973 \
    name add180_2_119274_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_119274_reload \
    op interface \
    ports { add180_2_119274_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16974 \
    name add180_3_119287_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_119287_reload \
    op interface \
    ports { add180_3_119287_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16975 \
    name add180_4_119300_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_119300_reload \
    op interface \
    ports { add180_4_119300_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16976 \
    name add180_5_119313_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_119313_reload \
    op interface \
    ports { add180_5_119313_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16977 \
    name add180_6_119326_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_119326_reload \
    op interface \
    ports { add180_6_119326_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16978 \
    name add180_7_119339_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_119339_reload \
    op interface \
    ports { add180_7_119339_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16979 \
    name add180_8_119352_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_119352_reload \
    op interface \
    ports { add180_8_119352_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16980 \
    name add180_9_119365_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_119365_reload \
    op interface \
    ports { add180_9_119365_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16981 \
    name add180_10_119378_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_119378_reload \
    op interface \
    ports { add180_10_119378_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16982 \
    name add180_11_119391_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_119391_reload \
    op interface \
    ports { add180_11_119391_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16983 \
    name add180_12_119404_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_119404_reload \
    op interface \
    ports { add180_12_119404_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16984 \
    name add180_1284469249_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1284469249_reload \
    op interface \
    ports { add180_1284469249_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16985 \
    name add180_1_129262_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_129262_reload \
    op interface \
    ports { add180_1_129262_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16986 \
    name add180_2_129275_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_129275_reload \
    op interface \
    ports { add180_2_129275_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16987 \
    name add180_3_129288_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_129288_reload \
    op interface \
    ports { add180_3_129288_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16988 \
    name add180_4_129301_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_129301_reload \
    op interface \
    ports { add180_4_129301_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16989 \
    name add180_5_129314_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_129314_reload \
    op interface \
    ports { add180_5_129314_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16990 \
    name add180_6_129327_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_129327_reload \
    op interface \
    ports { add180_6_129327_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16991 \
    name add180_7_129340_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_129340_reload \
    op interface \
    ports { add180_7_129340_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16992 \
    name add180_8_129353_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_129353_reload \
    op interface \
    ports { add180_8_129353_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16993 \
    name add180_9_129366_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_129366_reload \
    op interface \
    ports { add180_9_129366_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16994 \
    name add180_10_129379_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_129379_reload \
    op interface \
    ports { add180_10_129379_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16995 \
    name add180_11_129392_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_129392_reload \
    op interface \
    ports { add180_11_129392_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16996 \
    name add180_12_129414_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_129414_reload \
    op interface \
    ports { add180_12_129414_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName NN_flow_control_loop_pipe_sequential_init_U
set CompName NN_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix NN_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


