do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:54 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom1/rom1/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:36:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:54 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom1/rom1/synth/rom1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom1
# -- Compiling architecture rom1_arch of rom1
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom2/rom2/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom2/rom2/synth/rom2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom2
# -- Compiling architecture rom2_arch of rom2
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vlog -reportprogress 300 ../generate/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory1
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory1
# -- Loading entity memory1
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory2
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory2
# -- Loading entity memory2
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:55 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 23:36:55 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:56 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 23:36:56 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:56 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 23:36:56 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:56 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 23:36:56 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:56 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 23:36:56 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:56 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 23:36:56 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:56 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 23:36:56 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:56 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 23:36:56 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom1/rom1/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom1/rom1/synth/rom1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom1
# -- Compiling architecture rom1_arch of rom1
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom2/rom2/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom2/rom2/synth/rom2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom2
# -- Compiling architecture rom2_arch of rom2
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vlog -reportprogress 300 ../generate/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory1
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory1
# -- Loading entity memory1
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory2
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory2
# -- Loading entity memory2
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 23:39:04 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:04 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 23:39:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom1/rom1/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:43:53 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom1/rom1/synth/rom1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom1
# -- Compiling architecture rom1_arch of rom1
# End time: 23:43:53 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom2/rom2/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:43:53 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom2/rom2/synth/rom2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom2
# -- Compiling architecture rom2_arch of rom2
# End time: 23:43:53 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vlog -reportprogress 300 ../generate/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:43:53 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory1
# End time: 23:43:53 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory1
# -- Loading entity memory1
# End time: 23:43:53 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory2
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory2
# -- Loading entity memory2
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 23:43:54 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 23:43:55 on Apr 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:29 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom1/rom1/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:49:29 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom1/rom1/synth/rom1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom1
# -- Compiling architecture rom1_arch of rom1
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vlog -reportprogress 300 ../generate/rom2/rom2/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_2_output_stage
# -- Compiling module blk_mem_gen_v8_3_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_2_mem_module
# -- Compiling module blk_mem_gen_v8_3_2
# 
# Top level modules:
# 	blk_mem_gen_v8_3_2
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../generate/rom2/rom2/synth/rom2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom2
# -- Compiling architecture rom2_arch of rom2
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vlog -reportprogress 300 ../generate/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory1
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory1
# -- Loading entity memory1
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity memory2
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/memory2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of memory2
# -- Loading entity memory2
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 23:49:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Apr 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 23:49:31 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
