* E:\Outpost Vault\Outpost Door\Outpost Quick Access\Projects\1) Major Projects\Work for SOAR\PMB REV 2\Code\SOAR_PMB_Rev_2\SPICE SIMS\Main circuit.asc
* Generated by LTspice 24.1.4 for Windows.
V§UMBILICAL N018 0 PULSE(0 48 0 10m 2m 200m 5 1)
V§BATT_1 N019 0 PULSE(0 16.8 0 10m 10m 500m 5 1)
V§BATT_2 N020 0 PULSE(0 16.8 0 10m 100m 10 11 1)
R1 N025 UMBILICAL 100000
R2 N025 0 12100
C2 Umbilical_priority_comparator 0 10n
R8 N025 Umbilical_priority_comparator 330
B§UMBILICAL_Noise UMBILICAL N018 V=white(2e4*time) / 13
BATT_1_Noise BATT_1 N019 V=white(2e4*time) / 13
BATT_2_Noise BATT_2 N020 V=white(2e4*time) / 13
C7 N035 0 1n
C8 N029 0 4.7µ Rser=1.5m
X§U1 N026 N029 N026 N035 N029 0 ADM7170-5.0
R55 0 N004 10
C1 N005 0 100µ
C13 LOGIC_POWER 0 1µ
C14 LOGIC_POWER 0 1µ
C16 LOGIC_POWER 0 1µ
C17 LOGIC_POWER 0 1µ
C24 LOGIC_POWER 0 1µ
C26 LOGIC_POWER 0 0.1µ
C27 LOGIC_POWER 0 0.1µ
C28 LOGIC_POWER 0 0.1µ
C29 LOGIC_POWER 0 0.1µ
C30 LOGIC_POWER 0 0.1µ
C3 LOGIC_POWER 0 1µ
C37 LOGIC_POWER 0 0.1µ
C5 LOGIC_POWER 0 1µ
C6 LOGIC_POWER 0 1µ
C9 LOGIC_POWER 0 1µ
C32 LOGIC_POWER 0 1µ
C39 LOGIC_POWER 0 0.1µ
C40 LOGIC_POWER 0 0.1µ
C41 LOGIC_POWER 0 0.1µ
C42 LOGIC_POWER 0 0.1µ
R13 LOGIC_POWER N029 0.0001
X§U15 N007 N015 0 Umbilical_gate_control_logic_output N021 UMBILICAL_gate_drive N013 N003 N008 LTC7001
R11 N015 0 67857
C18 N003 N008 250n
M4 N002 UMBILICAL_gate_drive N003 N003 IPA180N10N3
M5 OUTPUT_RAIL UMBILICAL_gate_drive N003 N003 IPA180N10N3
D7 N007 N008 RF071MM2S
R19 UMBILICAL_gate_drive N013 2000
C20 N022 0 20n
R20 UMBILICAL_gate_drive N022 10
X§U14 N031 N038 0 BATT_1_gate_control_logic_output N039 BATT_1_gate_drive N037 N028 N032 LTC7001
C19 N028 N032 250n
M2 N027 BATT_1_gate_drive N028 N028 IPA180N10N3
M3 OUTPUT_RAIL BATT_1_gate_drive N028 N028 IPA180N10N3
D3 N031 N032 RF071MM2S
R15 BATT_1_gate_drive N037 500
C21 N040 0 20n
R17 BATT_1_gate_drive N040 10
X§U16 N053 N059 0 BATT_2_gate_control_signal_logic_output N062 BATT_2_gate_drive N057 N049 N054 LTC7001
C22 N049 N054 250n
M8 N048 BATT_2_gate_drive N049 N049 IPA180N10N3
M9 OUTPUT_RAIL BATT_2_gate_drive N049 N049 IPA180N10N3
D8 N053 N054 RF071MM2S
R23 BATT_2_gate_drive N057 500
C23 N063 0 20n
R24 BATT_2_gate_drive N063 10
D9 0 N003 D
D10 0 N028 D
D11 0 N049 D
R5 N021 Deny_signal 1000
R10 0 N021 1000
D12 0 N021 UMZ5_1N
R14 N038 0 67857
R18 N039 Deny_signal 1000
R21 0 N039 1000
D13 0 N039 UMZ5_1N
R22 N059 0 67857
R25 N062 Deny_signal 1000
R26 0 N062 1000
D14 0 N062 UMZ5_1N
R27 N002 UMBILICAL 0.00001
R28 N027 BATT_1 0.00001
R29 N048 BATT_2 0.00001
C33 LOGIC_POWER 0 1µ
C34 LOGIC_POWER 0 1µ
C35 LOGIC_POWER 0 1µ
C43 LOGIC_POWER 0 0.1µ
C44 LOGIC_POWER 0 0.1µ
C45 LOGIC_POWER 0 0.1µ
C36 N005 0 100n
C46 N005 0 100p
R30 N005 N004 0.00001
X§U17 Umbilical_turn_on BATT_1_turn_on BATT_2_turn_on BATT_2_turn_on BATT_2_turn_on N041 SN74LVC1G332DBVR
X§U2 5V N041 N041 RESET_GATE N042 NC_01 SN74LVC2G74DCUR
X§U4 5V Umbilical_gate_control_logic_output Umbilical_gate_control_logic_output N011 Umbilical_turn_on NC_02 SN74LVC2G74DCUR
C12 N010 0 1n
R16 N010 Umbilical_gate_control_logic_output 10000
R33 Umbilical_gate_control_logic_output 0 68000
X§U6 5V BATT_1_gate_control_logic_output BATT_1_gate_control_logic_output N024 BATT_1_turn_on NC_03 SN74LVC2G74DCUR
R35 N023 BATT_1_gate_control_logic_output 10000
R36 BATT_1_gate_control_logic_output 0 68000
X§U19 5V BATT_2_gate_control_signal_logic_output BATT_2_gate_control_signal_logic_output N034 BATT_2_turn_on NC_04 SN74LVC2G74DCUR
R37 N033 BATT_2_gate_control_signal_logic_output 10000
R38 BATT_2_gate_control_signal_logic_output 0 68000
X§U21 N033 N034 SN74LVC1G14DBVR
X§U22 N023 N024 SN74LVC1G14DBVR
V2 5V 0 5
X§U5 N010 N011 SN74LVC1G14DBVR
X§U18 Umbilical_priority_comparator LOGIC_POWER LOGIC_POWER N001 TLV1851DBVR
X§U20 BATT_1_priority_comparator LOGIC_POWER LOGIC_POWER N012 TLV1851DBVR
X§U23 BATT_2_priority_comparator LOGIC_POWER LOGIC_POWER N017 TLV1851DBVR
X§U26 N001 N006 SN74LVC1G14DBVR
X§U27 N012 N014 SN74LVC1G14DBVR
X§U12 N056 OUTPUT_RAIL_comparator LOGIC_POWER N051 TLV1851DBVR
X§U28 N061 OUTPUT_RAIL_comparator LOGIC_POWER N058 TLV1851DBVR
X§U30 N066 OUTPUT_RAIL_comparator LOGIC_POWER N064 TLV1851DBVR
R41 N046 0 68000
R42 N046 N045 0.00001
X§U31 N044 N050 N052 NC_05 NC_06 N045 SN74LVC1G332DBVR
C51 N047 0 5.6n
R43 N047 N046 4700
X§U32 N047 RESET_GATE SN74LVC1G14DBVR
D5 BATT_2 N026 MMSD4148
D6 BATT_1 N026 MMSD4148
D15 UMBILICAL N026 MMSD4148
R7 N030 0 30100
R9 BATT_1 N030 68000
C10 BATT_1_priority_comparator 0 10n
R12 N030 BATT_1_priority_comparator 330
R44 BATT_2 N036 68000
C15 BATT_2_priority_comparator 0 10n
R45 N036 BATT_2_priority_comparator 330
R3 UMBILICAL N055 68000
R4 N055 0 68000
R46 OUTPUT_RAIL N043 68000
R47 N043 0 68000
C11 N056 0 1n
R48 N055 N056 330
R6 BATT_1 N060 68000
R31 N060 0 68000
C47 N061 0 1n
R32 N060 N061 330
R34 BATT_2 N065 68000
R49 N065 0 68000
C52 N066 0 1n
R50 N065 N066 330
C53 OUTPUT_RAIL_comparator 0 1n
R51 N043 OUTPUT_RAIL_comparator 330
R52 N004 OUTPUT_RAIL 0.00001
R39 N036 0 30100
C4 LOGIC_POWER 0 1µ
C38 LOGIC_POWER 0 1µ
C54 LOGIC_POWER 0 0.1µ
C55 LOGIC_POWER 0 0.1µ
C57 LOGIC_POWER 0 1µ
C58 LOGIC_POWER 0 1µ
C59 LOGIC_POWER 0 1µ
C60 LOGIC_POWER 0 0.1µ
C61 LOGIC_POWER 0 0.1µ
C62 LOGIC_POWER 0 0.1µ
C63 LOGIC_POWER 0 1µ
C64 LOGIC_POWER 0 0.1µ
C25 LOGIC_POWER 0 1µ
C31 LOGIC_POWER 0 1µ
C65 LOGIC_POWER 0 1µ
C66 LOGIC_POWER 0 1µ
C67 LOGIC_POWER 0 0.1µ
C68 LOGIC_POWER 0 0.1µ
C69 LOGIC_POWER 0 0.1µ
C70 LOGIC_POWER 0 0.1µ
C71 LOGIC_POWER 0 1µ
C72 LOGIC_POWER 0 1µ
C74 LOGIC_POWER 0 0.1µ
C75 LOGIC_POWER 0 0.1µ
X§U3 N042 Umbilical_gate_control_logic_output N051 N051 N051 N044 SN74LVC1G08DBVR
X§U7 N042 BATT_1_gate_control_logic_output N058 N058 N058 N050 SN74LVC1G08DBVR
X§U8 N042 BATT_2_gate_control_signal_logic_output N064 N064 N064 N052 SN74LVC1G08DBVR
X§U9 N006 N012 N012 N012 N012 N009 SN74LVC1G08DBVR
X§U10 N006 N014 N017 N017 N017 N016 SN74LVC1G08DBVR
R40 BATT_2_gate_control_signal_logic_output N016 0.00001
R53 BATT_1_gate_control_logic_output N009 0.00001
R54 Umbilical_gate_control_logic_output N001 0.00001
R§Deny_signal_current_sense Deny_signal N042 0.00001
R56 N031 LOGIC_POWER 0.000001
R57 N053 LOGIC_POWER 0.000001
R58 N007 LOGIC_POWER 0.000001
C50 N023 0 1n
C56 N033 0 1n
.model D D
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.mos
.tran 640m
* OR Gate power bypass caps
* Schmitt inverter power bypass caps
* LTC7001 power bypass caps
* POWER INPUTS & LOGIC 5V POWER CONVERTER
* SWITCHING CIRCUIT
* POWER SOURCE LOAD SWITCHES AND GATE DIRVERS
* OUTPUT RAIL
* Priority switching circuit
* Switching event sensing circuits
* Power input comparator debounce circuits
* Output rail comparator debounce circuit
* Cross conduction prevention circuit
* Back to back NMOS switches and their gate drives
* Power inputs
* 5V converter for logic circuitry
* Logic IC bypass capacitors
* Dflop power bypass caps
* AND Gate power bypass caps
* Comparator power bypass caps
.lib ADM7170-5.0.sub
.lib LTC7001.sub
.lib SN74LVC1G08DBVR.sub
.lib SN74LVC1G14DBVR.sub
.lib SN74LVC1G332DBVR.sub
.lib SN74LVC2G74DCUR.sub
.lib TLV1851DBVR.sub
.backanno
.end
