TRACE::2022-01-26.14:50:07::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:07::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:07::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:07::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:07::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.14:50:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-01-26.14:50:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2022-01-26.14:50:10::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-01-26.14:50:10::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.14:50:10::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.14:50:10::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:10::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-01-26.14:50:10::SCWPlatform::Generating the sources  .
TRACE::2022-01-26.14:50:10::SCWBDomain::Generating boot domain sources.
TRACE::2022-01-26.14:50:10::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:10::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-26.14:50:10::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:10::SCWMssOS::mss does not exists at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:10::SCWMssOS::Creating sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:10::SCWMssOS::Adding the swdes entry, created swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:10::SCWMssOS::updating the scw layer changes to swdes at   /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:10::SCWMssOS::Writing mss at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:10::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-01-26.14:50:10::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-01-26.14:50:10::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-01-26.14:50:10::SCWBDomain::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-01-26.14:50:20::SCWPlatform::Generating sources Done.
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:20::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:20::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-26.14:50:20::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.14:50:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.14:50:20::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:20::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:20::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:20::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:20::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:20::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:20::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:20::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:20::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:20::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:20::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-26.14:50:20::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:20::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:20::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:20::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:20::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:20::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:20::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:20::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:20::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:20::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:20::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.14:50:21::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.14:50:21::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::mss does not exists at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Creating sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Adding the swdes entry, created swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::updating the scw layer changes to swdes at   /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Writing mss at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.14:50:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-01-26.14:50:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.14:50:21::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-01-26.14:50:21::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:21::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:21::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.14:50:21::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-01-26.14:50:21::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-01-26.14:50:21::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-26.14:50:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-01-26.14:50:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-26.14:50:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-26.14:50:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-26.14:50:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-01-26.14:50:21::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.14:50:21::SCWSystem::Not a boot domain 
LOG::2022-01-26.14:50:21::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-01-26.14:50:21::SCWDomain::Generating domain artifcats
TRACE::2022-01-26.14:50:21::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-26.14:50:21::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-01-26.14:50:21::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-01-26.14:50:21::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.14:50:21::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.14:50:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-26.14:50:21::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-01-26.14:50:21::SCWMssOS::skipping the bsp build ... 
TRACE::2022-01-26.14:50:21::SCWMssOS::Copying to export directory.
TRACE::2022-01-26.14:50:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-26.14:50:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-01-26.14:50:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-01-26.14:50:21::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.14:50:21::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-01-26.14:50:21::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-01-26.14:50:21::SCWPlatform::Started preparing the platform 
TRACE::2022-01-26.14:50:21::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-01-26.14:50:21::SCWSystem::dir created 
TRACE::2022-01-26.14:50:21::SCWSystem::Writing the bif 
TRACE::2022-01-26.14:50:21::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-26.14:50:21::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-26.14:50:21::SCWPlatform::Completed generating the platform
TRACE::2022-01-26.14:50:21::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:21::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:21::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:21::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-26.14:50:21::SCWPlatform::updated the xpfm file.
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:21::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:21::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:21::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:21::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:21::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:21::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:21::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:22::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:22::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:22::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-01-26.14:50:22::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-01-26.14:50:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-26.14:50:22::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-01-26.14:50:22::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-01-26.14:50:22::SCWDomain::Generating domain artifcats
TRACE::2022-01-26.14:50:22::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-26.14:50:22::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-01-26.14:50:22::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-01-26.14:50:22::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.14:50:22::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.14:50:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-26.14:50:22::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-01-26.14:50:22::SCWMssOS::skipping the bsp build ... 
TRACE::2022-01-26.14:50:22::SCWMssOS::Copying to export directory.
TRACE::2022-01-26.14:50:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-26.14:50:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-01-26.14:50:22::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-01-26.14:50:22::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.14:50:22::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-01-26.14:50:22::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-01-26.14:50:22::SCWPlatform::Started preparing the platform 
TRACE::2022-01-26.14:50:22::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-01-26.14:50:22::SCWSystem::dir created 
TRACE::2022-01-26.14:50:22::SCWSystem::Writing the bif 
TRACE::2022-01-26.14:50:22::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-26.14:50:22::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-26.14:50:22::SCWPlatform::Completed generating the platform
TRACE::2022-01-26.14:50:22::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:22::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:22::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.14:50:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.14:50:22::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.14:50:22::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.14:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.14:50:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.14:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.14:50:22::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.14:50:22::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.14:50:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-26.14:50:22::SCWPlatform::updated the xpfm file.
LOG::2022-01-26.15:40:04::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-01-26.15:40:04::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-26.15:40:04::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-01-26.15:40:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-26.15:40:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-26.15:40:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-26.15:40:04::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-01-26.15:40:04::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:04::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:04::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:04::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:04::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:04::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:04::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:04::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:04::SCWBDomain::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-01-26.15:40:04::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.15:40:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-26.15:40:04::SCWBDomain::System Command Ran  cd  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2022-01-26.15:40:04::SCWBDomain::make: Entering directory '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2022-01-26.15:40:04::SCWBDomain::_bsp'

TRACE::2022-01-26.15:40:04::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:04::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:04::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-26.15:40:04::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-26.15:40:04::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:04::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:04::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-26.15:40:04::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-26.15:40:04::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-01-26.15:40:04::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-01-26.15:40:04::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::ComBlock has not C files

TRACE::2022-01-26.15:40:04::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-01-26.15:40:04::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:04::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:04::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-26.15:40:04::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-26.15:40:04::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:04::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:04::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-26.15:40:04::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-26.15:40:04::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-01-26.15:40:04::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-01-26.15:40:04::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:04::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:04::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-01-26.15:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-01-26.15:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:07::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-01-26.15:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:07::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-01-26.15:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:08::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src

TRACE::2022-01-26.15:40:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:08::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:08::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-01-26.15:40:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-01-26.15:40:08::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-01-26.15:40:08::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:09::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-01-26.15:40:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:09::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:09::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:09::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-01-26.15:40:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:09::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:09::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:10::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-01-26.15:40:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-01-26.15:40:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-01-26.15:40:10::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:11::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-01-26.15:40:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:12::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-01-26.15:40:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-26.15:40:12::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-26.15:40:12::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:13::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-01-26.15:40:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:13::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-01-26.15:40:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:14::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-01-26.15:40:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-26.15:40:14::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-26.15:40:14::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:14::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-01-26.15:40:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:14::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-01-26.15:40:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:15::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-01-26.15:40:15::SCWBDomain::make --no-print-directory archive

TRACE::2022-01-26.15:40:15::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2022-01-26.15:40:15::SCWBDomain::0/lib/open.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_exception.o ps7_corte
TRACE::2022-01-26.15:40:15::SCWBDomain::xa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_endpoint.
TRACE::2022-01-26.15:40:15::SCWBDomain::o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_
TRACE::2022-01-26.15:40:15::SCWBDomain::cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdmaps.o p
TRACE::2022-01-26.15:40:15::SCWBDomain::s7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/abort.o ps7_
TRACE::2022-01-26.15:40:15::SCWBDomain::cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xgpiops.o ps7_co
TRACE::2022-01-26.15:40:15::SCWBDomain::rtexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_c
TRACE::2022-01-26.15:40:15::SCWBDomain::ortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2022-01-26.15:40:15::SCWBDomain::9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps
TRACE::2022-01-26.15:40:15::SCWBDomain::7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortex
TRACE::2022-01-26.15:40:15::SCWBDomain::a9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_c
TRACE::2022-01-26.15:40:15::SCWBDomain::ortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.
TRACE::2022-01-26.15:40:15::SCWBDomain::o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0
TRACE::2022-01-26.15:40:15::SCWBDomain::/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_c
TRACE::2022-01-26.15:40:15::SCWBDomain::ortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_
TRACE::2022-01-26.15:40:15::SCWBDomain::0/lib/xplatform_info.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_corte
TRACE::2022-01-26.15:40:15::SCWBDomain::xa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortex
TRACE::2022-01-26.15:40:15::SCWBDomain::a9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cor
TRACE::2022-01-26.15:40:15::SCWBDomain::texa9_0/lib/_exit.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/vectors.o ps7_cortex
TRACE::2022-01-26.15:40:15::SCWBDomain::a9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/errno.o ps7_cortex
TRACE::2022-01-26.15:40:15::SCWBDomain::a9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/x
TRACE::2022-01-26.15:40:15::SCWBDomain::dmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xi
TRACE::2022-01-26.15:40:15::SCWBDomain::l_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xscuwd
TRACE::2022-01-26.15:40:15::SCWBDomain::t_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/x
TRACE::2022-01-26.15:40:15::SCWBDomain::il_sleepcommon.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib
TRACE::2022-01-26.15:40:15::SCWBDomain::/xil_mmu.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/l
TRACE::2022-01-26.15:40:15::SCWBDomain::ib/unlink.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cach
TRACE::2022-01-26.15:40:15::SCWBDomain::e.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/fcntl.o ps7_cor
TRACE::2022-01-26.15:40:15::SCWBDomain::texa9_0/lib/_open.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7
TRACE::2022-01-26.15:40:15::SCWBDomain::_cortexa9_0/lib/xsdps_host.o

TRACE::2022-01-26.15:40:16::SCWBDomain::Finished building libraries

TRACE::2022-01-26.15:40:16::SCWBDomain::make: Leaving directory '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-01-26.15:40:16::SCWBDomain::bsp'

TRACE::2022-01-26.15:40:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-01-26.15:40:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-01-26.15:40:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-01-26.15:40:16::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-01-26.15:40:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-01-26.15:40:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-01-26.15:40:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-01-26.15:40:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-01-26.15:40:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-01-26.15:40:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-01-26.15:40:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-01-26.15:40:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-01-26.15:40:17::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-01-26.15:40:17::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-01-26.15:40:17::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-01-26.15:40:17::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-01-26.15:40:17::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-01-26.15:40:17::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-01-26.15:40:17::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-01-26.15:40:17::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-01-26.15:40:17::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-01-26.15:40:17::SCWBDomain::exa9_0/include -I.

TRACE::2022-01-26.15:40:17::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-01-26.15:40:17::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-01-26.15:40:18::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-01-26.15:40:18::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-01-26.15:40:18::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-01-26.15:40:18::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sections -Lzynq_fsbl_bsp/
TRACE::2022-01-26.15:40:18::SCWBDomain::ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-01-26.15:40:18::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.15:40:18::SCWSystem::Not a boot domain 
LOG::2022-01-26.15:40:18::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-01-26.15:40:18::SCWDomain::Generating domain artifcats
TRACE::2022-01-26.15:40:18::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-26.15:40:18::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-01-26.15:40:18::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-01-26.15:40:18::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-26.15:40:18::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:18::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:18::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:18::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:18::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:18::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:18::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:18::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:18::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.15:40:18::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.15:40:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-26.15:40:18::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-01-26.15:40:18::SCWMssOS::doing bsp build ... 
TRACE::2022-01-26.15:40:18::SCWMssOS::System Command Ran  cd  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-01-26.15:40:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-26.15:40:18::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-26.15:40:18::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-26.15:40:18::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-26.15:40:18::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-01-26.15:40:18::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-01-26.15:40:18::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::ComBlock has not C files

TRACE::2022-01-26.15:40:18::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-01-26.15:40:18::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-26.15:40:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-26.15:40:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-26.15:40:18::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-26.15:40:18::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-26.15:40:18::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-26.15:40:18::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-26.15:40:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-26.15:40:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-01-26.15:40:18::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-01-26.15:40:18::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-01-26.15:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:19::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-01-26.15:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:19::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-01-26.15:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-01-26.15:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-01-26.15:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-01-26.15:40:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-01-26.15:40:20::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-01-26.15:40:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-01-26.15:40:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-01-26.15:40:21::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-01-26.15:40:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-26.15:40:22::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-26.15:40:22::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-01-26.15:40:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-26.15:40:22::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-26.15:40:22::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-01-26.15:40:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-01-26.15:40:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-26.15:40:23::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-26.15:40:23::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-01-26.15:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-01-26.15:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-01-26.15:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-26.15:40:25::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-26.15:40:25::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-01-26.15:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-26.15:40:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-26.15:40:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-01-26.15:40:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-26.15:40:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-26.15:40:26::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-01-26.15:40:27::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-01-26.15:40:27::SCWMssOS::make --no-print-directory archive

TRACE::2022-01-26.15:40:27::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/li
TRACE::2022-01-26.15:40:27::SCWMssOS::b/read.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/op
TRACE::2022-01-26.15:40:27::SCWMssOS::en.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/
TRACE::2022-01-26.15:40:27::SCWMssOS::xdmaps_hw.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/
TRACE::2022-01-26.15:40:27::SCWMssOS::lib/usleep.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib
TRACE::2022-01-26.15:40:27::SCWMssOS::/xgpiops_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_
TRACE::2022-01-26.15:40:27::SCWMssOS::0/lib/xil_clocking.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpio
TRACE::2022-01-26.15:40:27::SCWMssOS::ps_selftest.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/l
TRACE::2022-01-26.15:40:27::SCWMssOS::ib/xil_mem.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xgpiops
TRACE::2022-01-26.15:40:27::SCWMssOS::_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/cpputest_time.
TRACE::2022-01-26.15:40:27::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/li
TRACE::2022-01-26.15:40:27::SCWMssOS::b/xgpiops_sinit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0
TRACE::2022-01-26.15:40:27::SCWMssOS::/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-01-26.15:40:27::SCWMssOS::s7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps
TRACE::2022-01-26.15:40:27::SCWMssOS::7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xusbps_endp
TRACE::2022-01-26.15:40:27::SCWMssOS::oint.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xscuwdt_g.
TRACE::2022-01-26.15:40:27::SCWMssOS::o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa
TRACE::2022-01-26.15:40:27::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9
TRACE::2022-01-26.15:40:27::SCWMssOS::_0/lib/sleep.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xcoresig
TRACE::2022-01-26.15:40:27::SCWMssOS::htpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortex
TRACE::2022-01-26.15:40:27::SCWMssOS::a9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xdmaps_sinit.o
TRACE::2022-01-26.15:40:27::SCWMssOS:: ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xil_exception.o
TRACE::2022-01-26.15:40:27::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevc
TRACE::2022-01-26.15:40:27::SCWMssOS::fg_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xem
TRACE::2022-01-26.15:40:27::SCWMssOS::acps.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_sin
TRACE::2022-01-26.15:40:27::SCWMssOS::it.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/inbyte.o ps
TRACE::2022-01-26.15:40:27::SCWMssOS::7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/transla
TRACE::2022-01-26.15:40:27::SCWMssOS::tion_table.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartp
TRACE::2022-01-26.15:40:27::SCWMssOS::s_intr.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xuartps_
TRACE::2022-01-26.15:40:27::SCWMssOS::g.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_testmem.
TRACE::2022-01-26.15:40:27::SCWMssOS::o ps7_cortexa9_0/lib/fstat.o

TRACE::2022-01-26.15:40:27::SCWMssOS::Finished building libraries

TRACE::2022-01-26.15:40:27::SCWMssOS::Copying to export directory.
TRACE::2022-01-26.15:40:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-26.15:40:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-01-26.15:40:28::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.15:40:28::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-01-26.15:40:28::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-01-26.15:40:28::SCWPlatform::Started preparing the platform 
TRACE::2022-01-26.15:40:28::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-01-26.15:40:28::SCWSystem::dir created 
TRACE::2022-01-26.15:40:28::SCWSystem::Writing the bif 
TRACE::2022-01-26.15:40:28::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-26.15:40:28::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-26.15:40:28::SCWPlatform::Completed generating the platform
TRACE::2022-01-26.15:40:28::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.15:40:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.15:40:28::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.15:40:28::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.15:40:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.15:40:28::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:28::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:28::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:28::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:28::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:28::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:28::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:28::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:28::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:28::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:28::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:28::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:28::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:28::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:28::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:28::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:28::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:28::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:28::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-26.15:40:28::SCWPlatform::updated the xpfm file.
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.15:40:28::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.15:40:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.15:40:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.15:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.15:40:28::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.15:40:28::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.15:40:28::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:40::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:40::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:40::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:40::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:40::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-01-26.16:47:44::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-01-26.16:47:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.16:47:44::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.16:47:44::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-26.16:47:44::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.16:47:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.16:47:44::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:44::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:44::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-01-26.16:47:44::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.16:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.16:47:44::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:47:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.16:47:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:44::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWReader::No isolation master present  
TRACE::2022-01-26.16:47:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.16:47:44::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.16:47:44::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:44::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.16:47:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.16:47:44::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.16:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.16:47:44::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:47:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.16:47:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:44::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:44::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:44::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:44::SCWReader::No isolation master present  
TRACE::2022-01-26.16:47:50::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:50::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:50::SCWPlatform:: Platform location is /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.16:47:50::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:55::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:55::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:55::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2022-01-26.16:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-01-26.16:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:55::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:55::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2022-01-26.16:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:55::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.16:47:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.16:47:55::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:47:55::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.16:47:55::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.16:47:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.16:47:55::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:47:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.16:47:55::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.16:47:59::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-01-26.16:47:59::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.16:47:59::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:47:59::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.16:47:59::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:47:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-01-26.16:47:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-01-26.16:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:59::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:47:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:47:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:47:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-01-26.16:47:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-01-26.16:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:47:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:47:59::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:47:59::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-01-26.16:48:50::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-01-26.16:48:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-26.16:48:50::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-01-26.16:48:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-26.16:48:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-26.16:48:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-26.16:48:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-01-26.16:48:50::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.16:48:50::SCWSystem::Not a boot domain 
LOG::2022-01-26.16:48:50::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-01-26.16:48:50::SCWDomain::Generating domain artifcats
TRACE::2022-01-26.16:48:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-26.16:48:50::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-01-26.16:48:50::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-01-26.16:48:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:48:50::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:48:50::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:48:50::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.16:48:50::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.16:48:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-26.16:48:50::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-01-26.16:48:50::SCWMssOS::skipping the bsp build ... 
TRACE::2022-01-26.16:48:50::SCWMssOS::Copying to export directory.
TRACE::2022-01-26.16:48:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-26.16:48:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-01-26.16:48:50::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.16:48:50::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-01-26.16:48:50::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-01-26.16:48:50::SCWPlatform::Started preparing the platform 
TRACE::2022-01-26.16:48:50::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-01-26.16:48:50::SCWSystem::dir created 
TRACE::2022-01-26.16:48:50::SCWSystem::Writing the bif 
TRACE::2022-01-26.16:48:50::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-26.16:48:50::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-26.16:48:50::SCWPlatform::Completed generating the platform
TRACE::2022-01-26.16:48:50::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.16:48:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.16:48:50::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:48:50::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.16:48:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.16:48:50::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:48:50::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:48:50::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:48:50::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:48:50::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:48:50::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:48:50::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-26.16:48:50::SCWPlatform::updated the xpfm file.
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.16:48:50::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.16:48:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.16:48:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-01-26.16:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.16:48:50::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.16:48:50::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.16:48:50::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:08::SCWPlatform::Clearing the existing platform
TRACE::2022-01-26.18:03:08::SCWSystem::Clearing the existing sysconfig
TRACE::2022-01-26.18:03:08::SCWBDomain::clearing the fsbl build
TRACE::2022-01-26.18:03:08::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:08::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:08::SCWSystem::Clearing the domains completed.
TRACE::2022-01-26.18:03:08::SCWPlatform::Clearing the opened hw db.
TRACE::2022-01-26.18:03:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform:: Platform location is /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:08::SCWPlatform::Removing the HwDB with name /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-01-26.18:03:12::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-01-26.18:03:12::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.18:03:12::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.18:03:12::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-26.18:03:12::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.18:03:12::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.18:03:12::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:12::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:12::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-01-26.18:03:12::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:03:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:03:12::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:03:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.18:03:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:12::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWReader::No isolation master present  
TRACE::2022-01-26.18:03:12::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.18:03:12::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.18:03:12::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:12::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.18:03:12::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.18:03:12::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:03:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:03:12::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:03:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.18:03:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:12::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:12::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:12::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:12::SCWReader::No isolation master present  
TRACE::2022-01-26.18:03:23::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:23::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:23::SCWPlatform:: Platform location is /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.18:03:23::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:26::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:26::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:26::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:26::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:26::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:26::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2022-01-26.18:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:26::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:26::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-01-26.18:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:26::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:26::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:26::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:26::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2022-01-26.18:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:26::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:03:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:03:26::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:03:26::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.18:03:26::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:26::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:03:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:03:26::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:03:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:03:26::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:27::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:27::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:27::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:27::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:27::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.18:03:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2022-01-26.18:03:31::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.18:03:31::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:03:31::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.18:03:31::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:03:31::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:31::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-01-26.18:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-01-26.18:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:31::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:31::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:03:31::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:03:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-01-26.18:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-01-26.18:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:03:31::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:03:31::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:03:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-01-26.18:41:41::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-01-26.18:41:41::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-26.18:41:41::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-01-26.18:41:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-26.18:41:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-26.18:41:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-26.18:41:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-01-26.18:41:41::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.18:41:41::SCWSystem::Not a boot domain 
LOG::2022-01-26.18:41:41::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:41:41::SCWDomain::Generating domain artifcats
TRACE::2022-01-26.18:41:41::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-26.18:41:41::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-01-26.18:41:41::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-01-26.18:41:41::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:41::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:41::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:41::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.18:41:41::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.18:41:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-26.18:41:41::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:41:41::SCWMssOS::skipping the bsp build ... 
TRACE::2022-01-26.18:41:41::SCWMssOS::Copying to export directory.
TRACE::2022-01-26.18:41:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-26.18:41:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-01-26.18:41:41::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.18:41:41::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-01-26.18:41:41::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-01-26.18:41:41::SCWPlatform::Started preparing the platform 
TRACE::2022-01-26.18:41:41::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-01-26.18:41:41::SCWSystem::dir created 
TRACE::2022-01-26.18:41:41::SCWSystem::Writing the bif 
TRACE::2022-01-26.18:41:41::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-26.18:41:41::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-26.18:41:41::SCWPlatform::Completed generating the platform
TRACE::2022-01-26.18:41:41::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:41:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:41:41::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:41:41::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:41:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:41:41::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:41::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:41::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:41::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:41::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:41::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:41::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-26.18:41:41::SCWPlatform::updated the xpfm file.
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:41::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-01-26.18:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:41::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:41::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:41::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:55::SCWPlatform::Clearing the existing platform
TRACE::2022-01-26.18:41:55::SCWSystem::Clearing the existing sysconfig
TRACE::2022-01-26.18:41:55::SCWBDomain::clearing the fsbl build
TRACE::2022-01-26.18:41:55::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:55::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:55::SCWSystem::Clearing the domains completed.
TRACE::2022-01-26.18:41:55::SCWPlatform::Clearing the opened hw db.
TRACE::2022-01-26.18:41:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform:: Platform location is /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:55::SCWPlatform::Removing the HwDB with name /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:55::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-01-26.18:41:59::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-01-26.18:41:59::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.18:41:59::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.18:41:59::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-26.18:41:59::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.18:41:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.18:41:59::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:59::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:59::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-01-26.18:41:59::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:41:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:41:59::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:41:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.18:41:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:59::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWReader::No isolation master present  
TRACE::2022-01-26.18:41:59::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.18:41:59::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.18:41:59::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:59::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.18:41:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.18:41:59::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:41:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:41:59::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:41:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.18:41:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:41:59::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:41:59::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:41:59::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:41:59::SCWReader::No isolation master present  
TRACE::2022-01-26.18:42:06::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:06::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:06::SCWPlatform:: Platform location is /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.18:42:06::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:10::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:10::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2022-01-26.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-01-26.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:10::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:10::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2022-01-26.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:10::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:42:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:42:10::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:42:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.18:42:10::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:42:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:42:10::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:42:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:42:10::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:10::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:10::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.18:42:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-01-26.18:42:15::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.18:42:15::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:42:15::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.18:42:15::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:42:15::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:15::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-01-26.18:42:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-01-26.18:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:15::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:15::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:15::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-01-26.18:42:15::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-01-26.18:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:15::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:15::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-01-26.18:42:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-01-26.18:42:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-26.18:42:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-01-26.18:42:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-26.18:42:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-26.18:42:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-26.18:42:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-01-26.18:42:25::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.18:42:25::SCWSystem::Not a boot domain 
LOG::2022-01-26.18:42:25::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:42:25::SCWDomain::Generating domain artifcats
TRACE::2022-01-26.18:42:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-26.18:42:25::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-01-26.18:42:25::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-01-26.18:42:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:25::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:25::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:25::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.18:42:25::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.18:42:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-26.18:42:25::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-01-26.18:42:25::SCWMssOS::skipping the bsp build ... 
TRACE::2022-01-26.18:42:25::SCWMssOS::Copying to export directory.
TRACE::2022-01-26.18:42:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-26.18:42:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-01-26.18:42:25::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.18:42:25::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-01-26.18:42:25::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-01-26.18:42:25::SCWPlatform::Started preparing the platform 
TRACE::2022-01-26.18:42:25::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-01-26.18:42:25::SCWSystem::dir created 
TRACE::2022-01-26.18:42:25::SCWSystem::Writing the bif 
TRACE::2022-01-26.18:42:25::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-26.18:42:25::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-26.18:42:25::SCWPlatform::Completed generating the platform
TRACE::2022-01-26.18:42:25::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:42:25::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:42:25::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.18:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.18:42:25::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:25::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:25::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:25::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:25::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:25::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:25::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-26.18:42:25::SCWPlatform::updated the xpfm file.
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.18:42:25::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.18:42:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.18:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-01-26.18:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.18:42:25::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.18:42:25::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.18:42:25::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:51::SCWPlatform::Clearing the existing platform
TRACE::2022-01-26.20:29:51::SCWSystem::Clearing the existing sysconfig
TRACE::2022-01-26.20:29:51::SCWBDomain::clearing the fsbl build
TRACE::2022-01-26.20:29:51::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:51::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:51::SCWSystem::Clearing the domains completed.
TRACE::2022-01-26.20:29:51::SCWPlatform::Clearing the opened hw db.
TRACE::2022-01-26.20:29:51::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:51::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:51::SCWPlatform:: Platform location is /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:52::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:52::SCWPlatform::Removing the HwDB with name /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:52::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:52::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:52::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:52::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:52::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-01-26.20:29:56::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-01-26.20:29:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.20:29:56::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.20:29:56::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-26.20:29:56::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.20:29:56::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.20:29:56::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:29:56::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:29:56::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-01-26.20:29:56::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.20:29:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.20:29:56::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:29:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.20:29:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:29:56::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWReader::No isolation master present  
TRACE::2022-01-26.20:29:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-26.20:29:56::SCWDomain:: Using the QEMU Data from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-01-26.20:29:56::SCWDomain:: Using the QEMU args  from install at  : /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:29:56::SCWMssOS::No sw design opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::mss exists loading the mss file  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::Opened the sw design from mss  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::Adding the swdes entry /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.20:29:56::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-26.20:29:56::SCWMssOS::Opened the sw design.  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.20:29:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.20:29:56::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:29:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-26.20:29:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:29:56::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:29:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:29:56::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:29:56::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:29:56::SCWReader::No isolation master present  
TRACE::2022-01-26.20:30:04::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:04::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:04::SCWPlatform:: Platform location is /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.20:30:04::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:08::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:08::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2022-01-26.20:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-01-26.20:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:08::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:08::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2022-01-26.20:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:08::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.20:30:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.20:30:08::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:30:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-01-26.20:30:08::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.20:30:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.20:30:08::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:30:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-01-26.20:30:08::SCWMssOS::Removing the swdes entry for  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:08::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:08::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-26.20:30:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2022-01-26.20:30:13::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-26.20:30:13::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:30:13::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-01-26.20:30:13::SCWMssOS::Writing the mss file completed /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:30:13::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:13::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-01-26.20:30:13::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-01-26.20:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:13::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:13::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:13::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-01-26.20:30:13::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-01-26.20:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:13::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:13::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-01-26.20:30:30::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-01-26.20:30:30::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-26.20:30:30::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-01-26.20:30:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-26.20:30:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-26.20:30:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-26.20:30:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-01-26.20:30:30::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.20:30:30::SCWSystem::Not a boot domain 
LOG::2022-01-26.20:30:30::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-01-26.20:30:30::SCWDomain::Generating domain artifcats
TRACE::2022-01-26.20:30:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-26.20:30:30::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-01-26.20:30:30::SCWMssOS::Copying the qemu file from  /home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-01-26.20:30:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:30::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:30::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:30::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::Completed writing the mss file at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-01-26.20:30:30::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-26.20:30:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-26.20:30:30::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-01-26.20:30:30::SCWMssOS::skipping the bsp build ... 
TRACE::2022-01-26.20:30:30::SCWMssOS::Copying to export directory.
TRACE::2022-01-26.20:30:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-26.20:30:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-01-26.20:30:30::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-01-26.20:30:30::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-01-26.20:30:30::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-01-26.20:30:30::SCWPlatform::Started preparing the platform 
TRACE::2022-01-26.20:30:30::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-01-26.20:30:30::SCWSystem::dir created 
TRACE::2022-01-26.20:30:30::SCWSystem::Writing the bif 
TRACE::2022-01-26.20:30:30::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-26.20:30:30::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-26.20:30:30::SCWPlatform::Completed generating the platform
TRACE::2022-01-26.20:30:30::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.20:30:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.20:30:30::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:30:30::SCWMssOS::Saving the mss changes /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-01-26.20:30:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-01-26.20:30:30::SCWMssOS::Commit changes completed.
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:30::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:30::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:30::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:30::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:30::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:30::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustinsilva447/Vitis/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-26.20:30:30::SCWPlatform::updated the xpfm file.
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to open the hw design at /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA given /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA absoulate path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform::DSA directory /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw
TRACE::2022-01-26.20:30:30::SCWPlatform:: Platform Path /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-01-26.20:30:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-01-26.20:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-01-26.20:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-26.20:30:30::SCWMssOS::Checking the sw design at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-01-26.20:30:30::SCWMssOS::DEBUG:  swdes dump  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-26.20:30:30::SCWMssOS::Sw design exists and opened at  /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
