<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="display7Segmentos.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="display7Segmentos.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="display7Segmentos.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="display7Segmentos.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="display7Segmentos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="display7Segmentos.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="display7Segmentos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="display7Segmentos.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="display7Segmentos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="display7Segmentos.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="display7Segmentos.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="display7Segmentos.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="display7Segmentos.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="display7Segmentos.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display7Segmentos.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="display7Segmentos.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="display7Segmentos.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="display7Segmentos.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="display7Segmentos.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="display7Segmentos.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="display7Segmentos.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="display7Segmentos.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="display7Segmentos.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="display7Segmentos.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display7Segmentos_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="display7Segmentos_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="display7Segmentos_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="display7Segmentos_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="display7Segmentos_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="display7Segmentos_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="display7Segmentos_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="display7Segmentos_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="display7Segmentos_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display7Segmentos_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display7Segmentos_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="display7Segmentos_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="display7Segmentos_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display7Segmentos_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="display7Segmentos_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="display7Segmentos_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="display7Segmentos_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display7Segmentos_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="display7segmentos.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="display7segmentos.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="display7segmentos.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1587111521" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1587111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587111521" xil_pn:in_ck="-6049356406811250234" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1587111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="display7Segmentos.v"/>
    </transform>
    <transform xil_pn:end_ts="1587111521" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6125336070994478457" xil_pn:start_ts="1587111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587111521" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3225544729135758853" xil_pn:start_ts="1587111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587111521" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7242780435562441410" xil_pn:start_ts="1587111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587111521" xil_pn:in_ck="-6049356406811250234" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1587111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="display7Segmentos.v"/>
    </transform>
    <transform xil_pn:end_ts="1587111525" xil_pn:in_ck="-6049356406811250234" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2879694467320794285" xil_pn:start_ts="1587111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="display7Segmentos_beh.prj"/>
      <outfile xil_pn:name="display7Segmentos_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1587111526" xil_pn:in_ck="-853427820352429519" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4337923863840833398" xil_pn:start_ts="1587111525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="display7Segmentos_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1688385751" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385751" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1225822286359521019" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385751" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7242780435562441410" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385751" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385751" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6125336070994478457" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385751" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385751" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1075407877596409076" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385764" xil_pn:in_ck="-6049356406811250234" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3456384792303615413" xil_pn:start_ts="1688385751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="display7Segmentos.lso"/>
      <outfile xil_pn:name="display7Segmentos.ngc"/>
      <outfile xil_pn:name="display7Segmentos.ngr"/>
      <outfile xil_pn:name="display7Segmentos.prj"/>
      <outfile xil_pn:name="display7Segmentos.stx"/>
      <outfile xil_pn:name="display7Segmentos.syr"/>
      <outfile xil_pn:name="display7Segmentos.xst"/>
      <outfile xil_pn:name="display7Segmentos_beh.prj"/>
      <outfile xil_pn:name="display7Segmentos_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1688385764" xil_pn:in_ck="158197758065315202" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8366811580649739940" xil_pn:start_ts="1688385764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688385770" xil_pn:in_ck="-1972994520236508758" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2715174983142781029" xil_pn:start_ts="1688385764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="display7Segmentos.bld"/>
      <outfile xil_pn:name="display7Segmentos.ngd"/>
      <outfile xil_pn:name="display7Segmentos_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1688385775" xil_pn:in_ck="-1972994520236508757" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1688385770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="display7Segmentos.pcf"/>
      <outfile xil_pn:name="display7Segmentos_map.map"/>
      <outfile xil_pn:name="display7Segmentos_map.mrp"/>
      <outfile xil_pn:name="display7Segmentos_map.ncd"/>
      <outfile xil_pn:name="display7Segmentos_map.ngm"/>
      <outfile xil_pn:name="display7Segmentos_map.xrpt"/>
      <outfile xil_pn:name="display7Segmentos_summary.xml"/>
      <outfile xil_pn:name="display7Segmentos_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1688385787" xil_pn:in_ck="6277366153037899332" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1688385775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="display7Segmentos.ncd"/>
      <outfile xil_pn:name="display7Segmentos.pad"/>
      <outfile xil_pn:name="display7Segmentos.par"/>
      <outfile xil_pn:name="display7Segmentos.ptwx"/>
      <outfile xil_pn:name="display7Segmentos.unroutes"/>
      <outfile xil_pn:name="display7Segmentos.xpi"/>
      <outfile xil_pn:name="display7Segmentos_pad.csv"/>
      <outfile xil_pn:name="display7Segmentos_pad.txt"/>
      <outfile xil_pn:name="display7Segmentos_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1688385790" xil_pn:in_ck="-2261492703141583259" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1688385787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="display7Segmentos.bgn"/>
      <outfile xil_pn:name="display7Segmentos.bit"/>
      <outfile xil_pn:name="display7Segmentos.drc"/>
      <outfile xil_pn:name="display7Segmentos.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1688385787" xil_pn:in_ck="-1972994520236508889" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1688385785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="display7Segmentos.twr"/>
      <outfile xil_pn:name="display7Segmentos.twx"/>
    </transform>
  </transforms>

</generated_project>
