#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 11 12:40:29 2024
# Process ID: 4368
# Current directory: C:/workspace/Perlpheral_course_2022/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2000 C:\workspace\Perlpheral_course_2022\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/workspace/Perlpheral_course_2022/RVfpga_Soc/vivado.log
# Journal file: C:/workspace/Perlpheral_course_2022/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.xpr
open_bd_design {C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
open_bd_design {C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_nets Audio_0_Audio] [get_bd_nets Audio_0_Audio_enable] [get_bd_cells Audio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Audio:1.0 Audio_0
endgroup
connect_bd_net [get_bd_ports Audio] [get_bd_pins Audio_0/Audio]
set_property location {4 1832 266} [get_bd_cells Audio_0]
connect_bd_net [get_bd_ports Audio_enable] [get_bd_pins Audio_0/Audio_enable]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins Audio_0/S00_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Audio_0/s00_axi_aclk]
connect_bd_net [get_bd_pins Audio_0/s00_axi_aresetn] [get_bd_pins wb_gpio_wrapper_0/wb_dat_o]
undo
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Audio_0/s00_axi_aresetn]
validate_bd_design
generate_target all [get_files  C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_Audio_0_8] }
export_ip_user_files -of_objects [get_files C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs -jobs 2 swerv_soc_Audio_0_8_synth_1
export_simulation -of_objects [get_files C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_bd_design [get_bd_designs swerv_soc]
