# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../takeout_study_2021_sequential_circuit.srcs/sources_1/new/SR.v" \
"../../../../takeout_study_2021_sequential_circuit.srcs/sim_1/new/Tb_SR.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
