verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/ADC/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/ADC/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/ADC/ipshared/46fd/hdl" --include "../../../../project_1.srcs/sources_1/bd/ADC/ipshared/ec67/hdl" \
"../../../bd/ADC/ip/ADC_sysref_gen_0_0/sim/ADC_sysref_gen_0_0.v" \
"../../../bd/ADC/ip/ADC_axi_lite_spi_0_0/sim/ADC_axi_lite_spi_0_0.v" \
"../../../bd/ADC/ip/ADC_SPI_choose_0_0/sim/ADC_SPI_choose_0_0.v" \
"../../../bd/ADC/ip/ADC_ctrl_204b_0_0/sim/ADC_ctrl_204b_0_0.v" \
"../../../bd/ADC/ip/ADC_ADC_spi_interface_0_0_0_0/sim/ADC_ADC_spi_interface_0_0_0_0.v" \
"../../../bd/ADC/ip/ADC_vio_0_0/sim/ADC_vio_0_0.v" \
"../../../bd/ADC/ip/ADC_xbar_0/sim/ADC_xbar_0.v" \
"../../../bd/ADC/ip/ADC_lmb_bram_0/sim/ADC_lmb_bram_0.v" \
"../../../bd/ADC/sim/ADC.v" \
"../../../bd/ADC/ip/ADC_axi_lite_spi_0_1/sim/ADC_axi_lite_spi_0_1.v" \
"../../../bd/ADC/ip/ADC_adc1_spi_0/sim/ADC_adc1_spi_0.v" \
"../../../bd/ADC/ip/ADC_adc1_spi_1/sim/ADC_adc1_spi_1.v" \
"../../../bd/ADC/ip/ADC_tier2_xbar_0_0/sim/ADC_tier2_xbar_0_0.v" \
"../../../bd/ADC/ip/ADC_tier2_xbar_1_0/sim/ADC_tier2_xbar_1_0.v" \
"../../../bd/ADC/ip/ADC_tier2_xbar_2_0/sim/ADC_tier2_xbar_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
