
*** Running vivado
    with args -log INTLVD_RED.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source INTLVD_RED.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source INTLVD_RED.tcl -notrace
Command: synth_design -top INTLVD_RED -part xc7z045ffg900-3 -flatten_hierarchy none -directive AreaOptimized_high -retiming -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.152 ; gain = 102.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'INTLVD_RED' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:36]
	Parameter w bound to: 258 - type: integer 
INFO: [Synth 8-3491] module 'CSA1' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:168' bound to instance 'U1' of component 'CSA1' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:111]
INFO: [Synth 8-638] synthesizing module 'CSA1' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:178]
	Parameter w bound to: 258 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CSA1' (1#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:178]
	Parameter w bound to: 259 - type: integer 
INFO: [Synth 8-3491] module 'CSA2' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:195' bound to instance 'U2' of component 'CSA2' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CSA2' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:205]
	Parameter w bound to: 259 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CSA2' (2#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:205]
	Parameter w bound to: 260 - type: integer 
INFO: [Synth 8-3491] module 'REGCSA' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:227' bound to instance 'U3' of component 'REGCSA' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:113]
INFO: [Synth 8-638] synthesizing module 'REGCSA' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:237]
	Parameter w bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGCSA' (3#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:237]
	Parameter w bound to: 260 - type: integer 
INFO: [Synth 8-3491] module 'REGCSA' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:227' bound to instance 'U4' of component 'REGCSA' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:114]
INFO: [Synth 8-3491] module 'SELUNIT' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:254' bound to instance 'U5' of component 'SELUNIT' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:115]
INFO: [Synth 8-638] synthesizing module 'SELUNIT' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'SELUNIT' (4#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:261]
INFO: [Synth 8-3491] module 'LUT_P' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/LUT_P.vhd:26' bound to instance 'U6' of component 'LUT_P' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:116]
INFO: [Synth 8-638] synthesizing module 'LUT_P' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/LUT_P.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'LUT_P' (5#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/LUT_P.vhd:32]
INFO: [Synth 8-3491] module 'LUT_Y' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:28' bound to instance 'U7' of component 'LUT_Y' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:117]
INFO: [Synth 8-638] synthesizing module 'LUT_Y' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:37]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u2' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:59]
INFO: [Synth 8-638] synthesizing module 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:15]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MADD' (6#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:15]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u3' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:60]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u4' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:61]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u5' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:62]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u6' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:63]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u7' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:64]
WARNING: [Synth 8-614] signal 'Y' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT2' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT3' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT4' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT5' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT6' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT7' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'LUT_Y' (7#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:37]
INFO: [Synth 8-3491] module 'REDUCER' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:29' bound to instance 'U8' of component 'REDUCER' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:118]
INFO: [Synth 8-638] synthesizing module 'REDUCER' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'SX_reg' and it is trimmed from '260' to '255' bits. [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'REDUCER' (8#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'INTLVD_RED' (9#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:36]
WARNING: [Synth 8-3331] design LUT_Y has unconnected port RST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 454.656 ; gain = 155.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 454.656 ; gain = 155.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc]
WARNING: [Vivado 12-507] No nets matched 'U7/O[0]'. [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'U7/O[1]'. [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 913.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 913.836 ; gain = 614.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 913.836 ; gain = 614.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 913.836 ; gain = 614.375
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 913.836 ; gain = 614.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |REDUCER__GB0    |           1|     21160|
|2     |REDUCER__GB1    |           1|     11700|
|3     |INTLVD_RED__GC0 |           1|     21465|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    260 Bit       Adders := 1     
	   2 Input    256 Bit       Adders := 6     
	   2 Input    255 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    259 Bit         XORs := 1     
	   3 Input    255 Bit         XORs := 1     
	   2 Input    255 Bit         XORs := 6     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	              260 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module INTLVD_RED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    260 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              260 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module REDUCER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    255 Bit       Adders := 10    
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module CSA1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input    255 Bit         XORs := 1     
Module CSA2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    259 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
Module REGCSA__1 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
Module REGCSA 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
Module SELUNIT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module MADD__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:128]
INFO: [Synth 8-3886] merging instance 'i_0/U4/Z_reg[0]' (FDC) to 'i_0/U4/Z_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/Z_reg[1]' (FDC) to 'i_0/U4/Z_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/Z_reg[2]' (FDC) to 'i_0/U4/Z_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/Z_reg[3]' (FDC) to 'i_0/U4/Z_reg[259]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U3/\Z_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\Z_reg[259] )
WARNING: [Synth 8-3332] Sequential element (Z_reg[259]) is unused and will be removed from module REGCSA__1.
WARNING: [Synth 8-3332] Sequential element (Z_reg[259]) is unused and will be removed from module REGCSA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 913.836 ; gain = 614.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |REDUCER__GB0    |           1|     13409|
|2     |REDUCER__GB1    |           1|       494|
|3     |INTLVD_RED__GC0 |           1|      9830|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 946.508 ; gain = 647.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 1250.078 ; gain = 950.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |REDUCER__GB0    |           1|     13409|
|2     |REDUCER__GB1    |           1|       494|
|3     |INTLVD_RED__GC0 |           1|      9830|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `REDUCER`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `REDUCER' done


INFO: [Synth 8-5816] Retiming module `partition__17`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__17' done


INFO: [Synth 8-5816] Retiming module `CSA1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `CSA1' done


INFO: [Synth 8-5816] Retiming module `partition__18`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__18' done


INFO: [Synth 8-5816] Retiming module `CSA2`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `CSA2' done


INFO: [Synth 8-5816] Retiming module `REGCSA__1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `REGCSA__1' done


INFO: [Synth 8-5816] Retiming module `REGCSA`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `REGCSA' done


INFO: [Synth 8-5816] Retiming module `datapath`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `datapath' done


INFO: [Synth 8-5816] Retiming module `SELUNIT`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `SELUNIT' done


INFO: [Synth 8-5816] Retiming module `muxpart`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `muxpart' done


INFO: [Synth 8-5816] Retiming module `LUT_P`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `LUT_P' done


INFO: [Synth 8-5816] Retiming module `partition__19`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__19' done


INFO: [Synth 8-5816] Retiming module `MADD__1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MADD__1' done


INFO: [Synth 8-5816] Retiming module `partition__20`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__20' done


INFO: [Synth 8-5816] Retiming module `MADD__2`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MADD__2' done


INFO: [Synth 8-5816] Retiming module `partition__21`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__21' done


INFO: [Synth 8-5816] Retiming module `MADD__3`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MADD__3' done


INFO: [Synth 8-5816] Retiming module `partition__22`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__22' done


INFO: [Synth 8-5816] Retiming module `MADD__4`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MADD__4' done


INFO: [Synth 8-5816] Retiming module `partition__23`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__23' done


INFO: [Synth 8-5816] Retiming module `MADD__5`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MADD__5' done


INFO: [Synth 8-5816] Retiming module `partition__24`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__24' done


INFO: [Synth 8-5816] Retiming module `MADD`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MADD' done


INFO: [Synth 8-5816] Retiming module `muxpart__4`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `muxpart__4' done


INFO: [Synth 8-5816] Retiming module `LUT_Y`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `LUT_Y' done


INFO: [Synth 8-5816] Retiming module `INTLVD_RED`
	Effective logic levels on critical path before retiming is: 9
	Total number of crtical paths = 3

	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 4
	Total number of crtical paths = 102
	Numbers of forward move = 23, and backward move = 4

	Retimed registers names:
		k_reg[0]_fret_bret__30_fret
		k_reg[0]_fret_bret__30_fret_fret__0_bret
		k_reg[0]_fret_bret__30_fret_fret__0_bret__0
		k_reg[0]_fret_bret__30_fret_fret__0_bret__1
		k_reg[0]_fret_bret__30_fret_fret__0_bret__2
		k_reg[0]_fret_bret__30_fret_fret__1_bret
		k_reg[0]_fret_bret__30_fret_fret__1_bret__0
		k_reg[0]_fret_bret__30_fret_fret__1_bret__1
		k_reg[0]_fret_bret__30_fret_fret__1_bret__2
		k_reg[0]_fret_bret__30_fret_fret_bret
		k_reg[0]_fret_bret__30_fret_fret_bret__0
		k_reg[0]_fret_bret__30_fret_fret_bret__1
		k_reg[0]_fret_bret__30_fret_fret_bret__2
		k_reg[0]_fret_fret
		k_reg[0]_fret_fret__1
		k_reg[0]_fret_fret__10
		k_reg[0]_fret_fret__11
		k_reg[0]_fret_fret__12
		k_reg[0]_fret_fret__13
		k_reg[0]_fret_fret__14
		k_reg[0]_fret_fret__15
		k_reg[0]_fret_fret__16
		k_reg[0]_fret_fret__17
		k_reg[0]_fret_fret__18
		k_reg[0]_fret_fret__19
		k_reg[0]_fret_fret__2
		k_reg[0]_fret_fret__20
		k_reg[0]_fret_fret__21
		k_reg[0]_fret_fret__22
		k_reg[0]_fret_fret__23
		k_reg[0]_fret_fret__23_fret
		k_reg[0]_fret_fret__24
		k_reg[0]_fret_fret__25
		k_reg[0]_fret_fret__26
		k_reg[0]_fret_fret__27
		k_reg[0]_fret_fret__28
		k_reg[0]_fret_fret__29
		k_reg[0]_fret_fret__3
		k_reg[0]_fret_fret__30
		k_reg[0]_fret_fret__31
		k_reg[0]_fret_fret__32
		k_reg[0]_fret_fret__33
		k_reg[0]_fret_fret__34
		k_reg[0]_fret_fret__35
		k_reg[0]_fret_fret__36
		k_reg[0]_fret_fret__37
		k_reg[0]_fret_fret__38
		k_reg[0]_fret_fret__39
		k_reg[0]_fret_fret__4
		k_reg[0]_fret_fret__40
		k_reg[0]_fret_fret__41
		k_reg[0]_fret_fret__42
		k_reg[0]_fret_fret__43
		k_reg[0]_fret_fret__44
		k_reg[0]_fret_fret__45
		k_reg[0]_fret_fret__46
		k_reg[0]_fret_fret__47
		k_reg[0]_fret_fret__48
		k_reg[0]_fret_fret__49
		k_reg[0]_fret_fret__5
		k_reg[0]_fret_fret__50
		k_reg[0]_fret_fret__51
		k_reg[0]_fret_fret__52
		k_reg[0]_fret_fret__53
		k_reg[0]_fret_fret__54
		k_reg[0]_fret_fret__55
		k_reg[0]_fret_fret__56
		k_reg[0]_fret_fret__57
		k_reg[0]_fret_fret__58
		k_reg[0]_fret_fret__59
		k_reg[0]_fret_fret__6
		k_reg[0]_fret_fret__60
		k_reg[0]_fret_fret__61
		k_reg[0]_fret_fret__62
		k_reg[0]_fret_fret__63
		k_reg[0]_fret_fret__64
		k_reg[0]_fret_fret__65
		k_reg[0]_fret_fret__66
		k_reg[0]_fret_fret__67
		k_reg[0]_fret_fret__68
		k_reg[0]_fret_fret__69
		k_reg[0]_fret_fret__7
		k_reg[0]_fret_fret__70
		k_reg[0]_fret_fret__71
		k_reg[0]_fret_fret__8
		k_reg[0]_fret_fret__9
		k_reg[1]_fret__7
		k_reg[1]_fret__7_fret
		k_reg[1]_fret__7_fret__0
		k_reg[1]_fret__7_fret__1
		k_reg[1]_fret__7_fret__2
		k_reg[1]_fret__7_fret__3
		k_reg[1]_fret__7_fret__4
		k_reg[1]_fret__7_fret__5
 

INFO: [Synth 8-5816] Retiming module `INTLVD_RED' done


WARNING: [Synth 8-3332] Sequential element (k_reg[0]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[2]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[3]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[4]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[5]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[6]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[7]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[8]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[9]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[10]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[11]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[12]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[13]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[14]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[15]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[16]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[17]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[18]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[19]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[20]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[21]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[22]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[23]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[24]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[25]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[26]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[27]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[28]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[29]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[30]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[31]) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_fret__0) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__30_fret_fret) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__30_fret_fret__0) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__30_fret_fret__1) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret__0) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret__1) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret__2) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret__3) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret__4) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret__5) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[1]_fret__6) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__0) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__1) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__2) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__3) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__4) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__5) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__6) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__7) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__8) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__9) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__10) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__11) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__12) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__13) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__14) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__15) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__16) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__17) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__18) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__19) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__20) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__21) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__22) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__23) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__24) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__25) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__26) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__27) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__28) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__29) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret_bret__30) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__0) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__1) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__2) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__3) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__4) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__5) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__6) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__7) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__8) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__9) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__10) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__11) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__12) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__13) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__14) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__15) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__16) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__17) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__18) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__19) is unused and will be removed from module INTLVD_RED.
WARNING: [Synth 8-3332] Sequential element (k_reg[0]_fret__20) is unused and will be removed from module INTLVD_RED.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__1_bret' (FDC) to 'k_reg[0]_fret_bret__30_fret_fret__0_bret__1'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__1_bret__0' (FDC) to 'k_reg[0]_fret_bret__30_fret_fret__0_bret__2'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__1_bret__1' (FDP) to 'k_reg[0]_fret_bret__30_fret_fret__0_bret__0'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__1_bret__2' (FDC) to 'ST_reg[0]'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__0_bret' (FDC) to 'ST_reg[0]'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__0_bret__0' (FDP) to 'k_reg[0]_fret_bret__30_fret_fret_bret__2'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__0_bret__1' (FDC) to 'ST_reg[1]'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret__0_bret__2' (FDC) to 'k_reg[0]_fret_bret__30_fret_fret_bret__1'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret_bret' (FDC) to 'ST_reg[1]'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret_bret__0' (FDC) to 'ST_reg[0]'
INFO: [Synth 8-3886] merging instance 'k_reg[0]_fret_bret__30_fret_fret_bret__1' (FDC) to 'ST_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1250.078 ; gain = 950.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 1250.078 ; gain = 950.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1250.078 ; gain = 950.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1250.078 ; gain = 950.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1626|
|3     |LUT1   |    82|
|4     |LUT2   |  3676|
|5     |LUT3   |  2036|
|6     |LUT4   |   780|
|7     |LUT5   |   515|
|8     |LUT6   |  1350|
|9     |MUXF7  |   283|
|10    |MUXF8  |    14|
|11    |FDCE   |   830|
|12    |FDPE   |    35|
|13    |IBUF   |   512|
|14    |OBUF   |   255|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          | 11995|
|2     |  U8     |REDUCER   |  3617|
|3     |  U1     |CSA1      |   510|
|4     |  U2     |CSA2      |   510|
|5     |  U3     |REGCSA__1 |   263|
|6     |  U4     |REGCSA    |   256|
|7     |  U5     |SELUNIT   |     5|
|8     |  U6     |LUT_P     |     8|
|9     |  U7     |LUT_Y     |  5166|
|10    |    u2   |MADD__1   |   319|
|11    |    u3   |MADD__2   |  1148|
|12    |    u4   |MADD__3   |   319|
|13    |    u5   |MADD__4   |  1148|
|14    |    u6   |MADD__5   |   319|
|15    |    u7   |MADD      |  1148|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1250.078 ; gain = 950.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 1250.078 ; gain = 491.438
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1250.078 ; gain = 950.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 113 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1250.078 ; gain = 966.598
INFO: [Common 17-1381] The checkpoint 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.runs/synth_13/INTLVD_RED.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file INTLVD_RED_utilization_synth.rpt -pb INTLVD_RED_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1250.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 08:34:29 2019...
