"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_dma_v7_1_18
"C:\Program Files\ModelSim\win64/vmap" axi_dma_v7_1_18 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_dma_v7_1_18
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work axi_dma_v7_1_18 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/axi_dma_v7_1_18/.cxl.vhdl.axi_dma_v7_1_18.axi_dma_v7_1_18.nt64.cmf
