# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.srcs/sources_1/new/project_reti_logiche.vhd" \
"../../../../../Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd" \

# Do not sort compile order
nosort
