// Seed: 186459329
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output tri0 id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  ;
  assign id_3 = -1;
  assign module_1.id_2 = 0;
  wire id_10;
  parameter id_11 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2
);
  wire  id_4;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
  logic id_6;
  logic [-1 : 1 'd0] id_7;
  ;
  assign id_5 = "" ? id_1 : id_2;
  always #id_8 begin : LABEL_0
    assume (id_6);
  end
  logic [1 : 1] id_9;
endmodule
