-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\test_RS_flipflop_statemachine\mpc_ip_src_vsd_dq_voltages.vhd
-- Created: 2022-08-29 16:54:27
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mpc_ip_src_vsd_dq_voltages
-- Source Path: test_RS_flipflop_statemachine/mpc/vsd_dq_voltages
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY mpc_ip_src_vsd_dq_voltages IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        adc_trigger                       :   IN    std_logic;
        delay_comp_done                   :   IN    std_logic;
        prediction_done                   :   IN    std_logic;
        done                              :   OUT   std_logic
        );
END mpc_ip_src_vsd_dq_voltages;


ARCHITECTURE rtl OF mpc_ip_src_vsd_dq_voltages IS

  -- Component Declarations
  COMPONENT mpc_ip_src_Detect_Rise_Positive_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          U                               :   IN    std_logic;
          Y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : mpc_ip_src_Detect_Rise_Positive_block2
    USE ENTITY work.mpc_ip_src_Detect_Rise_Positive_block2(rtl);

  -- Signals
  SIGNAL Delay6_out1                      : std_logic;
  SIGNAL Delay5_out1                      : std_logic;
  SIGNAL index                            : std_logic;
  SIGNAL Detect_Rise_Positive_out1        : std_logic;
  SIGNAL trigger                          : std_logic;
  SIGNAL Delay1_out1                      : std_logic;

BEGIN
  -- mpc state machine

  u_Detect_Rise_Positive : mpc_ip_src_Detect_Rise_Positive_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              U => index,
              Y => Detect_Rise_Positive_out1
              );

  Delay6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay6_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay6_out1 <= prediction_done;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay5_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay5_out1 <= delay_comp_done;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        index <= '0';
      ELSIF enb = '1' THEN
        index <= adc_trigger;
      END IF;
    END IF;
  END PROCESS Delay_process;


  trigger <= Detect_Rise_Positive_out1 OR (Delay6_out1 OR Delay5_out1);

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1 <= trigger;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  done <= Delay1_out1;

END rtl;

