Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jan  9 15:13:09 2024
| Host         : DESKTOP-AQ1B764 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  1           
TIMING-20  Warning   Non-clocked latch              48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (24)

1. checking no_clock (72)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: photonCounterIn1 (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: integralTimer_1/t_int_out_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sampler_1/CLK_1MHZ_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (24)
-----------------------------
 There are 24 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.783        0.000                      0                  246        0.106        0.000                      0                  246        4.020        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.783        0.000                      0                  246        0.106        0.000                      0                  246        4.020        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.904ns (40.330%)  route 2.817ns (59.670%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.802     9.860    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[10]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y24          FDRE (Setup_fdre_C_CE)      -0.436    14.643    AutoCorrelator_1/Divider/acc_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.904ns (40.330%)  route 2.817ns (59.670%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.802     9.860    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[11]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y24          FDRE (Setup_fdre_C_CE)      -0.436    14.643    AutoCorrelator_1/Divider/acc_next_reg[11]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.904ns (40.330%)  route 2.817ns (59.670%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.802     9.860    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[8]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y24          FDRE (Setup_fdre_C_CE)      -0.436    14.643    AutoCorrelator_1/Divider/acc_next_reg[8]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.904ns (40.330%)  route 2.817ns (59.670%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.802     9.860    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[9]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y24          FDRE (Setup_fdre_C_CE)      -0.436    14.643    AutoCorrelator_1/Divider/acc_next_reg[9]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.904ns (40.692%)  route 2.775ns (59.308%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.760     9.818    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[12]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDRE (Setup_fdre_C_CE)      -0.436    14.630    AutoCorrelator_1/Divider/acc_next_reg[12]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.904ns (40.692%)  route 2.775ns (59.308%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.760     9.818    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[13]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDRE (Setup_fdre_C_CE)      -0.436    14.630    AutoCorrelator_1/Divider/acc_next_reg[13]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.904ns (40.692%)  route 2.775ns (59.308%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.760     9.818    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[14]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDRE (Setup_fdre_C_CE)      -0.436    14.630    AutoCorrelator_1/Divider/acc_next_reg[14]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.904ns (40.692%)  route 2.775ns (59.308%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.760     9.818    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500    14.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[15]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDRE (Setup_fdre_C_CE)      -0.436    14.630    AutoCorrelator_1/Divider/acc_next_reg[15]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.904ns (41.094%)  route 2.729ns (58.906%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.714     9.773    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.844    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[0]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y22          FDRE (Setup_fdre_C_CE)      -0.436    14.646    AutoCorrelator_1/Divider/acc_next_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.904ns (41.094%)  route 2.729ns (58.906%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.618     5.139    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  AutoCorrelator_1/Divider/working_register_reg[52]/Q
                         net (fo=5, routed)           0.859     6.516    AutoCorrelator_1/Divider/data3[53]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  AutoCorrelator_1/Divider/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.640    AutoCorrelator_1/Divider/i__carry_i_8_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.153 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.162    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     8.700    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.358     9.058 r  AutoCorrelator_1/Divider/acc_next[26]_i_1/O
                         net (fo=27, routed)          0.714     9.773    AutoCorrelator_1/Divider/acc_next[26]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.844    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[1]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y22          FDRE (Setup_fdre_C_CE)      -0.436    14.646    AutoCorrelator_1/Divider/acc_next_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  AutoCorrelator_1/Divider/acc_next_reg[2]/Q
                         net (fo=1, routed)           0.054     1.661    AutoCorrelator_1/Divider/acc_next[2]
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.045     1.706 r  AutoCorrelator_1/Divider/working_register[54]_i_1/O
                         net (fo=1, routed)           0.000     1.706    AutoCorrelator_1/Divider/working_register[54]
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     1.978    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[54]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     1.600    AutoCorrelator_1/Divider/working_register_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  AutoCorrelator_1/Divider/acc_next_reg[25]/Q
                         net (fo=1, routed)           0.054     1.661    AutoCorrelator_1/Divider/acc_next[25]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.045     1.706 r  AutoCorrelator_1/Divider/working_register[77]_i_1/O
                         net (fo=1, routed)           0.000     1.706    AutoCorrelator_1/Divider/working_register[77]
    SLICE_X6Y28          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.979    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[77]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121     1.600    AutoCorrelator_1/Divider/working_register_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.581     1.464    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  AutoCorrelator_1/Divider/acc_next_reg[7]/Q
                         net (fo=1, routed)           0.080     1.685    AutoCorrelator_1/Divider/acc_next[7]
    SLICE_X6Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.730 r  AutoCorrelator_1/Divider/working_register[59]_i_1/O
                         net (fo=1, routed)           0.000     1.730    AutoCorrelator_1/Divider/working_register[59]
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     1.976    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[59]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     1.598    AutoCorrelator_1/Divider/working_register_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.581     1.464    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  AutoCorrelator_1/Divider/acc_next_reg[4]/Q
                         net (fo=1, routed)           0.087     1.692    AutoCorrelator_1/Divider/acc_next[4]
    SLICE_X6Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.737 r  AutoCorrelator_1/Divider/working_register[56]_i_1/O
                         net (fo=1, routed)           0.000     1.737    AutoCorrelator_1/Divider/working_register[56]
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     1.976    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[56]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.120     1.597    AutoCorrelator_1/Divider/working_register_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  AutoCorrelator_1/Divider/acc_next_reg[3]/Q
                         net (fo=1, routed)           0.089     1.696    AutoCorrelator_1/Divider/acc_next[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.045     1.741 r  AutoCorrelator_1/Divider/working_register[55]_i_1/O
                         net (fo=1, routed)           0.000     1.741    AutoCorrelator_1/Divider/working_register[55]
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     1.978    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[55]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     1.600    AutoCorrelator_1/Divider/working_register_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  AutoCorrelator_1/Divider/acc_next_reg[24]/Q
                         net (fo=1, routed)           0.091     1.698    AutoCorrelator_1/Divider/acc_next[24]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.045     1.743 r  AutoCorrelator_1/Divider/working_register[76]_i_1/O
                         net (fo=1, routed)           0.000     1.743    AutoCorrelator_1/Divider/working_register[76]
    SLICE_X6Y28          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.979    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[76]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121     1.600    AutoCorrelator_1/Divider/working_register_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/working_register_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[50]_srl25/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.554     1.437    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  AutoCorrelator_1/Divider/working_register_reg[25]/Q
                         net (fo=1, routed)           0.117     1.682    AutoCorrelator_1/Divider/data3[26]
    SLICE_X10Y26         SRLC32E                                      r  AutoCorrelator_1/Divider/working_register_reg[50]_srl25/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.821     1.948    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X10Y26         SRLC32E                                      r  AutoCorrelator_1/Divider/working_register_reg[50]_srl25/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     1.513    AutoCorrelator_1/Divider/working_register_reg[50]_srl25
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  AutoCorrelator_1/Divider/acc_next_reg[26]/Q
                         net (fo=1, routed)           0.122     1.729    AutoCorrelator_1/Divider/acc_next[26]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  AutoCorrelator_1/Divider/working_register[78]_i_2/O
                         net (fo=1, routed)           0.000     1.774    AutoCorrelator_1/Divider/working_register[78]
    SLICE_X6Y28          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.979    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[78]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121     1.600    AutoCorrelator_1/Divider/working_register_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  AutoCorrelator_1/Divider/acc_next_reg[21]/Q
                         net (fo=1, routed)           0.096     1.703    AutoCorrelator_1/Divider/acc_next[21]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.748 r  AutoCorrelator_1/Divider/working_register[73]_i_1/O
                         net (fo=1, routed)           0.000     1.748    AutoCorrelator_1/Divider/working_register[73]
    SLICE_X5Y27          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     1.978    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[73]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     1.570    AutoCorrelator_1/Divider/working_register_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 AutoCorrelator_1/Divider/acc_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/Divider/working_register_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.581     1.464    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  AutoCorrelator_1/Divider/acc_next_reg[6]/Q
                         net (fo=1, routed)           0.138     1.743    AutoCorrelator_1/Divider/acc_next[6]
    SLICE_X6Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.788 r  AutoCorrelator_1/Divider/working_register[58]_i_1/O
                         net (fo=1, routed)           0.000     1.788    AutoCorrelator_1/Divider/working_register[58]
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     1.976    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[58]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     1.598    AutoCorrelator_1/Divider/working_register_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y22    AutoCorrelator_1/Divider/acc_next_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y26    AutoCorrelator_1/Divider/acc_next_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y26    AutoCorrelator_1/Divider/acc_next_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y26   AutoCorrelator_1/Divider/working_register_reg[50]_srl25/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y26   AutoCorrelator_1/Divider/working_register_reg[50]_srl25/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y22    AutoCorrelator_1/Divider/acc_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y22    AutoCorrelator_1/Divider/acc_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[12]/C
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y26   AutoCorrelator_1/Divider/working_register_reg[50]_srl25/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y26   AutoCorrelator_1/Divider/working_register_reg[50]_srl25/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y22    AutoCorrelator_1/Divider/acc_next_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y22    AutoCorrelator_1/Divider/acc_next_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y24    AutoCorrelator_1/Divider/acc_next_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y25    AutoCorrelator_1/Divider/acc_next_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.795ns  (logic 1.795ns (64.212%)  route 1.000ns (35.788%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.461 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.795 r  AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.795    AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1_n_6
    SLICE_X4Y27          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.774ns  (logic 1.774ns (63.942%)  route 1.000ns (36.058%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.461 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.774 r  AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.774    AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1_n_4
    SLICE_X4Y27          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.700ns  (logic 1.700ns (62.953%)  route 1.000ns (37.047%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.461 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.700 r  AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.700    AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1_n_5
    SLICE_X4Y27          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.684ns  (logic 1.684ns (62.733%)  route 1.000ns (37.267%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.461 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.684 r  AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.684    AutoCorrelator_1/SumBuffer_Den_reg[19]_i_1_n_7
    SLICE_X4Y27          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.681ns  (logic 1.681ns (62.691%)  route 1.000ns (37.309%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.681 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.681    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_6
    SLICE_X4Y26          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 1.660ns (62.396%)  route 1.000ns (37.604%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.660 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.660    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_4
    SLICE_X4Y26          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.586ns  (logic 1.586ns (61.321%)  route 1.000ns (38.679%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.586 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.586    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_5
    SLICE_X4Y26          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.570ns  (logic 1.570ns (61.080%)  route 1.000ns (38.920%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.347 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.570 r  AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.570    AutoCorrelator_1/SumBuffer_Den_reg[15]_i_1_n_7
    SLICE_X4Y26          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.567ns  (logic 1.567ns (61.034%)  route 1.000ns (38.966%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.567    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_6
    SLICE_X4Y25          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.546ns  (logic 1.546ns (60.713%)  route 1.000ns (39.287%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][0]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counterBuffer_1/counterBuffer_reg[0][0]/Q
                         net (fo=5, routed)           0.991     1.550    counterBuffer_1/CLK_1MHZ_reg_0[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  counterBuffer_1/SumBuffer_Den_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.674    AutoCorrelator_1/SumBuffer_Den_reg[4]_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.224 r  AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.233    AutoCorrelator_1/SumBuffer_Den_reg[7]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.546 r  AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.546    AutoCorrelator_1/SumBuffer_Den_reg[11]_i_1_n_4
    SLICE_X4Y25          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AutoCorrelator_1/SumBuffer_Den_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/divisor_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.220ns (65.870%)  route 0.114ns (34.130%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  AutoCorrelator_1/SumBuffer_Den_reg[18]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  AutoCorrelator_1/SumBuffer_Den_reg[18]/Q
                         net (fo=2, routed)           0.114     0.334    AutoCorrelator_1/SumBuffer_Den[18]
    SLICE_X6Y26          LDCE                                         r  AutoCorrelator_1/divisor_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AutoCorrelator_1/SumBuffer_Den_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/divisor_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.220ns (65.619%)  route 0.115ns (34.381%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  AutoCorrelator_1/SumBuffer_Den_reg[19]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  AutoCorrelator_1/SumBuffer_Den_reg[19]/Q
                         net (fo=2, routed)           0.115     0.335    AutoCorrelator_1/SumBuffer_Den[19]
    SLICE_X6Y26          LDCE                                         r  AutoCorrelator_1/divisor_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AutoCorrelator_1/SumBuffer_Den_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/divisor_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.220ns (65.466%)  route 0.116ns (34.534%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE                         0.000     0.000 r  AutoCorrelator_1/SumBuffer_Den_reg[10]/G
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  AutoCorrelator_1/SumBuffer_Den_reg[10]/Q
                         net (fo=2, routed)           0.116     0.336    AutoCorrelator_1/SumBuffer_Den[10]
    SLICE_X6Y25          LDCE                                         r  AutoCorrelator_1/divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.266ns (76.278%)  route 0.083ns (23.722%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][1]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  counterBuffer_1/counterBuffer_reg[0][1]/Q
                         net (fo=5, routed)           0.083     0.241    counterBuffer_1/n_i[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.286 r  counterBuffer_1/SumBuffer_Den_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.286    AutoCorrelator_1/S[1]
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.349 r  AutoCorrelator_1/SumBuffer_Den_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.349    AutoCorrelator_1/SumBuffer_Den_reg[3]_i_1_n_4
    SLICE_X4Y23          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterBuffer_1/counterBuffer_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.269ns (76.732%)  route 0.082ns (23.268%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          LDCE                         0.000     0.000 r  counterBuffer_1/counterBuffer_reg[0][1]/G
    SLICE_X5Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  counterBuffer_1/counterBuffer_reg[0][1]/Q
                         net (fo=5, routed)           0.082     0.240    counterBuffer_1/n_i[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  counterBuffer_1/SumBuffer_Den_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.285    AutoCorrelator_1/S[0]
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.351 r  AutoCorrelator_1/SumBuffer_Den_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.351    AutoCorrelator_1/SumBuffer_Den_reg[3]_i_1_n_5
    SLICE_X4Y23          LDCE                                         r  AutoCorrelator_1/SumBuffer_Den_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AutoCorrelator_1/SumBuffer_Den_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/divisor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.220ns (61.524%)  route 0.138ns (38.476%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  AutoCorrelator_1/SumBuffer_Den_reg[0]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  AutoCorrelator_1/SumBuffer_Den_reg[0]/Q
                         net (fo=3, routed)           0.138     0.358    AutoCorrelator_1/SumBuffer_Den[0]
    SLICE_X5Y24          LDCE                                         r  AutoCorrelator_1/divisor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photonCounter_1/counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            photonCounter_1/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.203ns (54.380%)  route 0.170ns (45.620%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          LDCE                         0.000     0.000 r  photonCounter_1/counter_reg[0]/G
    SLICE_X5Y22          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  photonCounter_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.170     0.328    photonCounter_1/Q[0]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.045     0.373 r  photonCounter_1/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    photonCounter_1/counter_reg[1]_i_1_n_0
    SLICE_X5Y22          LDCE                                         r  photonCounter_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AutoCorrelator_1/SumBuffer_Den_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/divisor_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.220ns (57.015%)  route 0.166ns (42.985%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE                         0.000     0.000 r  AutoCorrelator_1/SumBuffer_Den_reg[13]/G
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  AutoCorrelator_1/SumBuffer_Den_reg[13]/Q
                         net (fo=2, routed)           0.166     0.386    AutoCorrelator_1/SumBuffer_Den[13]
    SLICE_X6Y26          LDCE                                         r  AutoCorrelator_1/divisor_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AutoCorrelator_1/SumBuffer_Den_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/divisor_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.220ns (56.759%)  route 0.168ns (43.241%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE                         0.000     0.000 r  AutoCorrelator_1/SumBuffer_Den_reg[9]/G
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  AutoCorrelator_1/SumBuffer_Den_reg[9]/Q
                         net (fo=2, routed)           0.168     0.388    AutoCorrelator_1/SumBuffer_Den[9]
    SLICE_X6Y25          LDCE                                         r  AutoCorrelator_1/divisor_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AutoCorrelator_1/SumBuffer_Den_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/divisor_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.220ns (56.288%)  route 0.171ns (43.712%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  AutoCorrelator_1/SumBuffer_Den_reg[16]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  AutoCorrelator_1/SumBuffer_Den_reg[16]/Q
                         net (fo=2, routed)           0.171     0.391    AutoCorrelator_1/SumBuffer_Den[16]
    SLICE_X6Y27          LDCE                                         r  AutoCorrelator_1/divisor_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AutoCorrelator_1/ACF_result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.477ns  (logic 7.514ns (71.713%)  route 2.964ns (28.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.641     5.162    AutoCorrelator_1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  AutoCorrelator_1/ACF_result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.171 r  AutoCorrelator_1/ACF_result0/P[0]
                         net (fo=1, routed)           2.964    12.134    n_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.639 r  n_OBUF_inst/O
                         net (fo=0)                   0.000    15.639    n
    U16                                                               r  n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photonCounter_1/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 0.667ns (27.029%)  route 1.801ns (72.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.620     5.141    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          1.153     6.812    sampler_1/t_int_out
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.149     6.961 f  sampler_1/counter_reg[3]_i_3/O
                         net (fo=4, routed)           0.648     7.609    photonCounter_1/AR[0]
    SLICE_X5Y22          LDCE                                         f  photonCounter_1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photonCounter_1/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 0.667ns (27.029%)  route 1.801ns (72.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.620     5.141    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          1.153     6.812    sampler_1/t_int_out
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.149     6.961 f  sampler_1/counter_reg[3]_i_3/O
                         net (fo=4, routed)           0.648     7.609    photonCounter_1/AR[0]
    SLICE_X5Y22          LDCE                                         f  photonCounter_1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photonCounter_1/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 0.667ns (27.029%)  route 1.801ns (72.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.620     5.141    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          1.153     6.812    sampler_1/t_int_out
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.149     6.961 f  sampler_1/counter_reg[3]_i_3/O
                         net (fo=4, routed)           0.648     7.609    photonCounter_1/AR[0]
    SLICE_X5Y22          LDCE                                         f  photonCounter_1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photonCounter_1/counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 0.667ns (27.029%)  route 1.801ns (72.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.620     5.141    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          1.153     6.812    sampler_1/t_int_out
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.149     6.961 f  sampler_1/counter_reg[3]_i_3/O
                         net (fo=4, routed)           0.648     7.609    photonCounter_1/AR[0]
    SLICE_X5Y22          LDCE                                         f  photonCounter_1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sampler_1/CLK_1MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterBuffer_1/counterBuffer_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 0.608ns (25.072%)  route 1.817ns (74.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.621     5.142    sampler_1/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  sampler_1/CLK_1MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sampler_1/CLK_1MHZ_reg/Q
                         net (fo=11, routed)          1.132     6.730    sampler_1/sample_and_clear
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.152     6.882 r  sampler_1/counterBuffer_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.685     7.567    counterBuffer_1/D[2]
    SLICE_X5Y23          LDCE                                         r  counterBuffer_1/counterBuffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sampler_1/CLK_1MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterBuffer_1/counterBuffer_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 0.580ns (24.825%)  route 1.756ns (75.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.621     5.142    sampler_1/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  sampler_1/CLK_1MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sampler_1/CLK_1MHZ_reg/Q
                         net (fo=11, routed)          1.132     6.730    sampler_1/sample_and_clear
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  sampler_1/counterBuffer_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.624     7.479    counterBuffer_1/D[1]
    SLICE_X5Y23          LDCE                                         r  counterBuffer_1/counterBuffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sampler_1/CLK_1MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterBuffer_1/counterBuffer_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.078ns  (logic 0.580ns (27.915%)  route 1.498ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.621     5.142    sampler_1/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  sampler_1/CLK_1MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sampler_1/CLK_1MHZ_reg/Q
                         net (fo=11, routed)          0.843     6.442    sampler_1/sample_and_clear
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.566 r  sampler_1/counterBuffer_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.654     7.220    counterBuffer_1/D[0]
    SLICE_X5Y23          LDCE                                         r  counterBuffer_1/counterBuffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.980ns  (logic 0.666ns (33.634%)  route 1.314ns (66.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.620     5.141    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.546     6.205    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.353 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.769     7.121    AutoCorrelator_1/lopt
    SLICE_X4Y25          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.980ns  (logic 0.666ns (33.634%)  route 1.314ns (66.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.620     5.141    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.546     6.205    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.353 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.769     7.121    AutoCorrelator_1/lopt
    SLICE_X4Y25          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sampler_1/CLK_1MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterBuffer_1/counterBuffer_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.186ns (32.131%)  route 0.393ns (67.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    sampler_1/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  sampler_1/CLK_1MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sampler_1/CLK_1MHZ_reg/Q
                         net (fo=11, routed)          0.283     1.890    sampler_1/sample_and_clear
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.045     1.935 r  sampler_1/counterBuffer_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.110     2.045    counterBuffer_1/D[3]
    SLICE_X5Y23          LDCE                                         r  counterBuffer_1/counterBuffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.207ns (34.116%)  route 0.400ns (65.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.212     2.073    AutoCorrelator_1/lopt
    SLICE_X4Y26          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.207ns (34.116%)  route 0.400ns (65.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.212     2.073    AutoCorrelator_1/lopt
    SLICE_X4Y26          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.207ns (34.116%)  route 0.400ns (65.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.212     2.073    AutoCorrelator_1/lopt
    SLICE_X4Y26          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.207ns (34.116%)  route 0.400ns (65.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.212     2.073    AutoCorrelator_1/lopt
    SLICE_X4Y26          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.207ns (31.356%)  route 0.453ns (68.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.266     2.126    AutoCorrelator_1/lopt
    SLICE_X4Y27          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.207ns (31.356%)  route 0.453ns (68.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.266     2.126    AutoCorrelator_1/lopt
    SLICE_X4Y27          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.207ns (31.356%)  route 0.453ns (68.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.266     2.126    AutoCorrelator_1/lopt
    SLICE_X4Y27          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.207ns (31.356%)  route 0.453ns (68.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.266     2.126    AutoCorrelator_1/lopt
    SLICE_X4Y27          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 integralTimer_1/t_int_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AutoCorrelator_1/SumBuffer_Den_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.207ns (31.262%)  route 0.455ns (68.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    integralTimer_1/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  integralTimer_1/t_int_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  integralTimer_1/t_int_out_reg/Q
                         net (fo=25, routed)          0.188     1.818    integralTimer_1/t_int_out
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.861 f  integralTimer_1/divisor_reg[19]_i_1/O
                         net (fo=20, routed)          0.268     2.128    AutoCorrelator_1/lopt
    SLICE_X4Y25          LDCE                                         f  AutoCorrelator_1/SumBuffer_Den_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.942ns (39.151%)  route 3.018ns (60.849%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.919     4.960    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500     4.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[64]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.942ns (39.151%)  route 3.018ns (60.849%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.919     4.960    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500     4.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[65]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.942ns (39.151%)  route 3.018ns (60.849%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.919     4.960    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500     4.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[66]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.942ns (39.151%)  route 3.018ns (60.849%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.919     4.960    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.500     4.841    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[67]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.942ns (39.176%)  route 3.015ns (60.823%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.916     4.957    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.502     4.843    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[68]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.942ns (39.176%)  route 3.015ns (60.823%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.916     4.957    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.502     4.843    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[70]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.942ns (39.176%)  route 3.015ns (60.823%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.916     4.957    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.502     4.843    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[71]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.942ns (39.769%)  route 2.941ns (60.231%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.842     4.883    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.502     4.843    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[56]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.942ns (39.769%)  route 2.941ns (60.231%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.842     4.883    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.502     4.843    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[57]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/working_register_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.942ns (39.769%)  route 2.941ns (60.231%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[3]/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  AutoCorrelator_1/divisor_reg[3]/Q
                         net (fo=3, routed)           0.943     1.505    AutoCorrelator_1/Divider/Q[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.124     1.629 r  AutoCorrelator_1/Divider/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.629    AutoCorrelator_1/Divider/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.162 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.171    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.288    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.405 r  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.405    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.562 f  AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2/CO[1]
                         net (fo=9, routed)           1.147     3.709    AutoCorrelator_1/Divider/next_state1_inferred__1/i__carry__2_n_2
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.332     4.041 r  AutoCorrelator_1/Divider/working_register[78]_i_1/O
                         net (fo=27, routed)          0.842     4.883    AutoCorrelator_1/Divider/working_register[78]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.502     4.843    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  AutoCorrelator_1/Divider/working_register_reg[58]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.289ns (75.410%)  route 0.094ns (24.590%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[19]/G
    SLICE_X6Y26          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[19]/Q
                         net (fo=3, routed)           0.094     0.275    AutoCorrelator_1/Divider/Q[19]
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.320 r  AutoCorrelator_1/Divider/acc_next[19]_i_2/O
                         net (fo=1, routed)           0.000     0.320    AutoCorrelator_1/Divider/acc_next[19]_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.383 r  AutoCorrelator_1/Divider/acc_next_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.383    AutoCorrelator_1/Divider/acc_next0[19]
    SLICE_X7Y26          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     1.976    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[19]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.274ns (67.486%)  route 0.132ns (32.514%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[14]/G
    SLICE_X5Y24          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  AutoCorrelator_1/divisor_reg[14]/Q
                         net (fo=3, routed)           0.132     0.295    AutoCorrelator_1/Divider/Q[14]
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.340 r  AutoCorrelator_1/Divider/acc_next[15]_i_3/O
                         net (fo=1, routed)           0.000     0.340    AutoCorrelator_1/Divider/acc_next[15]_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.406 r  AutoCorrelator_1/Divider/acc_next_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.406    AutoCorrelator_1/Divider/acc_next0[14]
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.848     1.975    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[14]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.291ns (71.491%)  route 0.116ns (28.509%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[17]/G
    SLICE_X6Y27          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[17]/Q
                         net (fo=3, routed)           0.116     0.297    AutoCorrelator_1/Divider/Q[17]
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  AutoCorrelator_1/Divider/acc_next[19]_i_4/O
                         net (fo=1, routed)           0.000     0.342    AutoCorrelator_1/Divider/acc_next[19]_i_4_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.407 r  AutoCorrelator_1/Divider/acc_next_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.407    AutoCorrelator_1/Divider/acc_next0[17]
    SLICE_X7Y26          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     1.976    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[17]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.291ns (71.462%)  route 0.116ns (28.538%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[13]/G
    SLICE_X6Y26          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[13]/Q
                         net (fo=3, routed)           0.116     0.297    AutoCorrelator_1/Divider/Q[13]
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  AutoCorrelator_1/Divider/acc_next[15]_i_4/O
                         net (fo=1, routed)           0.000     0.342    AutoCorrelator_1/Divider/acc_next[15]_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.407 r  AutoCorrelator_1/Divider/acc_next_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.407    AutoCorrelator_1/Divider/acc_next0[13]
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.848     1.975    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[13]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.291ns (70.923%)  route 0.119ns (29.077%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[5]/G
    SLICE_X6Y24          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[5]/Q
                         net (fo=3, routed)           0.119     0.300    AutoCorrelator_1/Divider/Q[5]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.345 r  AutoCorrelator_1/Divider/acc_next[7]_i_4/O
                         net (fo=1, routed)           0.000     0.345    AutoCorrelator_1/Divider/acc_next[7]_i_4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.410 r  AutoCorrelator_1/Divider/acc_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.410    AutoCorrelator_1/Divider/acc_next0[5]
    SLICE_X7Y23          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     1.976    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[5]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.307ns (69.930%)  route 0.132ns (30.070%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[14]/G
    SLICE_X5Y24          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  AutoCorrelator_1/divisor_reg[14]/Q
                         net (fo=3, routed)           0.132     0.295    AutoCorrelator_1/Divider/Q[14]
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.340 r  AutoCorrelator_1/Divider/acc_next[15]_i_3/O
                         net (fo=1, routed)           0.000     0.340    AutoCorrelator_1/Divider/acc_next[15]_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.439 r  AutoCorrelator_1/Divider/acc_next_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.439    AutoCorrelator_1/Divider/acc_next0[15]
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.848     1.975    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[15]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.296ns (67.166%)  route 0.145ns (32.834%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[8]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[8]/Q
                         net (fo=3, routed)           0.145     0.326    AutoCorrelator_1/Divider/Q[8]
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  AutoCorrelator_1/Divider/acc_next[11]_i_5/O
                         net (fo=1, routed)           0.000     0.371    AutoCorrelator_1/Divider/acc_next[11]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  AutoCorrelator_1/Divider/acc_next_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.441    AutoCorrelator_1/Divider/acc_next0[8]
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.848     1.975    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[8]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.332ns (69.646%)  route 0.145ns (30.355%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[8]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[8]/Q
                         net (fo=3, routed)           0.145     0.326    AutoCorrelator_1/Divider/Q[8]
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  AutoCorrelator_1/Divider/acc_next[11]_i_5/O
                         net (fo=1, routed)           0.000     0.371    AutoCorrelator_1/Divider/acc_next[11]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.477 r  AutoCorrelator_1/Divider/acc_next_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.477    AutoCorrelator_1/Divider/acc_next0[9]
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.848     1.975    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[9]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.395ns (80.738%)  route 0.094ns (19.262%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[19]/G
    SLICE_X6Y26          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[19]/Q
                         net (fo=3, routed)           0.094     0.275    AutoCorrelator_1/Divider/Q[19]
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.320 r  AutoCorrelator_1/Divider/acc_next[19]_i_2/O
                         net (fo=1, routed)           0.000     0.320    AutoCorrelator_1/Divider/acc_next[19]_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.435 r  AutoCorrelator_1/Divider/acc_next_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.435    AutoCorrelator_1/Divider/acc_next_reg[19]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.489 r  AutoCorrelator_1/Divider/acc_next_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.489    AutoCorrelator_1/Divider/acc_next0[20]
    SLICE_X7Y27          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     1.978    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[20]/C

Slack:                    inf
  Source:                 AutoCorrelator_1/divisor_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            AutoCorrelator_1/Divider/acc_next_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.378ns (76.512%)  route 0.116ns (23.488%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          LDCE                         0.000     0.000 r  AutoCorrelator_1/divisor_reg[17]/G
    SLICE_X6Y27          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  AutoCorrelator_1/divisor_reg[17]/Q
                         net (fo=3, routed)           0.116     0.297    AutoCorrelator_1/Divider/Q[17]
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  AutoCorrelator_1/Divider/acc_next[19]_i_4/O
                         net (fo=1, routed)           0.000     0.342    AutoCorrelator_1/Divider/acc_next[19]_i_4_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.494 r  AutoCorrelator_1/Divider/acc_next_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.494    AutoCorrelator_1/Divider/acc_next0[18]
    SLICE_X7Y26          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     1.976    AutoCorrelator_1/Divider/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  AutoCorrelator_1/Divider/acc_next_reg[18]/C





