// Seed: 2131041435
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output supply0 id_6
);
  logic id_8;
  uwire id_9;
  logic id_10;
  assign id_9 = id_2 - $clog2(91);
  ;
  assign id_6 = id_8 > id_4;
  wire id_11;
  ;
  wire id_12;
  logic id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20 = -1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri id_4,
    output wire id_5,
    output wand id_6,
    output tri0 id_7,
    output wor id_8,
    output uwire id_9,
    input wand id_10,
    output supply0 id_11
    , id_21,
    input tri id_12,
    input wor id_13,
    output supply1 id_14,
    input supply1 id_15,
    input wand id_16,
    output supply0 id_17,
    input supply1 id_18,
    output supply0 id_19
);
  assign id_9 = id_18;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_18,
      id_16,
      id_3,
      id_8,
      id_14
  );
  assign modCall_1.id_3 = 0;
endmodule
