<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_s00_mmu_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_s00_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_to_ddr_writer_CHROMA_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_CHROMA_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_to_ddr_writer_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_to_ddr_writer_CHROMA_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_raw_LUMA_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_data_fifo_raw_LUMA_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_raw_CHROMA_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_data_fifo_raw_CHROMA_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_LUMA_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_pipeline_to_writer_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_data_fifo_pipeline_to_writer_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_LUMA_0_synth_1"/>
	</Run>
	<Run Id="design_1_ENABLE_RAW_STREAM_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_ENABLE_RAW_STREAM_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_const_true_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_const_true_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_ENABLE_RAW_STREAM_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_frame_intr_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axi_gpio_frame_intr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_pl_reset_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axi_gpio_pl_reset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_gen_25M_24M_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_clk_gen_25M_24M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_const_1_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_const_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_ENABLE_RAW_STREAM_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_reset_100M_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_reset_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_reset_24M_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_reset_24M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_reset_100M_0_synth_1"/>
	</Run>
	<Run Id="design_1_reset_25M_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_reset_25M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconcat_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_xlconcat_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_2_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_to_ddr_writer_LUMA_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_LUMA_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_to_ddr_writer_CHROMA_0_synth_1"/>
	</Run>
	<Run Id="design_1_ddr_to_axis_reader_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_ddr_to_axis_reader_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_LF_valid_to_AXIS_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_LF_valid_to_AXIS_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_3_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_us_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_3_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_ds_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_5_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_5_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_ds_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_4_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_ds_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_6_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_c_counter_binary_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ddr_to_axis_reader_SD_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_ddr_to_axis_reader_SD_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mux_sd_ov_1_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_mux_sd_ov_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ov7670_LUMA_CHROMA_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_ov7670_LUMA_CHROMA_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ov7670_interface_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_ov7670_interface_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_2_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_1_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_4_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_us_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_s01_mmu_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_s01_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s00_mmu_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_2_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_ds_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_6_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_auto_ds_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_s00_mmu_0_synth_1"/>
		<Parent Id="design_1_axis_to_ddr_writer_CHROMA_0_synth_1"/>
		<Parent Id="design_1_axis_to_ddr_writer_0_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_LUMA_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_CHROMA_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_pipeline_to_writer_0_synth_1"/>
		<Parent Id="design_1_ENABLE_RAW_STREAM_0_synth_1"/>
		<Parent Id="design_1_const_true_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_frame_intr_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_pl_reset_0_synth_1"/>
		<Parent Id="design_1_clk_gen_25M_24M_0_synth_1"/>
		<Parent Id="design_1_const_1_0_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_reset_100M_0_synth_1"/>
		<Parent Id="design_1_reset_24M_0_synth_1"/>
		<Parent Id="design_1_reset_25M_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_axis_to_ddr_writer_LUMA_0_synth_1"/>
		<Parent Id="design_1_ddr_to_axis_reader_0_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_LF_valid_to_AXIS_0_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
		<Parent Id="design_1_auto_ds_3_synth_1"/>
		<Parent Id="design_1_auto_pc_5_synth_1"/>
		<Parent Id="design_1_auto_ds_5_synth_1"/>
		<Parent Id="design_1_auto_ds_4_synth_1"/>
		<Parent Id="design_1_auto_pc_6_synth_1"/>
		<Parent Id="design_1_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_1_ddr_to_axis_reader_SD_0_0_synth_1"/>
		<Parent Id="design_1_mux_sd_ov_1_0_synth_1"/>
		<Parent Id="design_1_ov7670_LUMA_CHROMA_0_0_synth_1"/>
		<Parent Id="design_1_ov7670_interface_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_ds_1_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
		<Parent Id="design_1_s01_mmu_0_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_auto_ds_2_synth_1"/>
		<Parent Id="design_1_auto_ds_6_synth_1"/>
	</Run>
</Runs>

