Active-HDL 10.5.217.6767 2019-07-02 19:26:27

Elaboration top modules:
Architecture                  testeCacheI(testeCacheI)


----------------------------------------------------------------------------------------------------------
Entity      | Architecture   | Library             | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------------
testeCacheI | testeCacheI    | hierarquiadememoria |      | 10.5.217.6767 (Windows) | -O3
TB_CacheI   | TB_CacheI      | hierarquiadememoria |      | 10.5.217.6767 (Windows) | -O3
CacheIeRAM  | CacheIeRAM     | hierarquiadememoria |      | 10.5.217.6767 (Windows) | -O3
CacheI      | comportamental | hierarquiadememoria |      | 10.5.217.6767 (Windows) | -O3
Ram         | Ram            | hierarquiadememoria |      | 10.5.217.6767 (Windows) | -O3
----------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
VHDL Package                 | Library             | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------------
standard                     | std                 |      |                         | <unavailable>
TEXTIO                       | std                 |      |                         | <unavailable>
std_logic_1164               | ieee                |      |                         | <unavailable>
std_logic_arith              | ieee                |      |                         | <unavailable>
STD_LOGIC_SIGNED             | ieee                |      |                         | <unavailable>
STD_LOGIC_UNSIGNED           | ieee                |      |                         | <unavailable>
MATH_REAL                    | ieee                |      |                         | <unavailable>
----------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
Library                      | Comment
----------------------------------------------------------------------------------------------------------
hierarquiadememoria          | None
ieee                         | Standard IEEE packages library
std                          | Standard VHDL library
----------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI


The performance of simulation is reduced. Version Student Edition
