

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sun Apr 28 11:59:54 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       test
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  11443681|  61210081|  11443681|  61210081|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+----------------+-----------+-----------+------+----------+
        |                         |       Latency       |    Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+----------------+-----------+-----------+------+----------+
        |- Loop 1                 |  11443680|  61210080| 47682 ~ 255042 |          -|          -|   240|    no    |
        | + Loop 1.1              |     47680|    255040|    149 ~ 797   |          -|          -|   320|    no    |
        |  ++ Loop 1.1.1          |       147|       795|    49 ~ 265    |          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1      |        33|       249|     11 ~ 83    |          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |         9|        81|     3 ~ 27     |          -|          -|     3|    no    |
        +-------------------------+----------+----------+----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	33  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / (or_cond6)
	32  / (!or_cond6)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	6  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%filter_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %filter)"   --->   Operation 47 'read' 'filter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%newImage_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %newImage)"   --->   Operation 48 'read' 'newImage_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%image_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %image_r)"   --->   Operation 49 'read' 'image_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %filter_read, i32 2, i32 31)"   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i30 %tmp to i33"   --->   Operation 51 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %newImage_read, i32 2, i32 31)"   --->   Operation 52 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i30 %tmp_4 to i31"   --->   Operation 53 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %image_read, i32 2, i32 31)"   --->   Operation 54 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i30 %tmp_7 to i31"   --->   Operation 55 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mem), !map !18"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %image_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %newImage, [10 x i8]* @mode4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %filter, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/conv.cpp:14]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.76ns)   --->   "br label %.loopexit" [hls/conv.cpp:26]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i to i9" [hls/conv.cpp:26]   --->   Operation 65 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.55ns)   --->   "%exitcond4 = icmp eq i8 %i, -16" [hls/conv.cpp:26]   --->   Operation 66 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240) nounwind"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i, 1" [hls/conv.cpp:26]   --->   Operation 68 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %5, label %.preheader8.preheader" [hls/conv.cpp:26]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader8" [hls/conv.cpp:28]   --->   Operation 70 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [hls/conv.cpp:55]   --->   Operation 71 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_1, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 72 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %j to i10" [hls/conv.cpp:28]   --->   Operation 73 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.66ns)   --->   "%exitcond3 = icmp eq i9 %j, -192" [hls/conv.cpp:28]   --->   Operation 74 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j, 1" [hls/conv.cpp:28]   --->   Operation 76 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader7.preheader" [hls/conv.cpp:28]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %j to i12" [hls/conv.cpp:28]   --->   Operation 78 'zext' 'tmp_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %j, i2 0)" [hls/conv.cpp:28]   --->   Operation 79 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i11 %tmp_9 to i12" [hls/conv.cpp:51]   --->   Operation 80 'zext' 'p_shl7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.63ns)   --->   "%tmp_10 = sub i12 %p_shl7_cast, %tmp_cast" [hls/conv.cpp:51]   --->   Operation 81 'sub' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i12 %tmp_10 to i13" [hls/conv.cpp:51]   --->   Operation 82 'sext' 'tmp_20_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader7" [hls/conv.cpp:30]   --->   Operation 83 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 84 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.03>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%d = phi i2 [ %d_1, %4 ], [ 0, %.preheader7.preheader ]"   --->   Operation 85 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %d, -1" [hls/conv.cpp:30]   --->   Operation 86 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 87 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.56ns)   --->   "%d_1 = add i2 %d, 1" [hls/conv.cpp:30]   --->   Operation 88 'add' 'd_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader8.loopexit, label %.preheader.preheader" [hls/conv.cpp:30]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = zext i2 %d to i64" [hls/conv.cpp:47]   --->   Operation 90 'zext' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_cast_12 = zext i2 %d to i13" [hls/conv.cpp:51]   --->   Operation 91 'zext' 'tmp_cast_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.54ns)   --->   "%tmp_14 = add i13 %tmp_cast_12, %tmp_20_cast" [hls/conv.cpp:51]   --->   Operation 92 'add' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i13.i32.i32(i13 %tmp_14, i32 2, i32 9)" [hls/conv.cpp:51]   --->   Operation 93 'partselect' 'tmp_16' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i8 %tmp_16 to i31" [hls/conv.cpp:51]   --->   Operation 94 'zext' 'tmp_23_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i13 %tmp_14 to i2" [hls/conv.cpp:51]   --->   Operation 95 'trunc' 'tmp_17' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_17, i3 0)" [hls/conv.cpp:51]   --->   Operation 96 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.49ns)   --->   "%newImage4_sum = add i31 %tmp_17_cast, %tmp_23_cast" [hls/conv.cpp:51]   --->   Operation 97 'add' 'newImage4_sum' <Predicate = (!exitcond2)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%newImage4_sum_cast = zext i31 %newImage4_sum to i64" [hls/conv.cpp:51]   --->   Operation 98 'zext' 'newImage4_sum_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32* %mem, i64 %newImage4_sum_cast" [hls/conv.cpp:51]   --->   Operation 99 'getelementptr' 'mem_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader" [hls/conv.cpp:33]   --->   Operation 100 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 101 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sum = phi float [ 0.000000e+00, %.preheader.preheader ], [ %sum_1, %.preheader.loopexit ]" [hls/conv.cpp:47]   --->   Operation 102 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %.preheader.preheader ], [ %m_1, %.preheader.loopexit ]"   --->   Operation 103 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %m, -1" [hls/conv.cpp:33]   --->   Operation 104 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 105 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.56ns)   --->   "%m_1 = add i2 %m, 1" [hls/conv.cpp:33]   --->   Operation 106 'add' 'm_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %1" [hls/conv.cpp:33]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.56ns)   --->   "%mm = sub i2 -2, %m" [hls/conv.cpp:35]   --->   Operation 108 'sub' 'mm' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%mm_cast5 = zext i2 %mm to i5" [hls/conv.cpp:35]   --->   Operation 109 'zext' 'mm_cast5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.56ns)   --->   "%tmp_6 = sub i2 1, %mm" [hls/conv.cpp:42]   --->   Operation 110 'sub' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i2 %tmp_6 to i9" [hls/conv.cpp:42]   --->   Operation 111 'sext' 'tmp_6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.91ns)   --->   "%rowIndex = add i9 %tmp_6_cast, %i_cast" [hls/conv.cpp:42]   --->   Operation 112 'add' 'rowIndex' <Predicate = (!exitcond1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %rowIndex, i32 8)" [hls/conv.cpp:46]   --->   Operation 113 'bitselect' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%rev = xor i1 %tmp_30, true" [hls/conv.cpp:46]   --->   Operation 114 'xor' 'rev' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.66ns)   --->   "%tmp_8 = icmp slt i9 %rowIndex, 240" [hls/conv.cpp:46]   --->   Operation 115 'icmp' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_31 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %rowIndex, i8 0)" [hls/conv.cpp:42]   --->   Operation 116 'bitconcatenate' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i17 %tmp_31 to i18" [hls/conv.cpp:42]   --->   Operation 117 'sext' 'p_shl1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_32 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %rowIndex, i6 0)" [hls/conv.cpp:42]   --->   Operation 118 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i15 %tmp_32 to i18" [hls/conv.cpp:47]   --->   Operation 119 'sext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (2.10ns)   --->   "%tmp_33 = add i18 %p_shl2_cast, %p_shl1_cast" [hls/conv.cpp:47]   --->   Operation 120 'add' 'tmp_33' <Predicate = (!exitcond1)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %mm, i2 0)" [hls/conv.cpp:47]   --->   Operation 121 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [hls/conv.cpp:47]   --->   Operation 122 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.73ns)   --->   "%tmp_1 = sub i5 %p_shl_cast, %mm_cast5" [hls/conv.cpp:47]   --->   Operation 123 'sub' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp_8, %rev" [hls/conv.cpp:46]   --->   Operation 124 'and' 'tmp1' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.76ns)   --->   "br label %._crit_edge" [hls/conv.cpp:37]   --->   Operation 125 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 126 [1/1] (5.54ns)   --->   "%x_assign = fpext float %sum to double" [hls/conv.cpp:51]   --->   Operation 126 'fpext' 'x_assign' <Predicate = (exitcond1)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:51]   --->   Operation 127 'bitcast' 'p_Val2_s' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i64 %p_Val2_s to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:51]   --->   Operation 128 'trunc' 'tmp_19' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 129 [7/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 129 'readreq' 'mem_load_req' <Predicate = (exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.70>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %1 ], [ %sum_1_be, %._crit_edge.backedge ]" [hls/conv.cpp:47]   --->   Operation 130 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %1 ], [ %n_1, %._crit_edge.backedge ]"   --->   Operation 131 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %n, -1" [hls/conv.cpp:37]   --->   Operation 132 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.56ns)   --->   "%n_1 = add i2 %n, 1" [hls/conv.cpp:37]   --->   Operation 134 'add' 'n_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.loopexit, label %2" [hls/conv.cpp:37]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.56ns)   --->   "%nn = sub i2 -2, %n" [hls/conv.cpp:39]   --->   Operation 136 'sub' 'nn' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.56ns)   --->   "%tmp_2 = sub i2 1, %nn" [hls/conv.cpp:43]   --->   Operation 137 'sub' 'tmp_2' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i2 %tmp_2 to i10" [hls/conv.cpp:43]   --->   Operation 138 'sext' 'tmp_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.82ns)   --->   "%colIndex = add i10 %tmp_2_cast, %j_cast" [hls/conv.cpp:43]   --->   Operation 139 'add' 'colIndex' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %colIndex, i32 9)" [hls/conv.cpp:46]   --->   Operation 140 'bitselect' 'tmp_34' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%rev1 = xor i1 %tmp_34, true" [hls/conv.cpp:46]   --->   Operation 141 'xor' 'rev1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.77ns)   --->   "%tmp_5 = icmp slt i10 %colIndex, 320" [hls/conv.cpp:46]   --->   Operation 142 'icmp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp2 = and i1 %tmp_5, %rev1" [hls/conv.cpp:46]   --->   Operation 143 'and' 'tmp2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond6 = and i1 %tmp2, %tmp1" [hls/conv.cpp:46]   --->   Operation 144 'and' 'or_cond6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 145 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.67>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%nn_cast = zext i2 %nn to i5" [hls/conv.cpp:39]   --->   Operation 146 'zext' 'nn_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (1.76ns)   --->   "br i1 %or_cond6, label %3, label %._crit_edge.backedge" [hls/conv.cpp:46]   --->   Operation 147 'br' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %colIndex to i18" [hls/conv.cpp:47]   --->   Operation 148 'zext' 'tmp_10_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (2.13ns)   --->   "%tmp_35 = add i18 %tmp_10_cast, %tmp_33" [hls/conv.cpp:47]   --->   Operation 149 'add' 'tmp_35' <Predicate = (or_cond6)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i18 %tmp_35 to i64" [hls/conv.cpp:47]   --->   Operation 150 'sext' 'tmp_35_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_36 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_35, i2 0)" [hls/conv.cpp:47]   --->   Operation 151 'bitconcatenate' 'tmp_36' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl3 = sext i20 %tmp_36 to i64" [hls/conv.cpp:47]   --->   Operation 152 'sext' 'p_shl3' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_37 = sub i64 %p_shl3, %tmp_35_cast" [hls/conv.cpp:47]   --->   Operation 153 'sub' 'tmp_37' <Predicate = (or_cond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 154 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%tmp_38 = add i64 %tmp_s, %tmp_37" [hls/conv.cpp:47]   --->   Operation 154 'add' 'tmp_38' <Predicate = (or_cond6)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_39 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_38, i32 2, i32 17)" [hls/conv.cpp:47]   --->   Operation 155 'partselect' 'tmp_39' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i16 %tmp_39 to i31" [hls/conv.cpp:47]   --->   Operation 156 'zext' 'tmp_40_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %tmp_38 to i2" [hls/conv.cpp:47]   --->   Operation 157 'trunc' 'tmp_40' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (2.49ns)   --->   "%image2_sum = add i31 %tmp_18_cast, %tmp_40_cast" [hls/conv.cpp:47]   --->   Operation 158 'add' 'image2_sum' <Predicate = (or_cond6)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.78ns)   --->   "%tmp_13 = add i5 %tmp_1, %nn_cast" [hls/conv.cpp:47]   --->   Operation 159 'add' 'tmp_13' <Predicate = (or_cond6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i5 %tmp_13 to i32" [hls/conv.cpp:47]   --->   Operation 160 'sext' 'tmp_13_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i32 %tmp_13_cast to i33" [hls/conv.cpp:47]   --->   Operation 161 'zext' 'tmp_14_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (2.55ns)   --->   "%filter6_sum = add i33 %tmp_9_cast, %tmp_14_cast" [hls/conv.cpp:47]   --->   Operation 162 'add' 'filter6_sum' <Predicate = (or_cond6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%filter6_sum_cast = zext i33 %filter6_sum to i64" [hls/conv.cpp:47]   --->   Operation 163 'zext' 'filter6_sum_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32* %mem, i64 %filter6_sum_cast" [hls/conv.cpp:47]   --->   Operation 164 'getelementptr' 'mem_addr_2' <Predicate = (or_cond6)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%image2_sum_cast = zext i31 %image2_sum to i64" [hls/conv.cpp:47]   --->   Operation 165 'zext' 'image2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32* %mem, i64 %image2_sum_cast" [hls/conv.cpp:47]   --->   Operation 166 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [7/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:47]   --->   Operation 167 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 168 [6/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:47]   --->   Operation 168 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 169 [5/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:47]   --->   Operation 169 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 170 [4/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:47]   --->   Operation 170 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 171 [3/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:47]   --->   Operation 171 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 172 [2/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:47]   --->   Operation 172 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 173 [1/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:47]   --->   Operation 173 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 174 [1/1] (8.75ns)   --->   "%mem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_1)" [hls/conv.cpp:47]   --->   Operation 174 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 175 [7/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:47]   --->   Operation 175 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_41 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_40, i3 0)" [hls/conv.cpp:47]   --->   Operation 176 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_42 = zext i5 %tmp_41 to i32" [hls/conv.cpp:47]   --->   Operation 177 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (4.42ns)   --->   "%image_load2 = lshr i32 %mem_addr_1_read, %tmp_42" [hls/conv.cpp:47]   --->   Operation 178 'lshr' 'image_load2' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i32 %image_load2 to i8" [hls/conv.cpp:47]   --->   Operation 179 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [6/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:47]   --->   Operation 180 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_11 = zext i8 %tmp_43 to i32" [hls/conv.cpp:47]   --->   Operation 181 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [6/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %tmp_11 to float" [hls/conv.cpp:47]   --->   Operation 182 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 183 [5/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:47]   --->   Operation 183 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 184 [5/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %tmp_11 to float" [hls/conv.cpp:47]   --->   Operation 184 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 185 [4/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:47]   --->   Operation 185 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 186 [4/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %tmp_11 to float" [hls/conv.cpp:47]   --->   Operation 186 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 187 [3/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:47]   --->   Operation 187 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 188 [3/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %tmp_11 to float" [hls/conv.cpp:47]   --->   Operation 188 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 189 [2/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:47]   --->   Operation 189 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 190 [2/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %tmp_11 to float" [hls/conv.cpp:47]   --->   Operation 190 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 191 [1/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:47]   --->   Operation 191 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 192 [1/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %tmp_11 to float" [hls/conv.cpp:47]   --->   Operation 192 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 193 [1/1] (8.75ns)   --->   "%mem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_2)" [hls/conv.cpp:47]   --->   Operation 193 'read' 'mem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%filter_load_cast = bitcast i32 %mem_addr_2_read to float" [hls/conv.cpp:47]   --->   Operation 194 'bitcast' 'filter_load_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [4/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_12, %filter_load_cast" [hls/conv.cpp:47]   --->   Operation 195 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 196 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_12, %filter_load_cast" [hls/conv.cpp:47]   --->   Operation 196 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.70>
ST_25 : Operation 197 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_12, %filter_load_cast" [hls/conv.cpp:47]   --->   Operation 197 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 198 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_12, %filter_load_cast" [hls/conv.cpp:47]   --->   Operation 198 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 199 [5/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15" [hls/conv.cpp:47]   --->   Operation 199 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 200 [4/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15" [hls/conv.cpp:47]   --->   Operation 200 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 201 [3/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15" [hls/conv.cpp:47]   --->   Operation 201 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 202 [2/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15" [hls/conv.cpp:47]   --->   Operation 202 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 203 [1/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15" [hls/conv.cpp:47]   --->   Operation 203 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.76>
ST_32 : Operation 204 [1/1] (1.76ns)   --->   "br label %._crit_edge.backedge" [hls/conv.cpp:48]   --->   Operation 204 'br' <Predicate = (or_cond6)> <Delay = 1.76>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%sum_1_be = phi float [ %sum_2, %3 ], [ %sum_1, %2 ]"   --->   Operation 205 'phi' 'sum_1_be' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 5> <Delay = 8.75>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_19)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:51]   --->   Operation 207 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i = bitcast i64 %p_Result_s to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:51]   --->   Operation 208 'bitcast' 'ret_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (6.50ns)   --->   "%tmp_3 = fptrunc double %ret_i_i_i_i_i to float" [hls/conv.cpp:51]   --->   Operation 209 'fptrunc' 'tmp_3' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 210 [6/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 210 'readreq' 'mem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 6> <Delay = 8.75>
ST_34 : Operation 211 [5/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_3, 5.000000e-01" [hls/conv.cpp:51]   --->   Operation 211 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 212 [5/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 212 'readreq' 'mem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 7> <Delay = 8.75>
ST_35 : Operation 213 [4/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_3, 5.000000e-01" [hls/conv.cpp:51]   --->   Operation 213 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [4/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 214 'readreq' 'mem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 8> <Delay = 8.75>
ST_36 : Operation 215 [3/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_3, 5.000000e-01" [hls/conv.cpp:51]   --->   Operation 215 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [3/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 216 'readreq' 'mem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 9> <Delay = 8.75>
ST_37 : Operation 217 [2/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_3, 5.000000e-01" [hls/conv.cpp:51]   --->   Operation 217 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [2/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 218 'readreq' 'mem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 10> <Delay = 8.75>
ST_38 : Operation 219 [1/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_3, 5.000000e-01" [hls/conv.cpp:51]   --->   Operation 219 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast float %x_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 220 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 221 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 221 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 222 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_1 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 222 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 223 [1/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 223 'readreq' 'mem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 11> <Delay = 8.75>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast3 = zext i8 %loc_V to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 224 'zext' 'tmp_i_i_i_i_cast3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 225 'add' 'sh_assign' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 226 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 226 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 227 [1/1] (1.91ns)   --->   "%tmp_5_i_i_i = sub i8 127, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 227 'sub' 'tmp_5_i_i_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_5_i_i_i_cast = sext i8 %tmp_5_i_i_i to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 228 'sext' 'tmp_5_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 229 [1/1] (0.96ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_5_i_i_i_cast, i9 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 229 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 230 [1/1] (8.75ns)   --->   "%mem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr)" [hls/conv.cpp:51]   --->   Operation 230 'read' 'mem_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 12> <Delay = 8.75>
ST_40 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 231 'bitconcatenate' 'tmp_3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_3_i_i_i_cast4 = zext i25 %tmp_3_i_i_i to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 232 'zext' 'tmp_3_i_i_i_cast4' <Predicate = (!isNeg)> <Delay = 0.00>
ST_40 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 233 'sext' 'sh_assign_1_cast' <Predicate = (!isNeg)> <Delay = 0.00>
ST_40 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 234 'sext' 'sh_assign_1_cast_cas' <Predicate = (isNeg)> <Delay = 0.00>
ST_40 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_7_i_i_i = zext i32 %sh_assign_1_cast to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 235 'zext' 'tmp_7_i_i_i' <Predicate = (!isNeg)> <Delay = 0.00>
ST_40 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_8_i_i_i = lshr i25 %tmp_3_i_i_i, %sh_assign_1_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 236 'lshr' 'tmp_8_i_i_i' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_i_i_i = shl i55 %tmp_3_i_i_i_cast4, %tmp_7_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 237 'shl' 'tmp_i_i_i' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 238 'bitselect' 'tmp_22' <Predicate = (isNeg)> <Delay = 0.00>
ST_40 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_20 = zext i1 %tmp_22 to i8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 239 'zext' 'tmp_20' <Predicate = (isNeg)> <Delay = 0.00>
ST_40 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_i_i_i, i32 24, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 240 'partselect' 'tmp_21' <Predicate = (!isNeg)> <Delay = 0.00>
ST_40 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%p_Val2_4 = select i1 %isNeg, i8 %tmp_20, i8 %tmp_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 241 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_23 = zext i5 %tmp_18 to i32" [hls/conv.cpp:51]   --->   Operation 242 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_24 = shl i32 255, %tmp_23" [hls/conv.cpp:51]   --->   Operation 243 'shl' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_25 = xor i32 %tmp_24, -1" [hls/conv.cpp:51]   --->   Operation 244 'xor' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_26 = and i32 %mem_addr_read, %tmp_25" [hls/conv.cpp:51]   --->   Operation 245 'and' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_27 = zext i8 %p_Val2_4 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 246 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 247 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_28 = shl i32 %tmp_27, %tmp_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:51]   --->   Operation 247 'shl' 'tmp_28' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 248 [1/1] (3.25ns) (out node of the LUT)   --->   "%tmp_29 = or i32 %tmp_26, %tmp_28" [hls/conv.cpp:51]   --->   Operation 248 'or' 'tmp_29' <Predicate = true> <Delay = 3.25> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 249 [1/1] (8.75ns)   --->   "%mem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %mem_addr, i32 1)" [hls/conv.cpp:51]   --->   Operation 249 'writereq' 'mem_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 13> <Delay = 8.75>
ST_41 : Operation 250 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %mem_addr, i32 %tmp_29, i4 -1)" [hls/conv.cpp:51]   --->   Operation 250 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 14> <Delay = 8.75>
ST_42 : Operation 251 [5/5] (8.75ns)   --->   "%mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr)" [hls/conv.cpp:51]   --->   Operation 251 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 15> <Delay = 8.75>
ST_43 : Operation 252 [4/5] (8.75ns)   --->   "%mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr)" [hls/conv.cpp:51]   --->   Operation 252 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 16> <Delay = 8.75>
ST_44 : Operation 253 [3/5] (8.75ns)   --->   "%mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr)" [hls/conv.cpp:51]   --->   Operation 253 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 17> <Delay = 8.75>
ST_45 : Operation 254 [2/5] (8.75ns)   --->   "%mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr)" [hls/conv.cpp:51]   --->   Operation 254 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 18> <Delay = 8.75>
ST_46 : Operation 255 [1/5] (8.75ns)   --->   "%mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr)" [hls/conv.cpp:51]   --->   Operation 255 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 256 [1/1] (0.00ns)   --->   "br label %.preheader7" [hls/conv.cpp:30]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hls/conv.cpp:26) [23]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls/conv.cpp:26) [23]  (0 ns)
	'add' operation ('i', hls/conv.cpp:26) [27]  (1.92 ns)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', hls/conv.cpp:28) [32]  (0 ns)
	'add' operation ('j', hls/conv.cpp:28) [36]  (1.82 ns)

 <State 4>: 4.04ns
The critical path consists of the following:
	'phi' operation ('d') with incoming values : ('d', hls/conv.cpp:30) [46]  (0 ns)
	'add' operation ('tmp_14', hls/conv.cpp:51) [54]  (1.55 ns)
	'add' operation ('newImage4_sum', hls/conv.cpp:51) [59]  (2.49 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [175]  (8.75 ns)

 <State 6>: 7.7ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', hls/conv.cpp:37) [91]  (0 ns)
	'sub' operation ('nn', hls/conv.cpp:39) [97]  (1.56 ns)
	'sub' operation ('tmp_2', hls/conv.cpp:43) [99]  (1.56 ns)
	'add' operation ('colIndex', hls/conv.cpp:43) [101]  (1.82 ns)
	'icmp' operation ('tmp_5', hls/conv.cpp:46) [104]  (1.77 ns)
	'and' operation ('tmp2', hls/conv.cpp:46) [105]  (0 ns)
	'and' operation ('or_cond6', hls/conv.cpp:46) [106]  (0.978 ns)

 <State 7>: 8.68ns
The critical path consists of the following:
	'add' operation ('tmp_35', hls/conv.cpp:47) [110]  (2.14 ns)
	'sub' operation ('tmp_37', hls/conv.cpp:47) [114]  (0 ns)
	'add' operation ('tmp_38', hls/conv.cpp:47) [115]  (4.05 ns)
	'add' operation ('image2_sum', hls/conv.cpp:47) [121]  (2.49 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', hls/conv.cpp:47) [123]  (0 ns)
	bus request on port 'mem' (hls/conv.cpp:47) [124]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [124]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [124]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [124]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [124]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [124]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [124]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' (hls/conv.cpp:47) [125]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [136]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [136]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [136]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [136]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [136]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:47) [136]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' (hls/conv.cpp:47) [137]  (8.75 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', hls/conv.cpp:47) [139]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', hls/conv.cpp:47) [139]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', hls/conv.cpp:47) [139]  (5.7 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', hls/conv.cpp:47) [139]  (5.7 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', hls/conv.cpp:47) [140]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', hls/conv.cpp:47) [140]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', hls/conv.cpp:47) [140]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', hls/conv.cpp:47) [140]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', hls/conv.cpp:47) [140]  (7.26 ns)

 <State 32>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', hls/conv.cpp:47) [143]  (1.77 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [175]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [175]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [175]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [175]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [175]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [175]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' (hls/conv.cpp:51) [176]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:51) [184]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus write on port 'mem' (hls/conv.cpp:51) [185]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:51) [186]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:51) [186]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:51) [186]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:51) [186]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:51) [186]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
