Analysis & Synthesis report for controlecooler
Sun Jun 18 19:27:07 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 18 19:27:07 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; controlecooler                                  ;
; Top-level Entity Name              ; TestLatch                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1                                               ;
;     Total combinational functions  ; 1                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 4                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; TestLatch          ; controlecooler     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; TestLatch.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/igormacedo/ufrn-sistemasdigitais/unidade3/TestLatch.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1     ;
;                                             ;       ;
; Total combinational functions               ; 1     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 4     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; inst  ;
; Maximum fan-out                             ; 2     ;
; Total fan-out                               ; 5     ;
; Average fan-out                             ; 1.00  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |TestLatch                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |TestLatch          ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; inst                                               ; enable              ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 18 19:27:05 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off controlecooler -c controlecooler
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file FrequencyDivider.bdf
    Info (12023): Found entity 1: FrequencyDivider
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter3.vhd
    Info (12022): Found design unit 1: lpm_counter3-SYN
    Info (12023): Found entity 1: lpm_counter3
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare1.vhd
    Info (12022): Found design unit 1: lpm_compare1-SYN
    Info (12023): Found entity 1: lpm_compare1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter4.vhd
    Info (12022): Found design unit 1: lpm_counter4-SYN
    Info (12023): Found entity 1: lpm_counter4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare2.vhd
    Info (12022): Found design unit 1: lpm_compare2-SYN
    Info (12023): Found entity 1: lpm_compare2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter5.vhd
    Info (12022): Found design unit 1: lpm_counter5-SYN
    Info (12023): Found entity 1: lpm_counter5
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare3.vhd
    Info (12022): Found design unit 1: lpm_compare3-SYN
    Info (12023): Found entity 1: lpm_compare3
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare4.vhd
    Info (12022): Found design unit 1: lpm_compare4-SYN
    Info (12023): Found entity 1: lpm_compare4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare5.vhd
    Info (12022): Found design unit 1: lpm_compare5-SYN
    Info (12023): Found entity 1: lpm_compare5
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare6.vhd
    Info (12022): Found design unit 1: lpm_compare6-SYN
    Info (12023): Found entity 1: lpm_compare6
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare7.vhd
    Info (12022): Found design unit 1: lpm_compare7-SYN
    Info (12023): Found entity 1: lpm_compare7
Info (12021): Found 1 design units, including 1 entities, in source file MainDesign.bdf
    Info (12023): Found entity 1: MainDesign
Info (12021): Found 1 design units, including 1 entities, in source file PWMGenerator.bdf
    Info (12023): Found entity 1: PWMGenerator
Info (12021): Found 1 design units, including 1 entities, in source file TimerKeeperCurve1.bdf
    Info (12023): Found entity 1: TimerKeeperCurve1
Info (12021): Found 1 design units, including 1 entities, in source file 5to3bits.bdf
    Info (12023): Found entity 1: 5to3bits
Info (12021): Found 1 design units, including 1 entities, in source file CurveValues.bdf
    Info (12023): Found entity 1: CurveValues
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0_lpm_constant_h19-RTL
    Info (12022): Found design unit 2: lpm_constant0-RTL
    Info (12023): Found entity 1: lpm_constant0_lpm_constant_h19
    Info (12023): Found entity 2: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info (12022): Found design unit 1: lpm_divide0-SYN
    Info (12023): Found entity 1: lpm_divide0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mult0.vhd
    Info (12022): Found design unit 1: lpm_mult0-SYN
    Info (12023): Found entity 1: lpm_mult0
Info (12021): Found 20 design units, including 10 entities, in source file altfp_convert0.vhd
    Info (12022): Found design unit 1: altfp_convert0_altbarrel_shift_7rf-RTL
    Info (12022): Found design unit 2: altfp_convert0_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 3: altfp_convert0_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_convert0_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 5: altfp_convert0_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 6: altfp_convert0_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 7: altfp_convert0_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 8: altfp_convert0_altpriority_encoder_rb6-RTL
    Info (12022): Found design unit 9: altfp_convert0_altfp_convert_tsm-RTL
    Info (12022): Found design unit 10: altfp_convert0-RTL
    Info (12023): Found entity 1: altfp_convert0_altbarrel_shift_7rf
    Info (12023): Found entity 2: altfp_convert0_altpriority_encoder_3v7
    Info (12023): Found entity 3: altfp_convert0_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_convert0_altpriority_encoder_6v7
    Info (12023): Found entity 5: altfp_convert0_altpriority_encoder_6e8
    Info (12023): Found entity 6: altfp_convert0_altpriority_encoder_bv7
    Info (12023): Found entity 7: altfp_convert0_altpriority_encoder_be8
    Info (12023): Found entity 8: altfp_convert0_altpriority_encoder_rb6
    Info (12023): Found entity 9: altfp_convert0_altfp_convert_tsm
    Info (12023): Found entity 10: altfp_convert0
Info (12021): Found 6 design units, including 3 entities, in source file altfp_div0.vhd
    Info (12022): Found design unit 1: altfp_div0_altfp_div_pst_f5f-RTL
    Info (12022): Found design unit 2: altfp_div0_altfp_div_f5h-RTL
    Info (12022): Found design unit 3: altfp_div0-RTL
    Info (12023): Found entity 1: altfp_div0_altfp_div_pst_f5f
    Info (12023): Found entity 2: altfp_div0_altfp_div_f5h
    Info (12023): Found entity 3: altfp_div0
Info (12021): Found 4 design units, including 2 entities, in source file altfp_mult0.vhd
    Info (12022): Found design unit 1: altfp_mult0_altfp_mult_njn-RTL
    Info (12022): Found design unit 2: altfp_mult0-RTL
    Info (12023): Found entity 1: altfp_mult0_altfp_mult_njn
    Info (12023): Found entity 2: altfp_mult0
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant1.vhd
    Info (12022): Found design unit 1: lpm_constant1_lpm_constant_r29-RTL
    Info (12022): Found design unit 2: lpm_constant1-RTL
    Info (12023): Found entity 1: lpm_constant1_lpm_constant_r29
    Info (12023): Found entity 2: lpm_constant1
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant2.vhd
    Info (12022): Found design unit 1: lpm_constant2_lpm_constant_039-RTL
    Info (12022): Found design unit 2: lpm_constant2-RTL
    Info (12023): Found entity 1: lpm_constant2_lpm_constant_039
    Info (12023): Found entity 2: lpm_constant2
Info (12021): Found 4 design units, including 2 entities, in source file altfp_mult1.vhd
    Info (12022): Found design unit 1: altfp_mult1_altfp_mult_njn-RTL
    Info (12022): Found design unit 2: altfp_mult1-RTL
    Info (12023): Found entity 1: altfp_mult1_altfp_mult_njn
    Info (12023): Found entity 2: altfp_mult1
Info (12021): Found 6 design units, including 3 entities, in source file altfp_div1.vhd
    Info (12022): Found design unit 1: altfp_div1_altfp_div_pst_g5f-RTL
    Info (12022): Found design unit 2: altfp_div1_altfp_div_f5h-RTL
    Info (12022): Found design unit 3: altfp_div1-RTL
    Info (12023): Found entity 1: altfp_div1_altfp_div_pst_g5f
    Info (12023): Found entity 2: altfp_div1_altfp_div_f5h
    Info (12023): Found entity 3: altfp_div1
Info (12021): Found 24 design units, including 12 entities, in source file altfp_convert1.vhd
    Info (12022): Found design unit 1: altfp_convert1_altbarrel_shift_grf-RTL
    Info (12022): Found design unit 2: altfp_convert1_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 3: altfp_convert1_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_convert1_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 5: altfp_convert1_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 6: altfp_convert1_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 7: altfp_convert1_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 8: altfp_convert1_altpriority_encoder_r08-RTL
    Info (12022): Found design unit 9: altfp_convert1_altpriority_encoder_rf8-RTL
    Info (12022): Found design unit 10: altfp_convert1_altpriority_encoder_qb6-RTL
    Info (12022): Found design unit 11: altfp_convert1_altfp_convert_dtm-RTL
    Info (12022): Found design unit 12: altfp_convert1-RTL
    Info (12023): Found entity 1: altfp_convert1_altbarrel_shift_grf
    Info (12023): Found entity 2: altfp_convert1_altpriority_encoder_3v7
    Info (12023): Found entity 3: altfp_convert1_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_convert1_altpriority_encoder_6v7
    Info (12023): Found entity 5: altfp_convert1_altpriority_encoder_6e8
    Info (12023): Found entity 6: altfp_convert1_altpriority_encoder_bv7
    Info (12023): Found entity 7: altfp_convert1_altpriority_encoder_be8
    Info (12023): Found entity 8: altfp_convert1_altpriority_encoder_r08
    Info (12023): Found entity 9: altfp_convert1_altpriority_encoder_rf8
    Info (12023): Found entity 10: altfp_convert1_altpriority_encoder_qb6
    Info (12023): Found entity 11: altfp_convert1_altfp_convert_dtm
    Info (12023): Found entity 12: altfp_convert1
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant3.vhd
    Info (12022): Found design unit 1: lpm_constant3_lpm_constant_h49-RTL
    Info (12022): Found design unit 2: lpm_constant3-RTL
    Info (12023): Found entity 1: lpm_constant3_lpm_constant_h49
    Info (12023): Found entity 2: lpm_constant3
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant4.vhd
    Info (12022): Found design unit 1: lpm_constant4_lpm_constant_o29-RTL
    Info (12022): Found design unit 2: lpm_constant4-RTL
    Info (12023): Found entity 1: lpm_constant4_lpm_constant_o29
    Info (12023): Found entity 2: lpm_constant4
Info (12021): Found 44 design units, including 22 entities, in source file altfp_add_sub0.vhd
    Info (12022): Found design unit 1: altfp_add_sub0_altbarrel_shift_h0e-RTL
    Info (12022): Found design unit 2: altfp_add_sub0_altbarrel_shift_n3g-RTL
    Info (12022): Found design unit 3: altfp_add_sub0_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 4: altfp_add_sub0_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 5: altfp_add_sub0_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 6: altfp_add_sub0_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 7: altfp_add_sub0_altpriority_encoder_eu8-RTL
    Info (12022): Found design unit 8: altfp_add_sub0_altpriority_encoder_ed9-RTL
    Info (12022): Found design unit 9: altfp_add_sub0_altpriority_encoder_pja-RTL
    Info (12022): Found design unit 10: altfp_add_sub0_altpriority_encoder_p2b-RTL
    Info (12022): Found design unit 11: altfp_add_sub0_altpriority_encoder_pu8-RTL
    Info (12022): Found design unit 12: altfp_add_sub0_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: altfp_add_sub0_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: altfp_add_sub0_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: altfp_add_sub0_altpriority_encoder_ii9-RTL
    Info (12022): Found design unit 16: altfp_add_sub0_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: altfp_add_sub0_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: altfp_add_sub0_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: altfp_add_sub0_altpriority_encoder_i39-RTL
    Info (12022): Found design unit 20: altfp_add_sub0_altpriority_encoder_cna-RTL
    Info (12022): Found design unit 21: altfp_add_sub0_altfp_add_sub_9ui-RTL
    Info (12022): Found design unit 22: altfp_add_sub0-RTL
    Info (12023): Found entity 1: altfp_add_sub0_altbarrel_shift_h0e
    Info (12023): Found entity 2: altfp_add_sub0_altbarrel_shift_n3g
    Info (12023): Found entity 3: altfp_add_sub0_altpriority_encoder_3v7
    Info (12023): Found entity 4: altfp_add_sub0_altpriority_encoder_3e8
    Info (12023): Found entity 5: altfp_add_sub0_altpriority_encoder_6v7
    Info (12023): Found entity 6: altfp_add_sub0_altpriority_encoder_6e8
    Info (12023): Found entity 7: altfp_add_sub0_altpriority_encoder_eu8
    Info (12023): Found entity 8: altfp_add_sub0_altpriority_encoder_ed9
    Info (12023): Found entity 9: altfp_add_sub0_altpriority_encoder_pja
    Info (12023): Found entity 10: altfp_add_sub0_altpriority_encoder_p2b
    Info (12023): Found entity 11: altfp_add_sub0_altpriority_encoder_pu8
    Info (12023): Found entity 12: altfp_add_sub0_altpriority_encoder_nh8
    Info (12023): Found entity 13: altfp_add_sub0_altpriority_encoder_qh8
    Info (12023): Found entity 14: altfp_add_sub0_altpriority_encoder_vh8
    Info (12023): Found entity 15: altfp_add_sub0_altpriority_encoder_ii9
    Info (12023): Found entity 16: altfp_add_sub0_altpriority_encoder_n28
    Info (12023): Found entity 17: altfp_add_sub0_altpriority_encoder_q28
    Info (12023): Found entity 18: altfp_add_sub0_altpriority_encoder_v28
    Info (12023): Found entity 19: altfp_add_sub0_altpriority_encoder_i39
    Info (12023): Found entity 20: altfp_add_sub0_altpriority_encoder_cna
    Info (12023): Found entity 21: altfp_add_sub0_altfp_add_sub_9ui
    Info (12023): Found entity 22: altfp_add_sub0
Info (12021): Found 44 design units, including 22 entities, in source file altfp_add_sub1.vhd
    Info (12022): Found design unit 1: altfp_add_sub1_altbarrel_shift_h0e-RTL
    Info (12022): Found design unit 2: altfp_add_sub1_altbarrel_shift_n3g-RTL
    Info (12022): Found design unit 3: altfp_add_sub1_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 4: altfp_add_sub1_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 5: altfp_add_sub1_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 6: altfp_add_sub1_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 7: altfp_add_sub1_altpriority_encoder_eu8-RTL
    Info (12022): Found design unit 8: altfp_add_sub1_altpriority_encoder_ed9-RTL
    Info (12022): Found design unit 9: altfp_add_sub1_altpriority_encoder_pja-RTL
    Info (12022): Found design unit 10: altfp_add_sub1_altpriority_encoder_p2b-RTL
    Info (12022): Found design unit 11: altfp_add_sub1_altpriority_encoder_pu8-RTL
    Info (12022): Found design unit 12: altfp_add_sub1_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: altfp_add_sub1_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: altfp_add_sub1_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: altfp_add_sub1_altpriority_encoder_ii9-RTL
    Info (12022): Found design unit 16: altfp_add_sub1_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: altfp_add_sub1_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: altfp_add_sub1_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: altfp_add_sub1_altpriority_encoder_i39-RTL
    Info (12022): Found design unit 20: altfp_add_sub1_altpriority_encoder_cna-RTL
    Info (12022): Found design unit 21: altfp_add_sub1_altfp_add_sub_avi-RTL
    Info (12022): Found design unit 22: altfp_add_sub1-RTL
    Info (12023): Found entity 1: altfp_add_sub1_altbarrel_shift_h0e
    Info (12023): Found entity 2: altfp_add_sub1_altbarrel_shift_n3g
    Info (12023): Found entity 3: altfp_add_sub1_altpriority_encoder_3v7
    Info (12023): Found entity 4: altfp_add_sub1_altpriority_encoder_3e8
    Info (12023): Found entity 5: altfp_add_sub1_altpriority_encoder_6v7
    Info (12023): Found entity 6: altfp_add_sub1_altpriority_encoder_6e8
    Info (12023): Found entity 7: altfp_add_sub1_altpriority_encoder_eu8
    Info (12023): Found entity 8: altfp_add_sub1_altpriority_encoder_ed9
    Info (12023): Found entity 9: altfp_add_sub1_altpriority_encoder_pja
    Info (12023): Found entity 10: altfp_add_sub1_altpriority_encoder_p2b
    Info (12023): Found entity 11: altfp_add_sub1_altpriority_encoder_pu8
    Info (12023): Found entity 12: altfp_add_sub1_altpriority_encoder_nh8
    Info (12023): Found entity 13: altfp_add_sub1_altpriority_encoder_qh8
    Info (12023): Found entity 14: altfp_add_sub1_altpriority_encoder_vh8
    Info (12023): Found entity 15: altfp_add_sub1_altpriority_encoder_ii9
    Info (12023): Found entity 16: altfp_add_sub1_altpriority_encoder_n28
    Info (12023): Found entity 17: altfp_add_sub1_altpriority_encoder_q28
    Info (12023): Found entity 18: altfp_add_sub1_altpriority_encoder_v28
    Info (12023): Found entity 19: altfp_add_sub1_altpriority_encoder_i39
    Info (12023): Found entity 20: altfp_add_sub1_altpriority_encoder_cna
    Info (12023): Found entity 21: altfp_add_sub1_altfp_add_sub_avi
    Info (12023): Found entity 22: altfp_add_sub1
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant5.vhd
    Info (12022): Found design unit 1: lpm_constant5_lpm_constant_q49-RTL
    Info (12022): Found design unit 2: lpm_constant5-RTL
    Info (12023): Found entity 1: lpm_constant5_lpm_constant_q49
    Info (12023): Found entity 2: lpm_constant5
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant6.vhd
    Info (12022): Found design unit 1: lpm_constant6_lpm_constant_339-RTL
    Info (12022): Found design unit 2: lpm_constant6-RTL
    Info (12023): Found entity 1: lpm_constant6_lpm_constant_339
    Info (12023): Found entity 2: lpm_constant6
Info (12021): Found 6 design units, including 3 entities, in source file altfp_convert2.vhd
    Info (12022): Found design unit 1: altfp_convert2_altbarrel_shift_drf-RTL
    Info (12022): Found design unit 2: altfp_convert2_altfp_convert_tsm-RTL
    Info (12022): Found design unit 3: altfp_convert2-RTL
    Info (12023): Found entity 1: altfp_convert2_altbarrel_shift_drf
    Info (12023): Found entity 2: altfp_convert2_altfp_convert_tsm
    Info (12023): Found entity 3: altfp_convert2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare8.vhd
    Info (12022): Found design unit 1: lpm_compare8-SYN
    Info (12023): Found entity 1: lpm_compare8
Info (12021): Found 1 design units, including 1 entities, in source file ClockDividerTest.bdf
    Info (12023): Found entity 1: ClockDividerTest
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare9.vhd
    Info (12022): Found design unit 1: lpm_compare9-SYN
    Info (12023): Found entity 1: lpm_compare9
Info (12021): Found 1 design units, including 1 entities, in source file TestLatch.bdf
    Info (12023): Found entity 1: TestLatch
Info (12127): Elaborating entity "TestLatch" for the top level hierarchy
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 671 megabytes
    Info: Processing ended: Sun Jun 18 19:27:07 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


