--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/nfs4/merkurius.ita.chalmers.se/sw/sup/xil/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-v 25 leon3mp.ncd leon3mp.pcf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk27 = PERIOD TIMEGRP "clk27" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk27 = PERIOD TIMEGRP "clk27" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.670ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.330ns (187.617MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clkgen0/xc3s.v/dll0/CLKFX
  Logical resource: clkgen0/xc3s.v/dll0/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clkgen0/xc3s.v/clk0B
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: clkgen0/xc3s.v/dll0/CLKFX
  Logical resource: clkgen0/xc3s.v/dll0/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clkgen0/xc3s.v/clk0B
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
"clkgen0_xc3s_v_clk0B" TS_clk27 / 0.5         HIGH 50%;

 22612543 paths analyzed, 22245 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.609ns.
--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT19  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN19   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_19
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT29  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN29   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_29
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT28  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN28   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_28
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT27  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN27   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_27
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT26  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN26   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_26
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT25  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN25   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_25
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT24  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN24   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_24
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT23  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN23   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_23
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT22  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN22   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_22
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT21  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN21   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_21
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT20  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN20   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_20
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT2   Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN2    net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_2
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT9   Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT18  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN18   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_18
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT17  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN17   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_17
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT16  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN16   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_16
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT15  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN15   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_15
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT14  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN14   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_14
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT13  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN13   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_13
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT12  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN12   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_12
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT11  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN11   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_11
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT10  Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN10   net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_10
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT1   Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN1    net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_1
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT0   Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN0    net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_0
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.456 - 0.497)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8 to leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y71.AQ      Tcko                  0.447   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(11)
                                                       leon3gen.cpu[0].u0/p0/iu0/r_x_data_0_8
    SLICE_X59Y95.B1      net (fanout=6)        2.526   leon3gen.cpu[0].u0/p0/iu0/r_x_data_0(8)
    SLICE_X59Y95.B       Tilo                  0.259   leon3gen.cpu[0].u0/p0/mgen.div0/r_x(10)
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_comb.ex_op1311
    DSP48_X1Y17.A8       net (fanout=13)       2.513   leon3gen.cpu[0].u0/p0/divi_op1(8)
    DSP48_X1Y17.P40      Tdspdo_A_P            3.346   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y18.C23      net (fanout=1)        1.428   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P40_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y18.PCOUT3   Tdspdo_C_PCOUT        2.689   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y19.PCIN3    net (fanout=1)        0.002   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_3
    DSP48_X1Y19.P18      Tdspdo_PCIN_P         2.264   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y20.C1       net (fanout=1)        1.559   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P18_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y20.CLK      Tdspdck_C_PREG        2.200   leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (11.205ns logic, 8.028ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_clk27 / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: inst_dcm0/CLKIN
  Logical resource: inst_dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: inst_dcm0/CLKIN
  Logical resource: inst_dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKA
  Location pin: RAMB16_X2Y38.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKB
  Location pin: RAMB16_X2Y38.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Location pin: RAMB16_X3Y28.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Location pin: RAMB16_X1Y44.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Location pin: RAMB16_X1Y44.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/CLKA
  Location pin: RAMB16_X3Y38.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r/CLKA
  Location pin: RAMB16_X3Y36.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKB
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKB
  Location pin: RAMB16_X1Y34.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/tbmem_gen.tbmem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/tbmem_gen.tbmem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.cpu[0].u0/tbmem_gen.tbmem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/tbmem_gen.tbmem0/mem0[1].ram0/s64.xc2v.x0/a8.r0/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/CLKA
  Location pin: RAMB16_X3Y32.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X1Y32.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200_0 = PERIOD TIMEGRP "clk200_0" 
TS_clkgen0_xc3s_v_clk0B / 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200_0 = PERIOD TIMEGRP "clk200_0" TS_clkgen0_xc3s_v_clk0B / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.148ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.148ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKFBOUT
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clkfbout_clkfbin
--------------------------------------------------------------------------------
Slack: 17.501ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 47.630ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 47.630ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKFBOUT
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clkfbout_clkfbin
--------------------------------------------------------------------------------
Slack: 300.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 317.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 317.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 =      
   PERIOD TIMEGRP         
"mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"         
TS_clk200_0 / 0.25 HIGH 50%;

 9257 paths analyzed, 1295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.219ns.
--------------------------------------------------------------------------------
Slack:                  11.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (1.928ns logic, 5.949ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  11.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (1.928ns logic, 5.955ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  11.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.315   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (1.908ns logic, 5.949ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  11.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.856ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.314   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.856ns (1.907ns logic, 5.949ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  11.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.862ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.314   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.862ns (1.907ns logic, 5.955ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  11.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.838ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.296   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (1.889ns logic, 5.949ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.844ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.296   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (1.889ns logic, 5.955ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.BQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X4Y101.D4      net (fanout=7)        0.961   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(5)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.928ns logic, 5.687ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.BQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X4Y101.D4      net (fanout=7)        0.961   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(5)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (1.928ns logic, 5.693ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.CQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X4Y101.D6      net (fanout=9)        0.959   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (1.928ns logic, 5.685ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.CQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X4Y101.D6      net (fanout=9)        0.959   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (1.928ns logic, 5.691ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.BQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X4Y101.D4      net (fanout=7)        0.961   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(5)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.315   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (1.908ns logic, 5.687ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.594ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.BQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X4Y101.D4      net (fanout=7)        0.961   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(5)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.314   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (1.907ns logic, 5.687ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.CQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X4Y101.D6      net (fanout=9)        0.959   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.315   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (1.908ns logic, 5.685ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.BQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X4Y101.D4      net (fanout=7)        0.961   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(5)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.314   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (1.907ns logic, 5.693ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.592ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.CQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X4Y101.D6      net (fanout=9)        0.959   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.314   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.592ns (1.907ns logic, 5.685ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.CQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X4Y101.D6      net (fanout=9)        0.959   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.314   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (1.907ns logic, 5.691ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.BQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X4Y101.D4      net (fanout=7)        0.961   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(5)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.296   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (1.889ns logic, 5.687ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.BQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X4Y101.D4      net (fanout=7)        0.961   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(5)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.296   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (1.889ns logic, 5.693ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.CQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X4Y101.D6      net (fanout=9)        0.959   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.296   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (1.889ns logic, 5.685ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.CQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X4Y101.D6      net (fanout=9)        0.959   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X3Y104.C2      net (fanout=3)        0.998   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X3Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIUDQSDEC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D5      net (fanout=4)        1.175   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_306_o_MUX_4067_o11
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.296   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (1.889ns logic, 5.691ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.393ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X2Y99.C4       net (fanout=3)        0.275   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X2Y99.C        Tilo                  0.204   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X7Y104.D3      net (fanout=3)        1.469   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (1.873ns logic, 5.520ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.399ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X2Y99.C4       net (fanout=3)        0.275   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X2Y99.C        Tilo                  0.204   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X7Y104.D3      net (fanout=3)        1.469   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y103.CE      net (fanout=2)        0.818   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y103.CLK     Tceck                 0.335   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (1.873ns logic, 5.526ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.373ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X2Y99.C4       net (fanout=3)        0.275   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X2Y99.C        Tilo                  0.204   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X7Y104.D3      net (fanout=3)        1.469   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.315   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.853ns logic, 5.520ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.408   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X4Y101.D1      net (fanout=7)        1.223   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(4)
    SLICE_X4Y101.D       Tilo                  0.205   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY(6)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X2Y99.B3       net (fanout=1)        0.926   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X2Y99.B        Tilo                  0.203   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X2Y99.C4       net (fanout=3)        0.275   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X2Y99.C        Tilo                  0.204   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X7Y104.D3      net (fanout=3)        1.469   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X7Y104.D       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C1      net (fanout=1)        0.815   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
    SLICE_X7Y104.C       Tilo                  0.259   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv1
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv2
    SLICE_X0Y102.CE      net (fanout=2)        0.812   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1393_inv
    SLICE_X0Y102.CLK     Tceck                 0.314   mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)
                                                       mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (1.852ns logic, 5.520ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 =
        PERIOD TIMEGRP
        "mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_clk200_0 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y81.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X0Y102.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CK
  Location pin: SLICE_X0Y102.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CK
  Location pin: SLICE_X0Y102.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CK
  Location pin: SLICE_X0Y102.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X0Y75.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X0Y75.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X0Y75.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(3)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X0Y75.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X0Y76.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X0Y76.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X0Y76.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(7)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X0Y76.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(11)/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X0Y77.CLK
  Clock network: mig_gen.ddrc/MCB_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER(11)/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X0Y77.SR
  Clock network: mig_gen.ddrc/MCB_inst/c3_async_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD        
 TIMEGRP "mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_180_0"         
TS_clk200_0 / 2 PHASE 1.25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD
        TIMEGRP "mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_180_0"
        TS_clk200_0 / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: mig_gen.ddrc/MCB_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP  
       "mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_0_0"         
TS_clk200_0 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk_2x_0_0"
        TS_clk200_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: mig_gen.ddrc/MCB_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD      
   TIMEGRP         
"mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk0_bufg_in_0"         
TS_clk200_0 / 0.125 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD
        TIMEGRP
        "mig_gen_ddrc_MCB_inst_memc3_infrastructure_inst_clk0_bufg_in_0"
        TS_clk200_0 / 0.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 39.606ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/powerup_pll_locked/CLK
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/powerup_pll_locked/CK
  Location pin: SLICE_X5Y75.CLK
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/clk0_bufg
--------------------------------------------------------------------------------
Slack: 39.606ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/powerup_pll_locked/SR
  Logical resource: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/powerup_pll_locked/SR
  Location pin: SLICE_X5Y75.SR
  Clock network: mig_gen.ddrc/MCB_inst/memc3_infrastructure_inst/sys_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk27
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk27                       |     10.000ns|      5.340ns|      9.805ns|            0|            0|            0|     22621800|
| TS_clkgen0_xc3s_v_clk0B       |     20.000ns|     19.609ns|     11.992ns|            0|            0|     22612543|         9257|
|  TS_clk200_0                  |      5.000ns|      2.800ns|      2.998ns|            0|            0|            0|         9257|
|   TS_mig_gen_ddrc_MCB_inst_mem|     20.000ns|      8.219ns|          N/A|            0|            0|         9257|            0|
|   c3_infrastructure_inst_mcb_d|             |             |             |             |             |             |             |
|   rp_clk_bufg_in_0            |             |             |             |             |             |             |             |
|   TS_mig_gen_ddrc_MCB_inst_mem|      2.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|   c3_infrastructure_inst_clk_2|             |             |             |             |             |             |             |
|   x_180_0                     |             |             |             |             |             |             |             |
|   TS_mig_gen_ddrc_MCB_inst_mem|      2.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|   c3_infrastructure_inst_clk_2|             |             |             |             |             |             |             |
|   x_0_0                       |             |             |             |             |             |             |             |
|   TS_mig_gen_ddrc_MCB_inst_mem|     40.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|   c3_infrastructure_inst_clk0_|             |             |             |             |             |             |             |
|   bufg_in_0                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk27
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk27          |   19.609|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22621800 paths, 0 nets, and 54812 connections

Design statistics:
   Minimum period:  19.609ns{1}   (Maximum frequency:  50.997MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 27 13:02:21 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 527 MB



