// Seed: 2534811292
module module_0;
  assign module_1.type_0 = 0;
  assign id_2 = -1;
  module_4 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_15 = 0;
  assign id_1 = id_1;
  wire id_3;
  assign module_2.id_4 = 0;
  logic [7:0] id_4 = id_4;
  assign id_2 = id_4[1];
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0
);
  id_2(
      id_0
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3 = 1, id_4;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_14 = 1 * -1, id_15;
  assign id_13 = -1 ^ id_6;
  assign id_4  = id_6;
endmodule
