--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml hex_counter_segment.twx hex_counter_segment.ncd -o
hex_counter_segment.twr hex_counter_segment.pcf -ucf hex_counter_segment.ucf

Design file:              hex_counter_segment.ncd
Physical constraint file: hex_counter_segment.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.636(R)|      FAST  |    1.384(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led_count<0>|         9.371(R)|      SLOW  |         3.451(R)|      FAST  |clk_BUFGP         |   0.000|
led_count<1>|         9.167(R)|      SLOW  |         3.364(R)|      FAST  |clk_BUFGP         |   0.000|
led_count<2>|         9.544(R)|      SLOW  |         3.569(R)|      FAST  |clk_BUFGP         |   0.000|
led_count<3>|         9.261(R)|      SLOW  |         3.404(R)|      FAST  |clk_BUFGP         |   0.000|
segment<0>  |        10.768(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
segment<1>  |        10.506(R)|      SLOW  |         3.857(R)|      FAST  |clk_BUFGP         |   0.000|
segment<2>  |        10.001(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
segment<3>  |        10.266(R)|      SLOW  |         3.796(R)|      FAST  |clk_BUFGP         |   0.000|
segment<4>  |        10.320(R)|      SLOW  |         3.794(R)|      FAST  |clk_BUFGP         |   0.000|
segment<5>  |        10.522(R)|      SLOW  |         3.905(R)|      FAST  |clk_BUFGP         |   0.000|
segment<6>  |         9.724(R)|      SLOW  |         3.483(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 22 15:08:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



