**#365days of Verilog from beginner to RTL Level**
# HDLbits 
It is meant to serve as a learning resource and my personal log of progress in mastering RTL (Register Transfer Level) design using Verilog.

Practice problems and solutions from HDLBits â€” Verilog exercises for mastering digital design using Hardware Description Languages.

# HDLbits Practice â€“ Verilog Solutions

This repository contains my solutions to the [HDLBits](https://hdlbits.01xz.net/) online problem set, a comprehensive platform for learning and practicing digital logic design using **Verilog HDL**.



HDLBits is highly recommended for beginners and intermediate learners aiming to strengthen their grasp of RTL design, combinational and sequential logic, FSMs, and Verilog programming.

---

## ğŸ“š Topics Covered

âœ”ï¸ Basic Gates  
âœ”ï¸ Combinational Logic  
âœ”ï¸ Multiplexers and Demultiplexers  
âœ”ï¸ Latches and Flip-Flops  
âœ”ï¸ Counters and Shift Registers  
âœ”ï¸ Finite State Machines (FSMs)  
âœ”ï¸ Structural Modeling  
âœ”ï¸ Modules and Hierarchy  
âœ”ï¸ Timing, Clocks, and Simulation  
âœ”ï¸ Dataflow and Behavioral Modeling  
âœ”ï¸ Parameterized Modules  
âœ”ï¸ VCD Generation and Waveform Analysis

---

## ğŸ› ï¸ Tools Used

- Verilog HDL â€“ Hardware description language for modeling
- Icarus Verilog / Vivado / ModelSim â€“ For simulation and testing
- GTKWave / EPWave â€“ For waveform viewing
- VS Code / Quartus / EDA Playground â€“ Code editing and simulation

---

## ğŸ“ Repository Structure

```bash
HDLbits/
â”œâ”€â”€ combinational/
â”‚   â”œâ”€â”€ add.v
â”‚   â”œâ”€â”€ mux2to1.v
â”‚   â””â”€â”€ ...
â”œâ”€â”€ sequential/
â”‚   â”œâ”€â”€ dff.v
â”‚   â”œâ”€â”€ tff.v
â”‚   â””â”€â”€ ...
â”œâ”€â”€ fsm/
â”‚   â”œâ”€â”€ mealy_detector.v
â”‚   â”œâ”€â”€ moore_detector.v
â”‚   â””â”€â”€ ...
â”œâ”€â”€ testbenches/
â”‚   â””â”€â”€ *.tb.v
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE

