{
	"cells": [
		{
			"id": 14,
			"tex": "2.4",
			"content": [
				"2.4"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 0,
			"tex": "",
			"content": [],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 4,
			"tex": "",
			"content": [],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 22,
			"tex": "4 flops/cycle",
			"content": [
				"4",
				"\ufb02ops/cycle"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 31,
			"tex": "L2 Cache",
			"content": [
				"L2",
				"Cache"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 26,
			"tex": "64 kB",
			"content": [
				"64",
				"kB"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 25,
			"tex": "32 kB",
			"content": [
				"32",
				"kB"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 44,
			"tex": "2",
			"content": [
				"2"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 30,
			"tex": "8 banks, dual ported",
			"content": [
				"8",
				"banks,",
				"dual",
				"ported"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 21,
			"tex": "4 flops/cycle",
			"content": [
				"4",
				"\ufb02ops/cycle"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 58,
			"tex": "12,8",
			"content": [
				"12,8"
			],
			"start_row": 14,
			"end_row": 14,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 20,
			"tex": "4 flops/cycle",
			"content": [
				"4",
				"\ufb02ops/cycle"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 57,
			"tex": "25,6",
			"content": [
				"25,6"
			],
			"start_row": 14,
			"end_row": 14,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 27,
			"tex": "Parallelism",
			"content": [
				"Parallelism"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 56,
			"tex": "12,8",
			"content": [
				"12,8"
			],
			"start_row": 14,
			"end_row": 14,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 28,
			"tex": "4 banks, dual ported",
			"content": [
				"4",
				"banks,",
				"dual",
				"ported"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 9,
			"tex": "",
			"content": [],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 55,
			"tex": "Bandwidth [GB/s]",
			"content": [
				"Bandwidth",
				"[GB/s]"
			],
			"start_row": 14,
			"end_row": 14,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 10,
			"tex": "",
			"content": [],
			"start_row": 2,
			"end_row": 2,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 54,
			"tex": "16",
			"content": [
				"16"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 42,
			"tex": "DDR2-800",
			"content": [
				"DDR2-800"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 11,
			"tex": "Clock [GHz]",
			"content": [
				"Clock",
				"[GHz]"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 53,
			"tex": "24",
			"content": [
				"24"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 12,
			"tex": "2.83",
			"content": [
				"2.83"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 52,
			"tex": "16",
			"content": [
				"16"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 13,
			"tex": "2.67",
			"content": [
				"2.67"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 51,
			"tex": "Bytes/ clock",
			"content": [
				"Bytes/",
				"clock"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 15,
			"tex": "Throughput",
			"content": [
				"Throughput"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 50,
			"tex": "800",
			"content": [
				"800"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 16,
			"tex": "4 ops",
			"content": [
				"4",
				"ops"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 49,
			"tex": "1066",
			"content": [
				"1066"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 17,
			"tex": "4 ops",
			"content": [
				"4",
				"ops"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 41,
			"tex": "DDR3-1066",
			"content": [
				"DDR3-1066"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 48,
			"tex": "800",
			"content": [
				"800"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 23,
			"tex": "L1 Cache",
			"content": [
				"L1",
				"Cache"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 47,
			"tex": "Memory clock [MHz]",
			"content": [
				"Memory",
				"clock",
				"[MHz]"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 5,
			"tex": "Intel Core2 Q9550",
			"content": [
				"Intel",
				"Core2",
				"Q9550"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 19,
			"tex": "Peak FP rate MultAdd",
			"content": [
				"Peak",
				"FP",
				"rate",
				"MultAdd"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 3,
			"tex": "Shanghai",
			"content": [
				"Shanghai"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 18,
			"tex": "3 ops",
			"content": [
				"3",
				"ops"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 24,
			"tex": "32 kB",
			"content": [
				"32",
				"kB"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 29,
			"tex": "4 banks, dual ported",
			"content": [
				"4",
				"banks,",
				"dual",
				"ported"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 43,
			"tex": "Channels",
			"content": [
				"Channels"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 37,
			"tex": "8 MB (inclusive)",
			"content": [
				"8",
				"MB",
				"(inclusive)"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 36,
			"tex": "-",
			"content": [
				"-"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 35,
			"tex": "L3 Cache (shared)",
			"content": [
				"L3",
				"Cache",
				"(shared)"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 34,
			"tex": "4x512 KB (exclusive)",
			"content": [
				"4x512",
				"KB",
				"(exclusive)"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 33,
			"tex": "4x256 KB",
			"content": [
				"4x256",
				"KB"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 1,
			"tex": "Core 2",
			"content": [
				"Core",
				"2"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 32,
			"tex": "2x6 MB (inclusive)",
			"content": [
				"2x6",
				"MB",
				"(inclusive)"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 40,
			"tex": "DDR2-800",
			"content": [
				"DDR2-800"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 39,
			"tex": "Main Memory",
			"content": [
				"Main",
				"Memory"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 2,
			"tex": "Nehalem",
			"content": [
				"Nehalem"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 8,
			"tex": "Execution Core",
			"content": [
				"Execution",
				"Core"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 38,
			"tex": "6 MB (exclusive)",
			"content": [
				"6",
				"MB",
				"(exclusive)"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 7,
			"tex": "AMD Opteron 2378",
			"content": [
				"AMD",
				"Opteron",
				"2378"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 46,
			"tex": "2",
			"content": [
				"2"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 6,
			"tex": "Intel i7 920",
			"content": [
				"Intel",
				"i7",
				"920"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 45,
			"tex": "3",
			"content": [
				"3"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 2,
			"end_col": 2
		}
	]
}