
*** Running vivado
    with args -log design_1_My_Counter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_My_Counter_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_My_Counter_0_0.tcl -notrace
Command: synth_design -top design_1_My_Counter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 355.066 ; gain = 145.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_My_Counter_0_0' [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ip/design_1_My_Counter_0_0/synth/design_1_My_Counter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'My_Counter_v1_0' [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0.v:4]
	Parameter COUNTER_MAX bound to: 128 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'My_Counter_v1_0_S00_AXI' [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0_S00_AXI.v:4]
	Parameter COUNTER_MAX bound to: 65535 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0_S00_AXI.v:224]
INFO: [Synth 8-226] default block is never used [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0_S00_AXI.v:365]
INFO: [Synth 8-256] done synthesizing module 'My_Counter_v1_0_S00_AXI' (1#1) [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'My_Counter_v1_0_S00_AXI_inst' of module 'My_Counter_v1_0_S00_AXI' requires 23 connections, but only 22 given [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0.v:51]
WARNING: [Synth 8-3848] Net Count_Value in module/entity My_Counter_v1_0 does not have driver. [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0.v:19]
INFO: [Synth 8-256] done synthesizing module 'My_Counter_v1_0' (2#1) [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6234/hdl/My_Counter_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_My_Counter_0_0' (3#1) [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ip/design_1_My_Counter_0_0/synth/design_1_My_Counter_0_0.v:57]
WARNING: [Synth 8-3331] design My_Counter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design My_Counter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design My_Counter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design My_Counter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design My_Counter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design My_Counter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[31]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[30]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[29]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[28]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[27]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[26]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[25]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[24]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[23]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[22]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[21]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[20]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[19]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[18]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[17]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[16]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[15]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[14]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[13]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[12]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[11]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[10]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[9]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[8]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[7]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[6]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[5]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[4]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[3]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[2]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[1]
WARNING: [Synth 8-3331] design My_Counter_v1_0 has unconnected port Count_Value[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 392.328 ; gain = 182.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 392.328 ; gain = 182.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 681.441 ; gain = 0.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module My_Counter_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[31]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[30]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[29]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[28]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[27]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[26]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[25]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[24]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[23]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[22]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[21]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[20]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[19]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[18]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[17]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[16]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[15]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[14]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[13]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[12]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[11]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[10]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[9]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[8]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[7]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[6]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[5]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[4]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[3]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[2]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[1]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port Count_Value[0]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_My_Counter_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/My_Counter_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/My_Counter_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_Counter_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/My_Counter_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/My_Counter_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_Counter_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/My_Counter_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_My_Counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Counter_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_My_Counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Counter_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_My_Counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Counter_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_My_Counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Counter_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_My_Counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Counter_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_My_Counter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    33|
|3     |LUT2   |     2|
|4     |LUT3   |     3|
|5     |LUT4   |    16|
|6     |LUT5   |     2|
|7     |LUT6   |    33|
|8     |FDRE   |   237|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   334|
|2     |  inst                           |My_Counter_v1_0         |   334|
|3     |    My_Counter_v1_0_S00_AXI_inst |My_Counter_v1_0_S00_AXI |   334|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 681.441 ; gain = 113.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 681.441 ; gain = 471.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 681.441 ; gain = 402.188
INFO: [Common 17-1381] The checkpoint 'C:/Studienarbeit_Final/Final_Design/Final_Design.runs/design_1_My_Counter_0_0_synth_1/design_1_My_Counter_0_0.dcp' has been generated.
