package framework.system.core.accelerator

import chisel3._
import chisel3.util.{Decoupled, HasBlackBoxInline}
import org.chipsalliance.cde.config.Field
import framework.system.core.rocket.RoCCCommandBB

/** Enables the Verilator-only rushB command source at elaboration time. */
case object BuckyballRushBKey extends Field[Boolean](false)

/** rushB ABI ID: tile ID in the high half, local Core index below it. */
object RushBCoreId {
  private val LocalIdBits = 16
  private val LocalIdMask = (1 << LocalIdBits) - 1

  def apply(tileId: Int, localIndex: Int): Int = {
    require(tileId >= 0 && tileId < (1 << LocalIdBits), s"tile ID does not fit rushB ABI: $tileId")
    require(localIndex >= 0 && localIndex <= LocalIdMask, s"Core index does not fit rushB ABI: $localIndex")
    (tileId << LocalIdBits) | localIndex
  }

}

/**
 * Stable DPI boundary for host-driven RTL simulation.
 *
 * One instance is created for every RushB-capable Core. The Core ID is an ABI
 * identifier, not a hart ID: heterogeneous systems may assign arbitrary hart
 * IDs and may give individual Cores different configs.
 */
class RushBCommandDPI(coreId: Int, xLen: Int)
    extends BlackBox(Map(
      "CORE_ID" -> coreId,
      "XLEN"    -> xLen
    ))
    with HasBlackBoxInline {

  val io = IO(new Bundle {
    val clock   = Input(Clock())
    val ready   = Input(Bool())
    val retired = Input(Bool())
    val valid   = Output(Bool())
    val funct   = Output(UInt(7.W))
    val rs1Data = Output(UInt(xLen.W))
    val rs2Data = Output(UInt(xLen.W))
  })

  setInline(
    "RushBCommandDPI.v",
    """
      |module RushBCommandDPI #(
      |  parameter integer CORE_ID = 0,
      |  parameter integer XLEN = 64
      |)(
      |  input clock, input ready, input retired,
      |  output bit valid,
      |  output logic [6:0] funct,
      |  output logic [XLEN-1:0] rs1Data, output logic [XLEN-1:0] rs2Data
      |);
      |  import "DPI-C" function void verilator_rushb_peek(
      |    input int core_id,
      |    output bit valid,
      |    output longint unsigned xs1_data,
      |    output longint unsigned xs2_data,
      |    output int unsigned funct);
      |  import "DPI-C" function void verilator_rushb_accept(input int core_id);
      |  import "DPI-C" function void verilator_rushb_observe(
      |    input int core_id, input bit valid, input bit ready);
      |  import "DPI-C" function void verilator_rushb_report(
      |    input int core_id, input bit retired);
      |
      |  bit accept_pending = 1'b0;
      |  int unsigned dpi_funct;
      |
      |  always @(posedge clock) begin
      |    verilator_rushb_observe(CORE_ID, valid, ready);
      |    accept_pending <= valid && ready;
      |    verilator_rushb_report(CORE_ID, retired);
      |  end
      |
      |  always @(negedge clock) begin
      |    if (accept_pending) begin
      |      verilator_rushb_accept(CORE_ID);
      |      accept_pending <= 1'b0;
      |      valid = 1'b0;
      |    end else if (!valid) begin
      |      // DPI calls mutate C++ state without creating an RTL event. Load a
      |      // one-entry register on the falling edge, so command bits are
      |      // stable for the full following sampling edge.
      |      verilator_rushb_peek(CORE_ID, valid, rs1Data, rs2Data, dpi_funct);
      |      funct = dpi_funct[6:0];
      |    end
      |  end
      |
      |  initial begin
      |    valid = 1'b0;
      |    rs1Data = '0;
      |    rs2Data = '0;
      |    funct = '0;
      |  end
      |endmodule
      |""".stripMargin
  )
}

class RushBCommandBridge(coreId: Int, xLen: Int) extends Module {

  val io = IO(new Bundle {
    val cmd     = Decoupled(new RoCCCommandBB(xLen))
    val retired = Input(Bool())
  })

  val dpi = Module(new RushBCommandDPI(coreId, xLen))
  dpi.io.clock   := clock
  dpi.io.ready   := io.cmd.ready
  dpi.io.retired := io.retired

  io.cmd.valid         := dpi.io.valid
  io.cmd.bits.raw_inst := 0.U
  io.cmd.bits.pc       := 0.U
  io.cmd.bits.funct    := dpi.io.funct
  io.cmd.bits.funct3   := "b011".U
  io.cmd.bits.rs2      := 0.U
  io.cmd.bits.rs1      := 0.U
  io.cmd.bits.xd       := false.B
  io.cmd.bits.xs1      := true.B
  io.cmd.bits.xs2      := true.B
  io.cmd.bits.rd       := 0.U
  io.cmd.bits.opcode   := "h7b".U
  io.cmd.bits.rs1Data  := dpi.io.rs1Data
  io.cmd.bits.rs2Data  := dpi.io.rs2Data
}
