#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jul  2 17:59:17 2022
# Process ID: 452152
# Current directory: O:/KV260/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --gui 1
# Log file: O:/KV260/v_log/vivado.log
# Journal file: O:/KV260/v_log\vivado.jou
# Running On: ASUS, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 8, Host memory: 34222 MB
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
INFO:(TE) Load SDSoC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           KV260 
  TE::VPROJ_PATH:           O:/KV260/vivado 
  TE::VLABPROJ_PATH:        O:/KV260/vivado_lab 
  TE::BOARDDEF_PATH:        O:/KV260/board_files 
  TE::FIRMWARE_PATH:        O:/KV260/firmware 
  TE::IP_PATH:              O:/KV260/ip_lib 
  TE::BD_PATH:              O:/KV260/block_design 
  TE::XDC_PATH:             O:/KV260/constraints 
  TE::HDL_PATH:             O:/KV260/hdl 
  TE::SET_PATH:             O:/KV260/settings 
  TE::PETALINUX_PATH:				O:/KV260/os/petalinux 
  TE::WORKSPACE_HSI_PATH:   O:/KV260/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   O:/KV260/workspace/sdk 
  TE::LIB_PATH:             O:/KV260/sw_lib 
  TE::SCRIPT_PATH:          O:/KV260/scripts 
  TE::DOC_PATH:             O:/KV260/doc 
  TE::PREBUILT_BI_PATH:     O:/KV260/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     O:/KV260/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     O:/KV260/prebuilt/software 
  TE::PREBUILT_OS_PATH:     O:/KV260/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: O:/KV260/../export 
  TE::LOG_PATH:             O:/KV260/v_log 
  TE::BACKUP_PATH:          O:/KV260/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::XRT_PATH:             O:/KV260/xrt 
  TE::XRT_USED:             false 
  TE::SDSOC_PATH:           O:/KV260/../SDSoC_PFM 
  TE::ADD_SD_PATH:          O:/KV260/misc/sd 
  TE::TMP_PATH:             O:/KV260/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --gui
INFO:(TE) Parameter Option Value: 1
-----------------------------------------------------------------------
INFO: [TE_INIT-129] Run TE::INIT::run_project NA 0 1 0
INFO: [TE_INIT-0] Script Info:
  Xilinx Directory:                           C:/Xilinx
  Vivado Version:                             Vivado v2022.1 (64-bit)
  TE Script Version:                          2020.2.9
  Board Part (Definition Files) CSV Version:  1.4
  Software IP CSV Version:                    2.4
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         OPEN_PROJECT_GM
  ------
INFO: [TE_INIT-1] Script Environment:
  TIMEOUT Setting:        	120 
  RUNNING_JOBS Setting:    	16 
  Vivado Setting:       		1 
  LabTools Setting:     		0 
  VITIS Setting:        		1 
  SDSOC Setting(obsolete):	0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           KV260 
  TE::VPROJ_PATH:           O:/KV260/vivado 
  TE::VLABPROJ_PATH:        O:/KV260/vivado_lab 
  TE::BOARDDEF_PATH:        O:/KV260/board_files 
  TE::FIRMWARE_PATH:        O:/KV260/firmware 
  TE::IP_PATH:              O:/KV260/ip_lib 
  TE::BD_PATH:              O:/KV260/block_design 
  TE::XDC_PATH:             O:/KV260/constraints 
  TE::HDL_PATH:             O:/KV260/hdl 
  TE::SET_PATH:             O:/KV260/settings 
  TE::PETALINUX_PATH:				O:/KV260/os/petalinux 
  TE::WORKSPACE_HSI_PATH:   O:/KV260/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   O:/KV260/workspace/sdk 
  TE::LIB_PATH:             O:/KV260/sw_lib 
  TE::SCRIPT_PATH:          O:/KV260/scripts 
  TE::DOC_PATH:             O:/KV260/doc 
  TE::PREBUILT_BI_PATH:     O:/KV260/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     O:/KV260/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     O:/KV260/prebuilt/software 
  TE::PREBUILT_OS_PATH:     O:/KV260/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: O:/KV260/../export 
  TE::LOG_PATH:             O:/KV260/v_log 
  TE::BACKUP_PATH:          O:/KV260/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::XRT_PATH:             O:/KV260/xrt 
  TE::XRT_USED:             false 
  TE::SDSOC_PATH:           O:/KV260/../SDSoC_PFM 
  TE::ADD_SD_PATH:          O:/KV260/misc/sd 
  TE::TMP_PATH:             O:/KV260/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File O:/KV260/board_files/board_files.csv).
INFO: [TE_INIT-21] No software apps_list used.
INFO: [TE_INIT-24] No Zip ignore list used.
Open existing project (File: O:/KV260/vivado/KV260.xpr).
INFO: [TE_INIT-69] Set Board Definition path: O:/KV260/board_files
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'o:/KV260/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1637.910 ; gain = 0.000
Board part csv name check:  KriaKV260 is unique on position 1.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             1 
  TE::PRODID:         KriaKV260 
  TE::PARTNAME:       xck26-sfvc784-2LV-c 
  TE::BOARDPART:      xilinx.com:kv260_som:part0:1.3 
  TE::SHORTDIR:       kv260_som 
  TE::ZYNQFLASHTYP:   qspi-x8-dual_parallel 
  TE::FPGAFLASHTYP:   mt25qu512-qspi-x8-dual_parallel 
  TE::PCB_REV:        REV01 
  TE::DDR_SIZE:       2GB 
  TE::FLASH_SIZE:     128MB 
  TE::EMMC_SIZE:      NA 
  TE::OTHERS:         NA 
  TE::NOTES:          NA 
  ------
INFO: [TE_UTIL-2] Following block designs were found: 
   O:/KV260/block_design/zusys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zusys_bd 
  TE::PR_TOPLEVELNAME: zusys_wrapper 
  ------
  TE::IS_ZUSYS:        true
WARNING: [TE_HW-23] Current top level name is set to kv260_ispMipiRx_DP_wrapper, expect zusys_wrapper from default initialisation. Set TE::PR_TOPLEVELNAME to kv260_ispMipiRx_DP_wrapper.
INFO: [TE_HW-24] Restore project parameters:
  TE::SIM_NAME:         sim_1  
  TE::SYNTH_NAME:       synth_1  
  TE::IMPL_NAME:        impl_1  
  TE::CONST_NAME:       constrs_1  
  ------
Start GUI...all other messages will be print inside the GUI TCL console of Vivado
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
update_compile_order -fileset sources_1
open_bd_design {O:/KV260/vivado/KV260.srcs/sources_1/bd/kv260_ispMipiRx_DP/kv260_ispMipiRx_DP.bd}
Reading block design file <O:/KV260/vivado/KV260.srcs/sources_1/bd/kv260_ispMipiRx_DP/kv260_ispMipiRx_DP.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - PS_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_ctrl_100
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_ctrl_300
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_cap
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.1 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_100MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_300MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_600MHz
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_cap
Adding component instance block -- xilinx.com:ip:v_frmbuf_wr:2.4 - v_frmbuf_wr_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_irq1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Successfully read diagram <kv260_ispMipiRx_DP> from block design file <O:/KV260/vivado/KV260.srcs/sources_1/bd/kv260_ispMipiRx_DP/kv260_ispMipiRx_DP.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1679.727 ; gain = 41.816
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  2 23:37:27 2022...
