{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 14 14:40:53 2015 " "Info: Processing started: Fri Aug 14 14:40:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RO_CNT -c RO_CNT " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RO_CNT -c RO_CNT" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 13 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register rci register ud_cnt:cnt\|Qi\[7\] 141.38 MHz 7.073 ns Internal " "Info: Clock \"clk\" has Internal fmax of 141.38 MHz between source register \"rci\" and destination register \"ud_cnt:cnt\|Qi\[7\]\" (period= 7.073 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.364 ns + Longest register register " "Info: + Longest register to register delay is 6.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rci 1 REG LC_X5_Y7_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N8; Fanout = 4; REG Node = 'rci'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rci } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.747 ns) 2.046 ns ud_cnt:cnt\|Add0~195 2 COMB LC_X4_Y7_N5 2 " "Info: 2: + IC(1.299 ns) + CELL(0.747 ns) = 2.046 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~195'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.046 ns" { rci ud_cnt:cnt|Add0~195 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.169 ns ud_cnt:cnt\|Add0~193 3 COMB LC_X4_Y7_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.169 ns; Loc. = LC_X4_Y7_N6; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~193'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.123 ns" { ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.292 ns ud_cnt:cnt\|Add0~191 4 COMB LC_X4_Y7_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.292 ns; Loc. = LC_X4_Y7_N7; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~191'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.123 ns" { ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.415 ns ud_cnt:cnt\|Add0~189 5 COMB LC_X4_Y7_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.415 ns; Loc. = LC_X4_Y7_N8; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~189'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.123 ns" { ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.814 ns ud_cnt:cnt\|Add0~187 6 COMB LC_X4_Y7_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.814 ns; Loc. = LC_X4_Y7_N9; Fanout = 6; COMB Node = 'ud_cnt:cnt\|Add0~187'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.399 ns" { ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.048 ns ud_cnt:cnt\|Add0~180 7 COMB LC_X5_Y7_N2 1 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 4.048 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'ud_cnt:cnt\|Add0~180'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.234 ns" { ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~180 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.591 ns) 6.364 ns ud_cnt:cnt\|Qi\[7\] 8 REG LC_X4_Y7_N2 3 " "Info: 8: + IC(1.725 ns) + CELL(0.591 ns) = 6.364 ns; Loc. = LC_X4_Y7_N2; Fanout = 3; REG Node = 'ud_cnt:cnt\|Qi\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.316 ns" { ud_cnt:cnt|Add0~180 ud_cnt:cnt|Qi[7] } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.340 ns ( 52.48 % ) " "Info: Total cell delay = 3.340 ns ( 52.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.024 ns ( 47.52 % ) " "Info: Total interconnect delay = 3.024 ns ( 47.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.364 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~180 ud_cnt:cnt|Qi[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.364 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~180 ud_cnt:cnt|Qi[7] } { 0.000ns 1.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.725ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns ud_cnt:cnt\|Qi\[7\] 2 REG LC_X4_Y7_N2 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N2; Fanout = 3; REG Node = 'ud_cnt:cnt\|Qi\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk ud_cnt:cnt|Qi[7] } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk ud_cnt:cnt|Qi[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout ud_cnt:cnt|Qi[7] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns rci 2 REG LC_X5_Y7_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y7_N8; Fanout = 4; REG Node = 'rci'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk rci } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk rci } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout rci } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk ud_cnt:cnt|Qi[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout ud_cnt:cnt|Qi[7] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk rci } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout rci } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.364 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~180 ud_cnt:cnt|Qi[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.364 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~180 ud_cnt:cnt|Qi[7] } { 0.000ns 1.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.725ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.591ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk ud_cnt:cnt|Qi[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout ud_cnt:cnt|Qi[7] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk rci } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout rci } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ud_cnt:cnt\|Qi\[5\] go clk 2.267 ns register " "Info: tsu for register \"ud_cnt:cnt\|Qi\[5\]\" (data pin = \"go\", clock pin = \"clk\") is 2.267 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.753 ns + Longest pin register " "Info: + Longest pin to register delay is 5.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns go 1 PIN PIN_15 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 11; PIN Node = 'go'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { go } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.560 ns) + CELL(1.061 ns) 5.753 ns ud_cnt:cnt\|Qi\[5\] 2 REG LC_X5_Y7_N7 3 " "Info: 2: + IC(3.560 ns) + CELL(1.061 ns) = 5.753 ns; Loc. = LC_X5_Y7_N7; Fanout = 3; REG Node = 'ud_cnt:cnt\|Qi\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.621 ns" { go ud_cnt:cnt|Qi[5] } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 38.12 % ) " "Info: Total cell delay = 2.193 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.560 ns ( 61.88 % ) " "Info: Total interconnect delay = 3.560 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.753 ns" { go ud_cnt:cnt|Qi[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.753 ns" { go go~combout ud_cnt:cnt|Qi[5] } { 0.000ns 0.000ns 3.560ns } { 0.000ns 1.132ns 1.061ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns ud_cnt:cnt\|Qi\[5\] 2 REG LC_X5_Y7_N7 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y7_N7; Fanout = 3; REG Node = 'ud_cnt:cnt\|Qi\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk ud_cnt:cnt|Qi[5] } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk ud_cnt:cnt|Qi[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout ud_cnt:cnt|Qi[5] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.753 ns" { go ud_cnt:cnt|Qi[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.753 ns" { go go~combout ud_cnt:cnt|Qi[5] } { 0.000ns 0.000ns 3.560ns } { 0.000ns 1.132ns 1.061ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk ud_cnt:cnt|Qi[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout ud_cnt:cnt|Qi[5] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk done rci 12.494 ns register " "Info: tco from clock \"clk\" to destination pin \"done\" through register \"rci\" is 12.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns rci 2 REG LC_X5_Y7_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y7_N8; Fanout = 4; REG Node = 'rci'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk rci } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk rci } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout rci } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.299 ns + Longest register pin " "Info: + Longest register to pin delay is 8.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rci 1 REG LC_X5_Y7_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N8; Fanout = 4; REG Node = 'rci'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rci } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.747 ns) 2.046 ns ud_cnt:cnt\|Add0~195 2 COMB LC_X4_Y7_N5 2 " "Info: 2: + IC(1.299 ns) + CELL(0.747 ns) = 2.046 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~195'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.046 ns" { rci ud_cnt:cnt|Add0~195 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.169 ns ud_cnt:cnt\|Add0~193 3 COMB LC_X4_Y7_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.169 ns; Loc. = LC_X4_Y7_N6; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~193'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.123 ns" { ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.292 ns ud_cnt:cnt\|Add0~191 4 COMB LC_X4_Y7_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.292 ns; Loc. = LC_X4_Y7_N7; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~191'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.123 ns" { ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.415 ns ud_cnt:cnt\|Add0~189 5 COMB LC_X4_Y7_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.415 ns; Loc. = LC_X4_Y7_N8; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~189'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.123 ns" { ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.814 ns ud_cnt:cnt\|Add0~187 6 COMB LC_X4_Y7_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.814 ns; Loc. = LC_X4_Y7_N9; Fanout = 6; COMB Node = 'ud_cnt:cnt\|Add0~187'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.399 ns" { ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.060 ns ud_cnt:cnt\|Add0~177 7 COMB LC_X5_Y7_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 3.060 ns; Loc. = LC_X5_Y7_N4; Fanout = 1; COMB Node = 'ud_cnt:cnt\|Add0~177'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.246 ns" { ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~177 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.035 ns ud_cnt:cnt\|Add0~174 8 COMB LC_X5_Y7_N5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 4.035 ns; Loc. = LC_X5_Y7_N5; Fanout = 2; COMB Node = 'ud_cnt:cnt\|Add0~174'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.975 ns" { ud_cnt:cnt|Add0~177 ud_cnt:cnt|Add0~174 } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(2.322 ns) 8.299 ns done 9 PIN PIN_43 0 " "Info: 9: + IC(1.942 ns) + CELL(2.322 ns) = 8.299 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'done'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.264 ns" { ud_cnt:cnt|Add0~174 done } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.058 ns ( 60.95 % ) " "Info: Total cell delay = 5.058 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 39.05 % ) " "Info: Total interconnect delay = 3.241 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.299 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~177 ud_cnt:cnt|Add0~174 done } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.299 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~177 ud_cnt:cnt|Add0~174 done } { 0.000ns 1.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.942ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.975ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk rci } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout rci } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.299 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~177 ud_cnt:cnt|Add0~174 done } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.299 ns" { rci ud_cnt:cnt|Add0~195 ud_cnt:cnt|Add0~193 ud_cnt:cnt|Add0~191 ud_cnt:cnt|Add0~189 ud_cnt:cnt|Add0~187 ud_cnt:cnt|Add0~177 ud_cnt:cnt|Add0~174 done } { 0.000ns 1.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.942ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.975ns 2.322ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ud_cnt:cnt\|Qi\[2\] d\[2\] clk -1.191 ns register " "Info: th for register \"ud_cnt:cnt\|Qi\[2\]\" (data pin = \"d\[2\]\", clock pin = \"clk\") is -1.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns ud_cnt:cnt\|Qi\[2\] 2 REG LC_X3_Y7_N7 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y7_N7; Fanout = 3; REG Node = 'ud_cnt:cnt\|Qi\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk ud_cnt:cnt|Qi[2] } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk ud_cnt:cnt|Qi[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout ud_cnt:cnt|Qi[2] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.231 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns d\[2\] 1 PIN PIN_142 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_142; Fanout = 1; PIN Node = 'd\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "RO_CNT.VHD" "" { Text "D:/test/RO_CNT.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.295 ns) + CELL(0.804 ns) 5.231 ns ud_cnt:cnt\|Qi\[2\] 2 REG LC_X3_Y7_N7 3 " "Info: 2: + IC(3.295 ns) + CELL(0.804 ns) = 5.231 ns; Loc. = LC_X3_Y7_N7; Fanout = 3; REG Node = 'ud_cnt:cnt\|Qi\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.099 ns" { d[2] ud_cnt:cnt|Qi[2] } "NODE_NAME" } } { "UD_CNT.VHD" "" { Text "D:/test/UD_CNT.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 37.01 % ) " "Info: Total cell delay = 1.936 ns ( 37.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.295 ns ( 62.99 % ) " "Info: Total interconnect delay = 3.295 ns ( 62.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.231 ns" { d[2] ud_cnt:cnt|Qi[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.231 ns" { d[2] d[2]~combout ud_cnt:cnt|Qi[2] } { 0.000ns 0.000ns 3.295ns } { 0.000ns 1.132ns 0.804ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk ud_cnt:cnt|Qi[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout ud_cnt:cnt|Qi[2] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.231 ns" { d[2] ud_cnt:cnt|Qi[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.231 ns" { d[2] d[2]~combout ud_cnt:cnt|Qi[2] } { 0.000ns 0.000ns 3.295ns } { 0.000ns 1.132ns 0.804ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 14 14:40:53 2015 " "Info: Processing ended: Fri Aug 14 14:40:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
