# W-ICONS ASIC Technical and Implemented Features

## Proposed Project File Structure and Automated Design Platform [PFS_ADP](https://github.com/BlackrockNeurotech/ASIC-W-ICONS/blob/main/Cadence/README.md#proposed-project-file-structure-and-automated-design-platform-dfs_adp)
## General top-level: [Details](https://github.com/BlackrockNeurotech/ASIC-W-ICONS/blob/main/docs/index.md)
## Digital Blocks: [Details](https://github.com/BlackrockNeurotech/ASIC-W-ICONS/blob/main/docs/Digital-Blocks.md)
## Digital Blocks Verification plan: [Details](https://github.com/BlackrockNeurotech/ASIC-W-ICONS/blob/main/docs/Digital-Blocks-Verification-Plan.md)
## Libraries: Standard Cell and IO: [Details](https://github.com/BlackrockNeurotech/ASIC-W-ICONS/blob/main/docs/Libraries-Standard-Cell-and-IO.md)
## Previous Analog Blocks: [Details](https://github.com/BlackrockNeurotech/ASIC-W-ICONS/blob/main/Cadence/w_icons/README_Ana.md)

## Digital Part: Steps TBD  
   - [ ] Verification plan
     - [x] list of all tcs the test various features
     - [ ] check the coverage
     - [ ] Check the SPI emulator impl. vs SPI Cable
     - [x] regression scripts
   - Back-end
     - [ ] synthesis
     - [ ] PnR 
  - [ ] FPGA implementation script of at least SPI interface
 
