// Seed: 3950922903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  initial begin : LABEL_0
    id_5[1 : 1] = 1;
    if (1) begin : LABEL_0
      id_16 <= id_9#(
          .id_17(id_8),
          .id_17(id_8),
          .id_2 (id_15 == (id_13)),
          .id_8 (id_2),
          .id_15(1),
          .id_17(1)
      );
    end else begin : LABEL_0
      release id_12[1'b0];
      id_10 <= id_13 != 1;
    end
  end
  string id_18 = "";
  assign id_16 = 1;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
