INFO: [VRFC 10-163] Analyzing VHDL file "F:/Thiet_ke_he_thong_so/thuchanh/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Thiet_ke_he_thong_so/thuchanh/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
