
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08007f61 	.word	0x08007f61
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	080033e5 	.word	0x080033e5
 8000070:	08003435 	.word	0x08003435
 8000074:	08003489 	.word	0x08003489
 8000078:	080034dd 	.word	0x080034dd
 800007c:	08003531 	.word	0x08003531
 8000080:	08003581 	.word	0x08003581
 8000084:	080035d5 	.word	0x080035d5
 8000088:	08002f8d 	.word	0x08002f8d
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	080025d9 	.word	0x080025d9
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	08004005 	.word	0x08004005
 80000c8:	08004049 	.word	0x08004049
 80000cc:	080056d1 	.word	0x080056d1
 80000d0:	080056f9 	.word	0x080056f9
 80000d4:	080024f1 	.word	0x080024f1
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080003bb 	.word	0x080003bb
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	08003629 	.word	0x08003629
 8000100:	08001dc9 	.word	0x08001dc9
 8000104:	080003bb 	.word	0x080003bb
 8000108:	080003bb 	.word	0x080003bb
 800010c:	08005721 	.word	0x08005721
 8000110:	080003bb 	.word	0x080003bb
 8000114:	0800254d 	.word	0x0800254d
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	0800367d 	.word	0x0800367d
 8000124:	080036cd 	.word	0x080036cd
 8000128:	08003721 	.word	0x08003721
 800012c:	08003775 	.word	0x08003775
 8000130:	080037c9 	.word	0x080037c9
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08003819 	.word	0x08003819
 8000154:	0800386d 	.word	0x0800386d
 8000158:	080038c1 	.word	0x080038c1
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08005749 	.word	0x08005749
 8000198:	08005771 	.word	0x08005771
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	08004d05 	.word	0x08004d05
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	08003081 	.word	0x08003081
 8000248:	080030d1 	.word	0x080030d1
 800024c:	08003125 	.word	0x08003125
 8000250:	08003179 	.word	0x08003179
 8000254:	080031cd 	.word	0x080031cd
 8000258:	08003221 	.word	0x08003221
 800025c:	08003275 	.word	0x08003275
 8000260:	080032c9 	.word	0x080032c9
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f9c9 	bl	8000694 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f006 fa05 	bl	8006710 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f9b5 	bl	80006b8 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f9a9 	bl	80006a4 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f007 ff15 	bl	8008190 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b99b 	b.w	80006b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	08008918 	.word	0x08008918
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003a0:	24000000 	.word	0x24000000
                ldr     r2, =__bss_end__
 80003a4:	240012a4 	.word	0x240012a4
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f007 face 	bl	800797c <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f007 f863 	bl	80074ac <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000524:	f3bf 8f4f 	dsb	sy
}
 8000528:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800052a:	f3bf 8f6f 	isb	sy
}
 800052e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000530:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <SCB_EnableICache+0x44>)
 8000532:	2200      	movs	r2, #0
 8000534:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000538:	f3bf 8f4f 	dsb	sy
}
 800053c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800053e:	f3bf 8f6f 	isb	sy
}
 8000542:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000544:	4b07      	ldr	r3, [pc, #28]	; (8000564 <SCB_EnableICache+0x44>)
 8000546:	695b      	ldr	r3, [r3, #20]
 8000548:	4a06      	ldr	r2, [pc, #24]	; (8000564 <SCB_EnableICache+0x44>)
 800054a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800054e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000550:	f3bf 8f4f 	dsb	sy
}
 8000554:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000556:	f3bf 8f6f 	isb	sy
}
 800055a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	e000ed00 	.word	0xe000ed00

08000568 <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800056c:	f3bf 8f4f 	dsb	sy
}
 8000570:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000572:	f3bf 8f6f 	isb	sy
}
 8000576:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 8000578:	4b06      	ldr	r3, [pc, #24]	; (8000594 <SCB_InvalidateICache+0x2c>)
 800057a:	2200      	movs	r2, #0
 800057c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000580:	f3bf 8f4f 	dsb	sy
}
 8000584:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000586:	f3bf 8f6f 	isb	sy
}
 800058a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	e000ed00 	.word	0xe000ed00

08000598 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800059e:	4b1f      	ldr	r3, [pc, #124]	; (800061c <SCB_EnableDCache+0x84>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80005a6:	f3bf 8f4f 	dsb	sy
}
 80005aa:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80005ac:	4b1b      	ldr	r3, [pc, #108]	; (800061c <SCB_EnableDCache+0x84>)
 80005ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80005b2:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	0b5b      	lsrs	r3, r3, #13
 80005b8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80005bc:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	08db      	lsrs	r3, r3, #3
 80005c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005c6:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	015a      	lsls	r2, r3, #5
 80005cc:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80005d0:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80005d2:	68ba      	ldr	r2, [r7, #8]
 80005d4:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005d6:	4911      	ldr	r1, [pc, #68]	; (800061c <SCB_EnableDCache+0x84>)
 80005d8:	4313      	orrs	r3, r2
 80005da:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	1e5a      	subs	r2, r3, #1
 80005e2:	60ba      	str	r2, [r7, #8]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d1ef      	bne.n	80005c8 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	1e5a      	subs	r2, r3, #1
 80005ec:	60fa      	str	r2, [r7, #12]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d1e5      	bne.n	80005be <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80005f2:	f3bf 8f4f 	dsb	sy
}
 80005f6:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <SCB_EnableDCache+0x84>)
 80005fa:	695b      	ldr	r3, [r3, #20]
 80005fc:	4a07      	ldr	r2, [pc, #28]	; (800061c <SCB_EnableDCache+0x84>)
 80005fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000602:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000604:	f3bf 8f4f 	dsb	sy
}
 8000608:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800060a:	f3bf 8f6f 	isb	sy
}
 800060e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	bc80      	pop	{r7}
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	e000ed00 	.word	0xe000ed00

08000620 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000626:	4b1a      	ldr	r3, [pc, #104]	; (8000690 <SCB_CleanDCache+0x70>)
 8000628:	2200      	movs	r2, #0
 800062a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800062e:	f3bf 8f4f 	dsb	sy
}
 8000632:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000634:	4b16      	ldr	r3, [pc, #88]	; (8000690 <SCB_CleanDCache+0x70>)
 8000636:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800063a:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	0b5b      	lsrs	r3, r3, #13
 8000640:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000644:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	08db      	lsrs	r3, r3, #3
 800064a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800064e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	015a      	lsls	r2, r3, #5
 8000654:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000658:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800065a:	68ba      	ldr	r2, [r7, #8]
 800065c:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800065e:	490c      	ldr	r1, [pc, #48]	; (8000690 <SCB_CleanDCache+0x70>)
 8000660:	4313      	orrs	r3, r2
 8000662:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	1e5a      	subs	r2, r3, #1
 800066a:	60ba      	str	r2, [r7, #8]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d1ef      	bne.n	8000650 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	1e5a      	subs	r2, r3, #1
 8000674:	60fa      	str	r2, [r7, #12]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d1e5      	bne.n	8000646 <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800067a:	f3bf 8f4f 	dsb	sy
}
 800067e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000680:	f3bf 8f6f 	isb	sy
}
 8000684:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000686:	bf00      	nop
 8000688:	3714      	adds	r7, #20
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 8000698:	f7ff ff42 	bl	8000520 <SCB_EnableICache>
  SCB_EnableDCache();
 800069c:	f7ff ff7c 	bl	8000598 <SCB_EnableDCache>
#endif
}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr

080006b0 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 80006b4:	e7fe      	b.n	80006b4 <__default_exit+0x4>
	...

080006b8 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80006be:	4b19      	ldr	r3, [pc, #100]	; (8000724 <__init_ram_areas+0x6c>)
 80006c0:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80006ce:	e009      	b.n	80006e4 <__init_ram_areas+0x2c>
      *p = *tp;
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	601a      	str	r2, [r3, #0]
      p++;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	3304      	adds	r3, #4
 80006dc:	607b      	str	r3, [r7, #4]
      tp++;
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	3304      	adds	r3, #4
 80006e2:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	689b      	ldr	r3, [r3, #8]
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d3f0      	bcc.n	80006d0 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80006ee:	e005      	b.n	80006fc <__init_ram_areas+0x44>
      *p = 0;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
      p++;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3304      	adds	r3, #4
 80006fa:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	68db      	ldr	r3, [r3, #12]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	429a      	cmp	r2, r3
 8000704:	d3f4      	bcc.n	80006f0 <__init_ram_areas+0x38>
    }
    rap++;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	3310      	adds	r3, #16
 800070a:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	4a06      	ldr	r2, [pc, #24]	; (8000728 <__init_ram_areas+0x70>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d3d6      	bcc.n	80006c2 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 8000714:	f7ff ff84 	bl	8000620 <SCB_CleanDCache>
  SCB_InvalidateICache();
 8000718:	f7ff ff26 	bl	8000568 <SCB_InvalidateICache>
#endif
#endif
}
 800071c:	bf00      	nop
 800071e:	3710      	adds	r7, #16
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	0800831c 	.word	0x0800831c
 8000728:	0800839c 	.word	0x0800839c

0800072c <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0

}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr

08000738 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 800073c:	f7ff fff6 	bl	800072c <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8000740:	f002 f9aa 	bl	8002a98 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000744:	f003 f9ca 	bl	8003adc <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 8000748:	f000 fb66 	bl	8000e18 <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 800074c:	f000 fb94 	bl	8000e78 <i2cInit>
#endif
#if (HAL_USE_I2S == TRUE) || defined(__DOXYGEN__)
  i2sInit();
#endif
#if (HAL_USE_SAI == TRUE) || defined(__DOXYGEN__)
  saiInit();
 8000750:	f000 fbdb 	bl	8000f0a <saiInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8000754:	f000 fd3f 	bl	80011d6 <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8000758:	f000 fda1 	bl	800129e <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800075c:	f001 f826 	bl	80017ac <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 8000760:	f000 fba3 	bl	8000eaa <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8000764:	f001 fb16 	bl	8001d94 <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8000768:	f005 ffda 	bl	8006720 <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800076c:	f000 f837 	bl	80007de <stInit>
#endif
}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}

08000774 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8000778:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800077c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800077e:	4618      	mov	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr

08000786 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 8000786:	b480      	push	{r7}
 8000788:	b083      	sub	sp, #12
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800078e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8000796:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800079e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007a2:	2202      	movs	r2, #2
 80007a4:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr

080007b0 <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80007b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007b8:	2200      	movs	r2, #0
 80007ba:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 80007bc:	bf00      	nop
 80007be:	46bd      	mov	sp, r7
 80007c0:	bc80      	pop	{r7}
 80007c2:	4770      	bx	lr

080007c4 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80007cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	6353      	str	r3, [r2, #52]	; 0x34
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr

080007de <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80007de:	b580      	push	{r7, lr}
 80007e0:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80007e2:	f005 fbeb 	bl	8005fbc <st_lld_init>
}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}

080007ea <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80007ea:	b580      	push	{r7, lr}
 80007ec:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80007ee:	f7ff ffc1 	bl	8000774 <st_lld_get_counter>
 80007f2:	4603      	mov	r3, r0
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff ffc0 	bl	8000786 <st_lld_start_alarm>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 800080e:	b580      	push	{r7, lr}
 8000810:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 8000812:	f7ff ffcd 	bl	80007b0 <st_lld_stop_alarm>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}

0800081a <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 800081a:	b580      	push	{r7, lr}
 800081c:	b082      	sub	sp, #8
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f7ff ffce 	bl	80007c4 <st_lld_set_alarm>
}
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	605a      	str	r2, [r3, #4]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	bc80      	pop	{r7}
 800084c:	4770      	bx	lr

0800084e <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 800084e:	b480      	push	{r7}
 8000850:	b083      	sub	sp, #12
 8000852:	af00      	add	r7, sp, #0
 8000854:	2330      	movs	r3, #48	; 0x30
 8000856:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f383 8811 	msr	BASEPRI, r3
}
 800085e:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8000860:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr

0800086c <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	f383 8811 	msr	BASEPRI, r3
}
 800087c:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800087e:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr

0800088a <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 800088a:	b580      	push	{r7, lr}
 800088c:	b082      	sub	sp, #8
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ffcb 	bl	8000830 <ch_queue_init>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 80008a2:	b580      	push	{r7, lr}
 80008a4:	af00      	add	r7, sp, #0

  chSysLock();
 80008a6:	f7ff ffd2 	bl	800084e <chSysLock>
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}

080008ae <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 80008ae:	b580      	push	{r7, lr}
 80008b0:	af00      	add	r7, sp, #0

  chSysUnlock();
 80008b2:	f7ff ffdb 	bl	800086c <chSysUnlock>
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}

080008ba <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 80008c2:	6878      	ldr	r0, [r7, #4]
 80008c4:	f7ff ffe1 	bl	800088a <chThdQueueObjectInit>
}
 80008c8:	bf00      	nop
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80008da:	6839      	ldr	r1, [r7, #0]
 80008dc:	6878      	ldr	r0, [r7, #4]
 80008de:	f007 f8c0 	bl	8007a62 <chThdEnqueueTimeoutS>
 80008e2:	4603      	mov	r3, r0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80008f6:	6839      	ldr	r1, [r7, #0]
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f007 f8d3 	bl	8007aa4 <chThdDequeueNextI>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b086      	sub	sp, #24
 800090a:	af00      	add	r7, sp, #0
 800090c:	60f8      	str	r0, [r7, #12]
 800090e:	60b9      	str	r1, [r7, #8]
 8000910:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	429a      	cmp	r2, r3
 800091a:	d902      	bls.n	8000922 <iq_read+0x1c>
    n = iqGetFullI(iqp);
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	689b      	ldr	r3, [r3, #8]
 8000920:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	691a      	ldr	r2, [r3, #16]
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	429a      	cmp	r2, r3
 8000934:	d20d      	bcs.n	8000952 <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	699b      	ldr	r3, [r3, #24]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	4619      	mov	r1, r3
 800093e:	68b8      	ldr	r0, [r7, #8]
 8000940:	f7ff fd54 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	699a      	ldr	r2, [r3, #24]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	441a      	add	r2, r3
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	619a      	str	r2, [r3, #24]
 8000950:	e02b      	b.n	80009aa <iq_read+0xa4>
  }
  else if (n > s1) {
 8000952:	687a      	ldr	r2, [r7, #4]
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	429a      	cmp	r2, r3
 8000958:	d91c      	bls.n	8000994 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	697a      	ldr	r2, [r7, #20]
 8000960:	4619      	mov	r1, r3
 8000962:	68b8      	ldr	r0, [r7, #8]
 8000964:	f7ff fd42 	bl	80003ec <memcpy>
    bp += s1;
 8000968:	68ba      	ldr	r2, [r7, #8]
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	4413      	add	r3, r2
 800096e:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4619      	mov	r1, r3
 8000980:	68b8      	ldr	r0, [r7, #8]
 8000982:	f7ff fd33 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	68da      	ldr	r2, [r3, #12]
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	441a      	add	r2, r3
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	619a      	str	r2, [r3, #24]
 8000992:	e00a      	b.n	80009aa <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	4619      	mov	r1, r3
 800099c:	68b8      	ldr	r0, [r7, #8]
 800099e:	f7ff fd25 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	689a      	ldr	r2, [r3, #8]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	1ad2      	subs	r2, r2, r3
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	609a      	str	r2, [r3, #8]
  return n;
 80009b6:	687b      	ldr	r3, [r7, #4]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	689b      	ldr	r3, [r3, #8]
 80009d0:	687a      	ldr	r2, [r7, #4]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d902      	bls.n	80009dc <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	691a      	ldr	r2, [r3, #16]
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	695b      	ldr	r3, [r3, #20]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80009e8:	687a      	ldr	r2, [r7, #4]
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d20d      	bcs.n	8000a0c <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	68b9      	ldr	r1, [r7, #8]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fcf7 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	695a      	ldr	r2, [r3, #20]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	441a      	add	r2, r3
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	615a      	str	r2, [r3, #20]
 8000a0a:	e02b      	b.n	8000a64 <oq_write+0xa4>
  }
  else if (n > s1) {
 8000a0c:	687a      	ldr	r2, [r7, #4]
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d91c      	bls.n	8000a4e <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	695b      	ldr	r3, [r3, #20]
 8000a18:	697a      	ldr	r2, [r7, #20]
 8000a1a:	68b9      	ldr	r1, [r7, #8]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fce5 	bl	80003ec <memcpy>
    bp += s1;
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	4413      	add	r3, r2
 8000a28:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	1ad3      	subs	r3, r2, r3
 8000a30:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	68db      	ldr	r3, [r3, #12]
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	68b9      	ldr	r1, [r7, #8]
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f7ff fcd6 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	68da      	ldr	r2, [r3, #12]
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	441a      	add	r2, r3
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	615a      	str	r2, [r3, #20]
 8000a4c:	e00a      	b.n	8000a64 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	68b9      	ldr	r1, [r7, #8]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fcc8 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	68da      	ldr	r2, [r3, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	689a      	ldr	r2, [r3, #8]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	1ad2      	subs	r2, r2, r3
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	609a      	str	r2, [r3, #8]
  return n;
 8000a70:	687b      	ldr	r3, [r7, #4]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b084      	sub	sp, #16
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	60f8      	str	r0, [r7, #12]
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	607a      	str	r2, [r7, #4]
 8000a86:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff ff15 	bl	80008ba <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	68ba      	ldr	r2, [r7, #8]
 8000aa0:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	68ba      	ldr	r2, [r7, #8]
 8000aa6:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 8000aa8:	68ba      	ldr	r2, [r7, #8]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	441a      	add	r2, r3
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	683a      	ldr	r2, [r7, #0]
 8000ab6:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	621a      	str	r2, [r3, #32]
}
 8000abe:	bf00      	nop
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	460b      	mov	r3, r1
 8000ad0:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	695a      	ldr	r2, [r3, #20]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	699b      	ldr	r3, [r3, #24]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d105      	bne.n	8000aea <iqPutI+0x24>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	689b      	ldr	r3, [r3, #8]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <iqPutI+0x24>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e000      	b.n	8000aec <iqPutI+0x26>
 8000aea:	2300      	movs	r3, #0
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	f083 0301 	eor.w	r3, r3, #1
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d01c      	beq.n	8000b36 <iqPutI+0x70>
    iqp->q_counter++;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	1c5a      	adds	r2, r3, #1
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	695b      	ldr	r3, [r3, #20]
 8000b0a:	1c59      	adds	r1, r3, #1
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	6151      	str	r1, [r2, #20]
 8000b10:	78fa      	ldrb	r2, [r7, #3]
 8000b12:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	695a      	ldr	r2, [r3, #20]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	691b      	ldr	r3, [r3, #16]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d303      	bcc.n	8000b28 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	68da      	ldr	r2, [r3, #12]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff fedd 	bl	80008ec <osalThreadDequeueNextI>

    return MSG_OK;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e001      	b.n	8000b3a <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 8000b36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b084      	sub	sp, #16
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
 8000b4a:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 8000b4c:	f7ff fea9 	bl	80008a2 <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 8000b50:	e00c      	b.n	8000b6c <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6839      	ldr	r1, [r7, #0]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff feba 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000b5c:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	da03      	bge.n	8000b6c <iqGetTimeout+0x2a>
      osalSysUnlock();
 8000b64:	f7ff fea3 	bl	80008ae <osalSysUnlock>
      return msg;
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	e024      	b.n	8000bb6 <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689b      	ldr	r3, [r3, #8]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d0ee      	beq.n	8000b52 <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	1e5a      	subs	r2, r3, #1
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	699b      	ldr	r3, [r3, #24]
 8000b82:	1c59      	adds	r1, r3, #1
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	6191      	str	r1, [r2, #24]
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	699a      	ldr	r2, [r3, #24]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	691b      	ldr	r3, [r3, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d303      	bcc.n	8000ba0 <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	68da      	ldr	r2, [r3, #12]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	69db      	ldr	r3, [r3, #28]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d003      	beq.n	8000bb0 <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	69db      	ldr	r3, [r3, #28]
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	4798      	blx	r3
  }

  osalSysUnlock();
 8000bb0:	f7ff fe7d 	bl	80008ae <osalSysUnlock>

  return (msg_t)b;
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b088      	sub	sp, #32
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	60f8      	str	r0, [r7, #12]
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
 8000bca:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	69db      	ldr	r3, [r3, #28]
 8000bd0:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 8000bd6:	f7ff fe64 	bl	80008a2 <osalSysLock>

  while (n > 0U) {
 8000bda:	e024      	b.n	8000c26 <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	68b9      	ldr	r1, [r7, #8]
 8000be0:	68f8      	ldr	r0, [r7, #12]
 8000be2:	f7ff fe90 	bl	8000906 <iq_read>
 8000be6:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d109      	bne.n	8000c02 <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	6839      	ldr	r1, [r7, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fe6c 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000bf8:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d012      	beq.n	8000c26 <iqReadTimeout+0x68>
        break;
 8000c00:	e014      	b.n	8000c2c <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d002      	beq.n	8000c0e <iqReadTimeout+0x50>
        nfy(iqp);
 8000c08:	69fb      	ldr	r3, [r7, #28]
 8000c0a:	68f8      	ldr	r0, [r7, #12]
 8000c0c:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 8000c0e:	f7ff fe4e 	bl	80008ae <osalSysUnlock>

      n  -= done;
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	607b      	str	r3, [r7, #4]
      bp += done;
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	4413      	add	r3, r2
 8000c20:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8000c22:	f7ff fe3e 	bl	80008a2 <osalSysLock>
  while (n > 0U) {
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1d7      	bne.n	8000bdc <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8000c2c:	f7ff fe3f 	bl	80008ae <osalSysUnlock>
  return max - n;
 8000c30:	69ba      	ldr	r2, [r7, #24]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	1ad3      	subs	r3, r2, r3
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3720      	adds	r7, #32
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b084      	sub	sp, #16
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	60f8      	str	r0, [r7, #12]
 8000c46:	60b9      	str	r1, [r7, #8]
 8000c48:	607a      	str	r2, [r7, #4]
 8000c4a:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fe33 	bl	80008ba <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	68ba      	ldr	r2, [r7, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	68ba      	ldr	r2, [r7, #8]
 8000c6a:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 8000c6c:	68ba      	ldr	r2, [r7, #8]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	441a      	add	r2, r3
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	683a      	ldr	r2, [r7, #0]
 8000c7a:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	69ba      	ldr	r2, [r7, #24]
 8000c80:	621a      	str	r2, [r3, #32]
}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b086      	sub	sp, #24
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	60f8      	str	r0, [r7, #12]
 8000c92:	460b      	mov	r3, r1
 8000c94:	607a      	str	r2, [r7, #4]
 8000c96:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 8000c98:	f7ff fe03 	bl	80008a2 <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 8000c9c:	e00c      	b.n	8000cb8 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	6879      	ldr	r1, [r7, #4]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff fe14 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000ca8:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	da03      	bge.n	8000cb8 <oqPutTimeout+0x2e>
      osalSysUnlock();
 8000cb0:	f7ff fdfd 	bl	80008ae <osalSysUnlock>
      return msg;
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	e024      	b.n	8000d02 <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d0ee      	beq.n	8000c9e <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	689b      	ldr	r3, [r3, #8]
 8000cc4:	1e5a      	subs	r2, r3, #1
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	695b      	ldr	r3, [r3, #20]
 8000cce:	1c59      	adds	r1, r3, #1
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	6151      	str	r1, [r2, #20]
 8000cd4:	7afa      	ldrb	r2, [r7, #11]
 8000cd6:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	695a      	ldr	r2, [r3, #20]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	691b      	ldr	r3, [r3, #16]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d303      	bcc.n	8000cec <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	69db      	ldr	r3, [r3, #28]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d003      	beq.n	8000cfc <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	69db      	ldr	r3, [r3, #28]
 8000cf8:	68f8      	ldr	r0, [r7, #12]
 8000cfa:	4798      	blx	r3
  }

  osalSysUnlock();
 8000cfc:	f7ff fdd7 	bl	80008ae <osalSysUnlock>

  return MSG_OK;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b084      	sub	sp, #16
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	695a      	ldr	r2, [r3, #20]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d105      	bne.n	8000d2a <oqGetI+0x20>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <oqGetI+0x20>
 8000d26:	2301      	movs	r3, #1
 8000d28:	e000      	b.n	8000d2c <oqGetI+0x22>
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f003 0301 	and.w	r3, r3, #1
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	f083 0301 	eor.w	r3, r3, #1
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d01c      	beq.n	8000d76 <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	1c5a      	adds	r2, r3, #1
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	1c59      	adds	r1, r3, #1
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	6191      	str	r1, [r2, #24]
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	699a      	ldr	r2, [r3, #24]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	691b      	ldr	r3, [r3, #16]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d303      	bcc.n	8000d68 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	68da      	ldr	r2, [r3, #12]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fdbd 	bl	80008ec <osalThreadDequeueNextI>

    return (msg_t)b;
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
 8000d74:	e001      	b.n	8000d7a <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 8000d76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b088      	sub	sp, #32
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	60f8      	str	r0, [r7, #12]
 8000d8a:	60b9      	str	r1, [r7, #8]
 8000d8c:	607a      	str	r2, [r7, #4]
 8000d8e:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	69db      	ldr	r3, [r3, #28]
 8000d94:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 8000d9a:	f7ff fd82 	bl	80008a2 <osalSysLock>

  while (n > 0U) {
 8000d9e:	e024      	b.n	8000dea <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	68b9      	ldr	r1, [r7, #8]
 8000da4:	68f8      	ldr	r0, [r7, #12]
 8000da6:	f7ff fe0b 	bl	80009c0 <oq_write>
 8000daa:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d109      	bne.n	8000dc6 <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	6839      	ldr	r1, [r7, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fd8a 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000dbc:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d012      	beq.n	8000dea <oqWriteTimeout+0x68>
        break;
 8000dc4:	e014      	b.n	8000df0 <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d002      	beq.n	8000dd2 <oqWriteTimeout+0x50>
        nfy(oqp);
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 8000dd2:	f7ff fd6c 	bl	80008ae <osalSysUnlock>

      n  -= done;
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	607b      	str	r3, [r7, #4]
      bp += done;
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	4413      	add	r3, r2
 8000de4:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8000de6:	f7ff fd5c 	bl	80008a2 <osalSysLock>
  while (n > 0U) {
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1d7      	bne.n	8000da0 <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8000df0:	f7ff fd5d 	bl	80008ae <osalSysUnlock>
  return max - n;
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	1ad3      	subs	r3, r2, r3
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b082      	sub	sp, #8
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f006 feeb 	bl	8007be6 <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0

  adc_lld_init();
 8000e1c:	f002 f8d6 	bl	8002fcc <adc_lld_init>
}
 8000e20:	bf00      	nop
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2200      	movs	r2, #0
 8000e42:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	3318      	adds	r3, #24
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ffd4 	bl	8000e02 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f006 febb 	bl	8007be6 <chMtxObjectInit>
}
 8000e70:	bf00      	nop
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8000e7c:	f003 f906 	bl	800408c <i2c_lld_init>
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2201      	movs	r2, #1
 8000e90:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	330c      	adds	r3, #12
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ffe0 	bl	8000e62 <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <mmcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void mmcInit(void) {
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr

08000eb6 <chSysLock>:
static inline void chSysLock(void) {
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	2330      	movs	r3, #48	; 0x30
 8000ebe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f383 8811 	msr	BASEPRI, r3
}
 8000ec6:	bf00      	nop
}
 8000ec8:	bf00      	nop
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr

08000ed4 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	2300      	movs	r3, #0
 8000edc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f383 8811 	msr	BASEPRI, r3
}
 8000ee4:	bf00      	nop
}
 8000ee6:	bf00      	nop
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr

08000ef2 <osalSysLock>:
static inline void osalSysLock(void) {
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0
  chSysLock();
 8000ef6:	f7ff ffde 	bl	8000eb6 <chSysLock>
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}

08000efe <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8000efe:	b580      	push	{r7, lr}
 8000f00:	af00      	add	r7, sp, #0
  chSysUnlock();
 8000f02:	f7ff ffe7 	bl	8000ed4 <chSysUnlock>
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <saiInit>:
 * @brief   SAI Driver initialization.
 * @note    This function is implicitly invoked by @p halInit().
 *
 * @init
 */
void saiInit(void) {
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	af00      	add	r7, sp, #0

  sai_lld_init();
 8000f0e:	f004 fdd9 	bl	8005ac4 <sai_lld_init>
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <saiObjectInit>:
 *
 * @param[out] saip     pointer to the @p SAIDriver object
 *
 * @init
 */
void saiObjectInit(SAIDriver *saip) {
 8000f16:	b480      	push	{r7}
 8000f18:	b083      	sub	sp, #12
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]

  saip->state  = SAI_STOP;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2201      	movs	r2, #1
 8000f22:	701a      	strb	r2, [r3, #0]
  saip->config = NULL;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2200      	movs	r2, #0
 8000f28:	605a      	str	r2, [r3, #4]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr

08000f34 <saiStart>:
 * @param[in] config    pointer to the @p SAIConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t saiStart(SAIDriver *saip, const SAIConfig *config) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((saip != NULL) && (config != NULL));

  osalSysLock();
 8000f3e:	f7ff ffd8 	bl	8000ef2 <osalSysLock>
  osalDbgAssert((saip->state == SAI_STOP) || (saip->state == SAI_READY),
                "invalid state");

  saip->config = config;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	605a      	str	r2, [r3, #4]
  }
  else {
    saip->state = SAI_STOP;
  }
#else
  sai_lld_start(saip);
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f004 fdd1 	bl	8005af0 <sai_lld_start>
  saip->state = SAI_READY;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2202      	movs	r2, #2
 8000f52:	701a      	strb	r2, [r3, #0]
  msg = HAL_RET_SUCCESS;
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 8000f58:	f7ff ffd1 	bl	8000efe <osalSysUnlock>

  return msg;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <saiSetBuffers>:
 * @api
 */
void saiSetBuffers(SAIDriver *saip,
                   const void *tx_buffer,
                   void *rx_buffer,
                   size_t size) {
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	60f8      	str	r0, [r7, #12]
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
 8000f72:	603b      	str	r3, [r7, #0]

  osalDbgCheck(saip != NULL);

  osalSysLock();
 8000f74:	f7ff ffbd 	bl	8000ef2 <osalSysLock>
  osalDbgAssert(saip->state == SAI_READY, "not ready");

  sai_lld_set_buffers(saip, tx_buffer, rx_buffer, size);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	68b9      	ldr	r1, [r7, #8]
 8000f7e:	68f8      	ldr	r0, [r7, #12]
 8000f80:	f004 fe64 	bl	8005c4c <sai_lld_set_buffers>

  osalSysUnlock();
 8000f84:	f7ff ffbb 	bl	8000efe <osalSysUnlock>
}
 8000f88:	bf00      	nop
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <saiStartExchange>:
 *
 * @param[in] saip      pointer to the @p SAIDriver object
 *
 * @api
 */
void saiStartExchange(SAIDriver *saip) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

  osalDbgCheck(saip != NULL);

  osalSysLock();
 8000f98:	f7ff ffab 	bl	8000ef2 <osalSysLock>
  osalDbgAssert(saip->state == SAI_READY, "not ready");
  saiStartExchangeI(saip);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f004 ff30 	bl	8005e02 <sai_lld_start_exchange>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	701a      	strb	r2, [r3, #0]
  osalSysUnlock();
 8000fa8:	f7ff ffa9 	bl	8000efe <osalSysUnlock>
}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <saiStopExchange>:
 *
 * @param[in] saip      pointer to the @p SAIDriver object
 *
 * @api
 */
void saiStopExchange(SAIDriver *saip) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  osalDbgCheck(saip != NULL);

  osalSysLock();
 8000fbc:	f7ff ff99 	bl	8000ef2 <osalSysLock>
  osalDbgAssert(saip->state == SAI_ACTIVE, "not active");
  saiStopExchangeI(saip);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f004 ff39 	bl	8005e38 <sai_lld_stop_exchange>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2202      	movs	r2, #2
 8000fca:	701a      	strb	r2, [r3, #0]
  osalSysUnlock();
 8000fcc:	f7ff ff97 	bl	8000efe <osalSysUnlock>
}
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <chSysLock>:
static inline void chSysLock(void) {
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	2330      	movs	r3, #48	; 0x30
 8000fe0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f383 8811 	msr	BASEPRI, r3
}
 8000fe8:	bf00      	nop
}
 8000fea:	bf00      	nop
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr

08000ff6 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f383 8811 	msr	BASEPRI, r3
}
 8001006:	bf00      	nop
}
 8001008:	bf00      	nop
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr

08001014 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	601a      	str	r2, [r3, #0]
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr

0800102c <osalSysLock>:
static inline void osalSysLock(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  chSysLock();
 8001030:	f7ff ffd2 	bl	8000fd8 <chSysLock>
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}

08001038 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  chSysUnlock();
 800103c:	f7ff ffdb 	bl	8000ff6 <chSysUnlock>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}

08001044 <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f7ff ffe1 	bl	8001014 <chEvtObjectInit>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
 8001062:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8001064:	6839      	ldr	r1, [r7, #0]
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f006 fdfb 	bl	8007c62 <chEvtBroadcastFlagsI>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001086:	f04f 33ff 	mov.w	r3, #4294967295
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	68b9      	ldr	r1, [r7, #8]
 800108e:	f7ff fe78 	bl	8000d82 <oqWriteTimeout>
 8001092:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8001094:	4618      	mov	r0, r3
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f103 000c 	add.w	r0, r3, #12
 80010ae:	f04f 33ff 	mov.w	r3, #4294967295
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	f7ff fd82 	bl	8000bbe <iqReadTimeout>
 80010ba:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <_put>:

static msg_t _put(void *ip, uint8_t b) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3330      	adds	r3, #48	; 0x30
 80010d4:	78f9      	ldrb	r1, [r7, #3]
 80010d6:	f04f 32ff 	mov.w	r2, #4294967295
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fdd5 	bl	8000c8a <oqPutTimeout>
 80010e0:	4603      	mov	r3, r0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <_get>:

static msg_t _get(void *ip) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	330c      	adds	r3, #12
 80010f6:	f04f 31ff 	mov.w	r1, #4294967295
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fd21 	bl	8000b42 <iqGetTimeout>
 8001100:	4603      	mov	r3, r0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 800110a:	b580      	push	{r7, lr}
 800110c:	b084      	sub	sp, #16
 800110e:	af00      	add	r7, sp, #0
 8001110:	60f8      	str	r0, [r7, #12]
 8001112:	460b      	mov	r3, r1
 8001114:	607a      	str	r2, [r7, #4]
 8001116:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	3330      	adds	r3, #48	; 0x30
 800111c:	7af9      	ldrb	r1, [r7, #11]
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fdb2 	bl	8000c8a <oqPutTimeout>
 8001126:	4603      	mov	r3, r0
}
 8001128:	4618      	mov	r0, r3
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	330c      	adds	r3, #12
 800113e:	6839      	ldr	r1, [r7, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fcfe 	bl	8000b42 <iqGetTimeout>
 8001146:	4603      	mov	r3, r0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
 800115c:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	68b9      	ldr	r1, [r7, #8]
 800116a:	f7ff fe0a 	bl	8000d82 <oqWriteTimeout>
 800116e:	4603      	mov	r3, r0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f103 000c 	add.w	r0, r3, #12
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68b9      	ldr	r1, [r7, #8]
 8001192:	f7ff fd14 	bl	8000bbe <iqReadTimeout>
 8001196:	4603      	mov	r3, r0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 80011a0:	b480      	push	{r7}
 80011a2:	b087      	sub	sp, #28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <_ctl+0x1e>
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d103      	bne.n	80011c4 <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 80011bc:	e005      	b.n	80011ca <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 80011be:	f06f 0313 	mvn.w	r3, #19
 80011c2:	e003      	b.n	80011cc <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 80011c4:	f06f 0313 	mvn.w	r3, #19
 80011c8:	e000      	b.n	80011cc <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	371c      	adds	r7, #28
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr

080011d6 <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 80011d6:	b580      	push	{r7, lr}
 80011d8:	af00      	add	r7, sp, #0

  sd_lld_init();
 80011da:	f005 f89d 	bl	8006318 <sd_lld_init>
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4a07      	ldr	r2, [pc, #28]	; (800120c <sdObjectInit+0x28>)
 80011f0:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	3304      	adds	r3, #4
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff24 	bl	8001044 <osalEventObjectInit>
  sdp->state = SD_STOP;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	721a      	strb	r2, [r3, #8]
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	0800839c 	.word	0x0800839c

08001210 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(sdp != NULL);

  osalSysLock();
 800121a:	f7ff ff07 	bl	800102c <osalSysLock>
  }
  else {
    sdp->state = SD_STOP;
  }
#else
  sd_lld_start(sdp, config);
 800121e:	6839      	ldr	r1, [r7, #0]
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f005 f8cf 	bl	80063c4 <sd_lld_start>
  sdp->state = SD_READY;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2202      	movs	r2, #2
 800122a:	721a      	strb	r2, [r3, #8]
  msg = HAL_RET_SUCCESS;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 8001230:	f7ff ff02 	bl	8001038 <osalSysUnlock>

  return msg;
 8001234:	68fb      	ldr	r3, [r7, #12]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 800123e:	b580      	push	{r7, lr}
 8001240:	b082      	sub	sp, #8
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
 8001246:	460b      	mov	r3, r1
 8001248:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	695b      	ldr	r3, [r3, #20]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d105      	bne.n	800125e <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3304      	adds	r3, #4
 8001256:	2104      	movs	r1, #4
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fefe 	bl	800105a <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	330c      	adds	r3, #12
 8001262:	78fa      	ldrb	r2, [r7, #3]
 8001264:	4611      	mov	r1, r2
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fc2d 	bl	8000ac6 <iqPutI>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	da06      	bge.n	8001280 <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3304      	adds	r3, #4
 8001276:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff feed 	bl	800105a <osalEventBroadcastFlagsI>
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f006 fca8 	bl	8007be6 <chMtxObjectInit>
}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 800129e:	b580      	push	{r7, lr}
 80012a0:	af00      	add	r7, sp, #0

  spi_lld_init();
 80012a2:	f004 fa79 	bl	8005798 <spi_lld_init>
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}

080012aa <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	330c      	adds	r3, #12
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff ffdd 	bl	8001288 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	2330      	movs	r3, #48	; 0x30
 80012de:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f383 8811 	msr	BASEPRI, r3
}
 80012e6:	bf00      	nop
}
 80012e8:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 80012ea:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr

080012f6 <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 80012f6:	b480      	push	{r7}
 80012f8:	b083      	sub	sp, #12
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	2300      	movs	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f383 8811 	msr	BASEPRI, r3
}
 8001306:	bf00      	nop
}
 8001308:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 800130a:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr

08001316 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001316:	b580      	push	{r7, lr}
 8001318:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800131a:	f7ff ffdc 	bl	80012d6 <chSysLockFromISR>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}

08001322 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001322:	b580      	push	{r7, lr}
 8001324:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001326:	f7ff ffe6 	bl	80012f6 <chSysUnlockFromISR>
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}

0800132e <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 800132e:	b480      	push	{r7}
 8001330:	b085      	sub	sp, #20
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	1c5a      	adds	r2, r3, #1
 800133a:	607a      	str	r2, [r7, #4]
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	021b      	lsls	r3, r3, #8
 8001346:	b21a      	sxth	r2, r3
 8001348:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800134c:	4313      	orrs	r3, r2
 800134e:	b21b      	sxth	r3, r3
 8001350:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001352:	89fb      	ldrh	r3, [r7, #14]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr

0800135e <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f003 fd8c 	bl	8004e90 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d005      	beq.n	800138e <set_address+0x30>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2101      	movs	r1, #1
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2203      	movs	r2, #3
 8001392:	701a      	strb	r2, [r3, #0]
}
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 800139c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80013aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80013b4:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 80013b6:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80013b8:	f640 4202 	movw	r2, #3074	; 0xc02
 80013bc:	4293      	cmp	r3, r2
 80013be:	f000 8120 	beq.w	8001602 <default_handler+0x266>
 80013c2:	f640 4202 	movw	r2, #3074	; 0xc02
 80013c6:	4293      	cmp	r3, r2
 80013c8:	f200 81e4 	bhi.w	8001794 <default_handler+0x3f8>
 80013cc:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80013d0:	f000 80d6 	beq.w	8001580 <default_handler+0x1e4>
 80013d4:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80013d8:	f200 81dc 	bhi.w	8001794 <default_handler+0x3f8>
 80013dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013e0:	f000 80c1 	beq.w	8001566 <default_handler+0x1ca>
 80013e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013e8:	f200 81d4 	bhi.w	8001794 <default_handler+0x3f8>
 80013ec:	f240 6201 	movw	r2, #1537	; 0x601
 80013f0:	4293      	cmp	r3, r2
 80013f2:	f200 81cf 	bhi.w	8001794 <default_handler+0x3f8>
 80013f6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80013fa:	f080 808e 	bcs.w	800151a <default_handler+0x17e>
 80013fe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001402:	d072      	beq.n	80014ea <default_handler+0x14e>
 8001404:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001408:	f200 81c4 	bhi.w	8001794 <default_handler+0x3f8>
 800140c:	f240 3202 	movw	r2, #770	; 0x302
 8001410:	4293      	cmp	r3, r2
 8001412:	f000 818b 	beq.w	800172c <default_handler+0x390>
 8001416:	f240 3202 	movw	r2, #770	; 0x302
 800141a:	4293      	cmp	r3, r2
 800141c:	f200 81ba 	bhi.w	8001794 <default_handler+0x3f8>
 8001420:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001424:	d046      	beq.n	80014b4 <default_handler+0x118>
 8001426:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800142a:	f200 81b3 	bhi.w	8001794 <default_handler+0x3f8>
 800142e:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001432:	f000 8147 	beq.w	80016c4 <default_handler+0x328>
 8001436:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 800143a:	f200 81ab 	bhi.w	8001794 <default_handler+0x3f8>
 800143e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001442:	d01c      	beq.n	800147e <default_handler+0xe2>
 8001444:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001448:	f200 81a4 	bhi.w	8001794 <default_handler+0x3f8>
 800144c:	2b02      	cmp	r3, #2
 800144e:	f000 80e3 	beq.w	8001618 <default_handler+0x27c>
 8001452:	2b02      	cmp	r3, #2
 8001454:	f200 819e 	bhi.w	8001794 <default_handler+0x3f8>
 8001458:	2b00      	cmp	r3, #0
 800145a:	d003      	beq.n	8001464 <default_handler+0xc8>
 800145c:	2b01      	cmp	r3, #1
 800145e:	f000 80d0 	beq.w	8001602 <default_handler+0x266>
 8001462:	e197      	b.n	8001794 <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f103 0288 	add.w	r2, r3, #136	; 0x88
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	675a      	str	r2, [r3, #116]	; 0x74
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2202      	movs	r2, #2
 8001472:	679a      	str	r2, [r3, #120]	; 0x78
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800147a:	2301      	movs	r3, #1
 800147c:	e18b      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001484:	2b01      	cmp	r3, #1
 8001486:	d113      	bne.n	80014b0 <default_handler+0x114>
      usbp->status &= ~2U;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800148e:	f023 0302 	bic.w	r3, r3, #2
 8001492:	b29a      	uxth	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	675a      	str	r2, [r3, #116]	; 0x74
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	679a      	str	r2, [r3, #120]	; 0x78
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e172      	b.n	8001796 <default_handler+0x3fa>
    }
    return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e170      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d113      	bne.n	80014e6 <default_handler+0x14a>
      usbp->status |= 2U;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80014c4:	f043 0302 	orr.w	r3, r3, #2
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	675a      	str	r2, [r3, #116]	; 0x74
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	679a      	str	r2, [r3, #120]	; 0x78
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e157      	b.n	8001796 <default_handler+0x3fa>
    }
    return false;
 80014e6:	2300      	movs	r3, #0
 80014e8:	e155      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d107      	bne.n	8001504 <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d102      	bne.n	8001504 <default_handler+0x168>
      set_address(usbp);
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff ff2d 	bl	800135e <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	675a      	str	r2, [r3, #116]	; 0x74
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	679a      	str	r2, [r3, #120]	; 0x78
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 8001516:	2301      	movs	r3, #1
 8001518:	e13d      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	685c      	ldr	r4, [r3, #4]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3384      	adds	r3, #132	; 0x84
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff fefc 	bl	800132e <get_hword>
 8001536:	4603      	mov	r3, r0
 8001538:	4632      	mov	r2, r6
 800153a:	4629      	mov	r1, r5
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	47a0      	blx	r4
 8001540:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d101      	bne.n	800154c <default_handler+0x1b0>
      return false;
 8001548:	2300      	movs	r3, #0
 800154a:	e124      	b.n	8001796 <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	675a      	str	r2, [r3, #116]	; 0x74
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	679a      	str	r2, [r3, #120]	; 0x78
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8001562:	2301      	movs	r3, #1
 8001564:	e117      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	675a      	str	r2, [r3, #116]	; 0x74
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	679a      	str	r2, [r3, #120]	; 0x78
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800157c:	2301      	movs	r3, #1
 800157e:	e10a      	b.n	8001796 <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b04      	cmp	r3, #4
 8001586:	d118      	bne.n	80015ba <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8001588:	f7ff fec5 	bl	8001316 <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f000 f93d 	bl	800180c <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 8001592:	f7ff fec6 	bl	8001322 <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2203      	movs	r2, #3
 80015a2:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d005      	beq.n	80015ba <default_handler+0x21e>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2103      	movs	r1, #3
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d013      	beq.n	80015ec <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2204      	movs	r2, #4
 80015d4:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <default_handler+0x250>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2102      	movs	r1, #2
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	675a      	str	r2, [r3, #116]	; 0x74
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	679a      	str	r2, [r3, #120]	; 0x78
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80015fe:	2301      	movs	r3, #1
 8001600:	e0c9      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a66      	ldr	r2, [pc, #408]	; (80017a0 <default_handler+0x404>)
 8001606:	675a      	str	r2, [r3, #116]	; 0x74
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2202      	movs	r2, #2
 800160c:	679a      	str	r2, [r3, #120]	; 0x78
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8001614:	2301      	movs	r3, #1
 8001616:	e0be      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800161e:	b25b      	sxtb	r3, r3
 8001620:	2b00      	cmp	r3, #0
 8001622:	da27      	bge.n	8001674 <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800162a:	f003 030f 	and.w	r3, r3, #15
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4619      	mov	r1, r3
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f003 fc77 	bl	8004f26 <usb_lld_get_status_in>
 8001638:	4603      	mov	r3, r0
 800163a:	2b01      	cmp	r3, #1
 800163c:	d002      	beq.n	8001644 <default_handler+0x2a8>
 800163e:	2b02      	cmp	r3, #2
 8001640:	d00b      	beq.n	800165a <default_handler+0x2be>
 8001642:	e015      	b.n	8001670 <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a57      	ldr	r2, [pc, #348]	; (80017a4 <default_handler+0x408>)
 8001648:	675a      	str	r2, [r3, #116]	; 0x74
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2202      	movs	r2, #2
 800164e:	679a      	str	r2, [r3, #120]	; 0x78
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8001656:	2301      	movs	r3, #1
 8001658:	e09d      	b.n	8001796 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a52      	ldr	r2, [pc, #328]	; (80017a8 <default_handler+0x40c>)
 800165e:	675a      	str	r2, [r3, #116]	; 0x74
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2202      	movs	r2, #2
 8001664:	679a      	str	r2, [r3, #120]	; 0x78
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 800166c:	2301      	movs	r3, #1
 800166e:	e092      	b.n	8001796 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 8001670:	2300      	movs	r3, #0
 8001672:	e090      	b.n	8001796 <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800167a:	f003 030f 	and.w	r3, r3, #15
 800167e:	b2db      	uxtb	r3, r3
 8001680:	4619      	mov	r1, r3
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f003 fc2c 	bl	8004ee0 <usb_lld_get_status_out>
 8001688:	4603      	mov	r3, r0
 800168a:	2b01      	cmp	r3, #1
 800168c:	d002      	beq.n	8001694 <default_handler+0x2f8>
 800168e:	2b02      	cmp	r3, #2
 8001690:	d00b      	beq.n	80016aa <default_handler+0x30e>
 8001692:	e015      	b.n	80016c0 <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a43      	ldr	r2, [pc, #268]	; (80017a4 <default_handler+0x408>)
 8001698:	675a      	str	r2, [r3, #116]	; 0x74
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2202      	movs	r2, #2
 800169e:	679a      	str	r2, [r3, #120]	; 0x78
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e075      	b.n	8001796 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a3e      	ldr	r2, [pc, #248]	; (80017a8 <default_handler+0x40c>)
 80016ae:	675a      	str	r2, [r3, #116]	; 0x74
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2202      	movs	r2, #2
 80016b4:	679a      	str	r2, [r3, #120]	; 0x78
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80016bc:	2301      	movs	r3, #1
 80016be:	e06a      	b.n	8001796 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e068      	b.n	8001796 <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <default_handler+0x336>
      return false;
 80016ce:	2300      	movs	r3, #0
 80016d0:	e061      	b.n	8001796 <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80016d8:	f003 030f 	and.w	r3, r3, #15
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d01a      	beq.n	8001716 <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	da0a      	bge.n	8001702 <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80016f2:	f003 030f 	and.w	r3, r3, #15
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	4619      	mov	r1, r3
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f003 fdf2 	bl	80052e4 <usb_lld_clear_in>
 8001700:	e009      	b.n	8001716 <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001708:	f003 030f 	and.w	r3, r3, #15
 800170c:	b2db      	uxtb	r3, r3
 800170e:	4619      	mov	r1, r3
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f003 fdca 	bl	80052aa <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	675a      	str	r2, [r3, #116]	; 0x74
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	679a      	str	r2, [r3, #120]	; 0x78
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001728:	2301      	movs	r3, #1
 800172a:	e034      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <default_handler+0x39e>
      return false;
 8001736:	2300      	movs	r3, #0
 8001738:	e02d      	b.n	8001796 <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001740:	f003 030f 	and.w	r3, r3, #15
 8001744:	2b00      	cmp	r3, #0
 8001746:	d01a      	beq.n	800177e <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800174e:	b25b      	sxtb	r3, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	da0a      	bge.n	800176a <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	b2db      	uxtb	r3, r3
 8001760:	4619      	mov	r1, r3
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f003 fd84 	bl	8005270 <usb_lld_stall_in>
 8001768:	e009      	b.n	800177e <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001770:	f003 030f 	and.w	r3, r3, #15
 8001774:	b2db      	uxtb	r3, r3
 8001776:	4619      	mov	r1, r3
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f003 fd5c 	bl	8005236 <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	675a      	str	r2, [r3, #116]	; 0x74
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	679a      	str	r2, [r3, #120]	; 0x78
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 8001794:	2300      	movs	r3, #0
  }
}
 8001796:	4618      	mov	r0, r3
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800179e:	bf00      	nop
 80017a0:	080083c4 	.word	0x080083c4
 80017a4:	080083cc 	.word	0x080083cc
 80017a8:	080083c8 	.word	0x080083c8

080017ac <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0

  usb_lld_init();
 80017b0:	f003 fabc 	bl	8004d2c <usb_lld_init>
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2201      	movs	r2, #1
 80017c4:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80017cc:	2300      	movs	r3, #0
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	e00e      	b.n	80017f0 <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	320c      	adds	r2, #12
 80017d8:	2100      	movs	r1, #0
 80017da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	3214      	adds	r2, #20
 80017e4:	2100      	movs	r1, #0
 80017e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	3301      	adds	r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2b07      	cmp	r3, #7
 80017f4:	d9ed      	bls.n	80017d2 <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	815a      	strh	r2, [r3, #10]
}
 8001802:	bf00      	nop
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr

0800180c <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	891b      	ldrh	r3, [r3, #8]
 8001818:	f003 0301 	and.w	r3, r3, #1
 800181c:	b29a      	uxth	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	895b      	ldrh	r3, [r3, #10]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	b29a      	uxth	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8001830:	2301      	movs	r3, #1
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	e009      	b.n	800184a <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	3302      	adds	r3, #2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4413      	add	r3, r2
 8001840:	2200      	movs	r2, #0
 8001842:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3301      	adds	r3, #1
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2b08      	cmp	r3, #8
 800184e:	d9f2      	bls.n	8001836 <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f003 fb37 	bl	8004ec4 <usb_lld_disable_endpoints>
}
 8001856:	bf00      	nop
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 800185e:	b580      	push	{r7, lr}
 8001860:	b086      	sub	sp, #24
 8001862:	af00      	add	r7, sp, #0
 8001864:	60f8      	str	r0, [r7, #12]
 8001866:	607a      	str	r2, [r7, #4]
 8001868:	603b      	str	r3, [r7, #0]
 800186a:	460b      	mov	r3, r1
 800186c:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	895a      	ldrh	r2, [r3, #10]
 8001872:	7afb      	ldrb	r3, [r7, #11]
 8001874:	2101      	movs	r1, #1
 8001876:	fa01 f303 	lsl.w	r3, r1, r3
 800187a:	b29b      	uxth	r3, r3
 800187c:	4313      	orrs	r3, r2
 800187e:	b29a      	uxth	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 8001884:	7afb      	ldrb	r3, [r7, #11]
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	3302      	adds	r3, #2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	2200      	movs	r2, #0
 80018a4:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 80018a6:	7afb      	ldrb	r3, [r7, #11]
 80018a8:	4619      	mov	r1, r3
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f003 fb75 	bl	8004f9a <usb_lld_start_out>
}
 80018b0:	bf00      	nop
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	603b      	str	r3, [r7, #0]
 80018c4:	460b      	mov	r3, r1
 80018c6:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	891a      	ldrh	r2, [r3, #8]
 80018cc:	7afb      	ldrb	r3, [r7, #11]
 80018ce:	2101      	movs	r1, #1
 80018d0:	fa01 f303 	lsl.w	r3, r1, r3
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	4313      	orrs	r3, r2
 80018d8:	b29a      	uxth	r2, r3
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 80018de:	7afb      	ldrb	r3, [r7, #11]
 80018e0:	68fa      	ldr	r2, [r7, #12]
 80018e2:	3302      	adds	r3, #2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	2200      	movs	r2, #0
 80018fe:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 8001900:	7afb      	ldrb	r3, [r7, #11]
 8001902:	4619      	mov	r1, r3
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f003 fbe7 	bl	80050d8 <usb_lld_start_in>
}
 800190a:	bf00      	nop
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8001912:	b580      	push	{r7, lr}
 8001914:	b084      	sub	sp, #16
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2202      	movs	r2, #2
 800191e:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	e009      	b.n	800195e <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	3302      	adds	r3, #2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4413      	add	r3, r2
 8001954:	2200      	movs	r2, #0
 8001956:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	3301      	adds	r3, #1
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2b08      	cmp	r3, #8
 8001962:	d9f2      	bls.n	800194a <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f003 f9f3 	bl	8004d58 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d005      	beq.n	8001988 <_usb_reset+0x76>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2100      	movs	r1, #0
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	4798      	blx	r3
}
 8001988:	bf00      	nop
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b05      	cmp	r3, #5
 800199e:	d018      	beq.n	80019d2 <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	781a      	ldrb	r2, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2205      	movs	r2, #5
 80019ae:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d005      	beq.n	80019c6 <_usb_suspend+0x36>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2104      	movs	r1, #4
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b05      	cmp	r3, #5
 80019e8:	d10f      	bne.n	8001a0a <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d005      	beq.n	8001a0a <_usb_wakeup+0x30>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2105      	movs	r1, #5
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	4798      	blx	r3
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b084      	sub	sp, #16
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f103 0280 	add.w	r2, r3, #128	; 0x80
 8001a36:	78fb      	ldrb	r3, [r7, #3]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f003 fa96 	bl	8004f6c <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00a      	beq.n	8001a60 <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	4798      	blx	r3
 8001a54:	4603      	mov	r3, r0
 8001a56:	f083 0301 	eor.w	r3, r3, #1
 8001a5a:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d027      	beq.n	8001ab0 <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001a66:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d108      	bne.n	8001a80 <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff fc94 	bl	800139c <default_handler>
 8001a74:	4603      	mov	r3, r0
 8001a76:	f083 0301 	eor.w	r3, r3, #1
 8001a7a:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d017      	beq.n	8001ab0 <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 8001a80:	2100      	movs	r1, #0
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f003 fbf4 	bl	8005270 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8001a88:	2100      	movs	r1, #0
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f003 fbd3 	bl	8005236 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d005      	beq.n	8001aa6 <_usb_ep0setup+0x94>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2106      	movs	r1, #6
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2206      	movs	r2, #6
 8001aaa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 8001aae:	e05b      	b.n	8001b68 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3386      	adds	r3, #134	; 0x86
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff fc3a 	bl	800132e <get_hword>
 8001aba:	4603      	mov	r3, r0
 8001abc:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d202      	bcs.n	8001ace <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001ad4:	b25b      	sxtb	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	da23      	bge.n	8001b22 <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d010      	beq.n	8001b04 <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2209      	movs	r2, #9
 8001ae6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8001aea:	f7ff fc14 	bl	8001316 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001af6:	2100      	movs	r1, #0
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff fedd 	bl	80018b8 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8001afe:	f7ff fc10 	bl	8001322 <osalSysUnlockFromISR>
 8001b02:	e031      	b.n	8001b68 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2214      	movs	r2, #20
 8001b08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8001b0c:	f7ff fc03 	bl	8001316 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 8001b10:	2300      	movs	r3, #0
 8001b12:	2200      	movs	r2, #0
 8001b14:	2100      	movs	r1, #0
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f7ff fea1 	bl	800185e <usbStartReceiveI>
      osalSysUnlockFromISR();
 8001b1c:	f7ff fc01 	bl	8001322 <osalSysUnlockFromISR>
 8001b20:	e022      	b.n	8001b68 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d010      	beq.n	8001b4c <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2215      	movs	r2, #21
 8001b2e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8001b32:	f7ff fbf0 	bl	8001316 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001b3e:	2100      	movs	r1, #0
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff fe8c 	bl	800185e <usbStartReceiveI>
      osalSysUnlockFromISR();
 8001b46:	f7ff fbec 	bl	8001322 <osalSysUnlockFromISR>
 8001b4a:	e00d      	b.n	8001b68 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	220b      	movs	r2, #11
 8001b50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8001b54:	f7ff fbdf 	bl	8001316 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8001b58:	2300      	movs	r3, #0
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff feaa 	bl	80018b8 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8001b64:	f7ff fbdd 	bl	8001322 <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001b82:	2b15      	cmp	r3, #21
 8001b84:	f200 808b 	bhi.w	8001c9e <_usb_ep0in+0x12e>
 8001b88:	a201      	add	r2, pc, #4	; (adr r2, 8001b90 <_usb_ep0in+0x20>)
 8001b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b8e:	bf00      	nop
 8001b90:	08001c6f 	.word	0x08001c6f
 8001b94:	08001c9f 	.word	0x08001c9f
 8001b98:	08001c9f 	.word	0x08001c9f
 8001b9c:	08001c9f 	.word	0x08001c9f
 8001ba0:	08001c9f 	.word	0x08001c9f
 8001ba4:	08001c9f 	.word	0x08001c9f
 8001ba8:	08001c6f 	.word	0x08001c6f
 8001bac:	08001c9f 	.word	0x08001c9f
 8001bb0:	08001c9f 	.word	0x08001c9f
 8001bb4:	08001be9 	.word	0x08001be9
 8001bb8:	08001c37 	.word	0x08001c37
 8001bbc:	08001c55 	.word	0x08001c55
 8001bc0:	08001c9f 	.word	0x08001c9f
 8001bc4:	08001c9f 	.word	0x08001c9f
 8001bc8:	08001c9f 	.word	0x08001c9f
 8001bcc:	08001c9f 	.word	0x08001c9f
 8001bd0:	08001c9f 	.word	0x08001c9f
 8001bd4:	08001c9f 	.word	0x08001c9f
 8001bd8:	08001c9f 	.word	0x08001c9f
 8001bdc:	08001c9f 	.word	0x08001c9f
 8001be0:	08001c6f 	.word	0x08001c6f
 8001be4:	08001c6f 	.word	0x08001c6f
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3386      	adds	r3, #134	; 0x86
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fb9e 	bl	800132e <get_hword>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d91a      	bls.n	8001c36 <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	68d2      	ldr	r2, [r2, #12]
 8001c08:	8a12      	ldrh	r2, [r2, #16]
 8001c0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c0e:	fb01 f202 	mul.w	r2, r1, r2
 8001c12:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10e      	bne.n	8001c36 <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 8001c18:	f7ff fb7d 	bl	8001316 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2100      	movs	r1, #0
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff fe48 	bl	80018b8 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8001c28:	f7ff fb7b 	bl	8001322 <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	220a      	movs	r2, #10
 8001c30:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 8001c34:	e033      	b.n	8001c9e <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2214      	movs	r2, #20
 8001c3a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8001c3e:	f7ff fb6a 	bl	8001316 <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 8001c42:	2300      	movs	r3, #0
 8001c44:	2200      	movs	r2, #0
 8001c46:	2100      	movs	r1, #0
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff fe08 	bl	800185e <usbStartReceiveI>
    osalSysUnlockFromISR();
 8001c4e:	f7ff fb68 	bl	8001322 <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 8001c52:	e024      	b.n	8001c9e <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d003      	beq.n	8001c64 <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001c6c:	e017      	b.n	8001c9e <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8001c6e:	2100      	movs	r1, #0
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f003 fafd 	bl	8005270 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001c76:	2100      	movs	r1, #0
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f003 fadc 	bl	8005236 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d005      	beq.n	8001c94 <_usb_ep0in+0x124>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2106      	movs	r1, #6
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2206      	movs	r2, #6
 8001c98:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001c9c:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001cb6:	2b15      	cmp	r3, #21
 8001cb8:	d869      	bhi.n	8001d8e <_usb_ep0out+0xea>
 8001cba:	a201      	add	r2, pc, #4	; (adr r2, 8001cc0 <_usb_ep0out+0x1c>)
 8001cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc0:	08001d5d 	.word	0x08001d5d
 8001cc4:	08001d8f 	.word	0x08001d8f
 8001cc8:	08001d8f 	.word	0x08001d8f
 8001ccc:	08001d8f 	.word	0x08001d8f
 8001cd0:	08001d8f 	.word	0x08001d8f
 8001cd4:	08001d8f 	.word	0x08001d8f
 8001cd8:	08001d5d 	.word	0x08001d5d
 8001cdc:	08001d8f 	.word	0x08001d8f
 8001ce0:	08001d8f 	.word	0x08001d8f
 8001ce4:	08001d5d 	.word	0x08001d5d
 8001ce8:	08001d5d 	.word	0x08001d5d
 8001cec:	08001d5d 	.word	0x08001d5d
 8001cf0:	08001d8f 	.word	0x08001d8f
 8001cf4:	08001d8f 	.word	0x08001d8f
 8001cf8:	08001d8f 	.word	0x08001d8f
 8001cfc:	08001d8f 	.word	0x08001d8f
 8001d00:	08001d8f 	.word	0x08001d8f
 8001d04:	08001d8f 	.word	0x08001d8f
 8001d08:	08001d8f 	.word	0x08001d8f
 8001d0c:	08001d8f 	.word	0x08001d8f
 8001d10:	08001d37 	.word	0x08001d37
 8001d14:	08001d19 	.word	0x08001d19
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	220b      	movs	r2, #11
 8001d1c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8001d20:	f7ff faf9 	bl	8001316 <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 8001d24:	2300      	movs	r3, #0
 8001d26:	2200      	movs	r2, #0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff fdc4 	bl	80018b8 <usbStartTransmitI>
    osalSysUnlockFromISR();
 8001d30:	f7ff faf7 	bl	8001322 <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 8001d34:	e02b      	b.n	8001d8e <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d124      	bne.n	8001d8c <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001d5a:	e018      	b.n	8001d8e <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f003 fa86 	bl	8005270 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001d64:	2100      	movs	r1, #0
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f003 fa65 	bl	8005236 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d005      	beq.n	8001d82 <_usb_ep0out+0xde>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2106      	movs	r1, #6
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2206      	movs	r2, #6
 8001d86:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001d8a:	e000      	b.n	8001d8e <_usb_ep0out+0xea>
      break;
 8001d8c:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8001d98:	f000 f802 	bl	8001da0 <fsmcInit>
#endif
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <fsmcInit+0x20>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d105      	bne.n	8001db8 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8001dac:	4b04      	ldr	r3, [pc, #16]	; (8001dc0 <fsmcInit+0x20>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 8001db2:	4b03      	ldr	r3, [pc, #12]	; (8001dc0 <fsmcInit+0x20>)
 8001db4:	4a03      	ldr	r2, [pc, #12]	; (8001dc4 <fsmcInit+0x24>)
 8001db6:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr
 8001dc0:	24000000 	.word	0x24000000
 8001dc4:	52004140 	.word	0x52004140

08001dc8 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 8001dcc:	4804      	ldr	r0, [pc, #16]	; (8001de0 <Vector100+0x18>)
 8001dce:	f004 fe41 	bl	8006a54 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 8001dd2:	4803      	ldr	r0, [pc, #12]	; (8001de0 <Vector100+0x18>)
 8001dd4:	f004 fe78 	bl	8006ac8 <__trace_isr_leave>
 8001dd8:	f006 f914 	bl	8008004 <__port_irq_epilogue>
}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	080083d0 	.word	0x080083d0

08001de4 <long_to_string_with_divisor>:
#define FLOAT_PRECISION 9

static char *long_to_string_with_divisor(char *p,
                                         long num,
                                         unsigned radix,
                                         long divisor) {
 8001de4:	b480      	push	{r7}
 8001de6:	b089      	sub	sp, #36	; 0x24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
 8001df0:	603b      	str	r3, [r7, #0]
  int i;
  char *q;
  long l, ll;

  l = num;
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	617b      	str	r3, [r7, #20]
  if (divisor == 0) {
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d102      	bne.n	8001e02 <long_to_string_with_divisor+0x1e>
    ll = num;
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	e001      	b.n	8001e06 <long_to_string_with_divisor+0x22>
  } else {
    ll = divisor;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	613b      	str	r3, [r7, #16]
  }

  q = p + MAX_FILLER;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	330b      	adds	r3, #11
 8001e0a:	61bb      	str	r3, [r7, #24]
  do {
    i = (int)(l % radix);
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	fbb3 f2f2 	udiv	r2, r3, r2
 8001e14:	6879      	ldr	r1, [r7, #4]
 8001e16:	fb01 f202 	mul.w	r2, r1, r2
 8001e1a:	1a9b      	subs	r3, r3, r2
 8001e1c:	61fb      	str	r3, [r7, #28]
    i += '0';
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3330      	adds	r3, #48	; 0x30
 8001e22:	61fb      	str	r3, [r7, #28]
    if (i > '9') {
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	2b39      	cmp	r3, #57	; 0x39
 8001e28:	dd02      	ble.n	8001e30 <long_to_string_with_divisor+0x4c>
      i += 'A' - '0' - 10;
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	3307      	adds	r3, #7
 8001e2e:	61fb      	str	r3, [r7, #28]
    }
    *--q = i;
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	61bb      	str	r3, [r7, #24]
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	701a      	strb	r2, [r3, #0]
    l /= radix;
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	617b      	str	r3, [r7, #20]
  } while ((ll /= radix) != 0);
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e50:	613b      	str	r3, [r7, #16]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d1d9      	bne.n	8001e0c <long_to_string_with_divisor+0x28>

  i = (int)(p + MAX_FILLER - q);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f103 020b 	add.w	r2, r3, #11
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	61fb      	str	r3, [r7, #28]
  do
    *p++ = *q++;
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	1c53      	adds	r3, r2, #1
 8001e68:	61bb      	str	r3, [r7, #24]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	1c59      	adds	r1, r3, #1
 8001e6e:	60f9      	str	r1, [r7, #12]
 8001e70:	7812      	ldrb	r2, [r2, #0]
 8001e72:	701a      	strb	r2, [r3, #0]
  while (--i);
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	3b01      	subs	r3, #1
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1f1      	bne.n	8001e64 <long_to_string_with_divisor+0x80>

  return p;
 8001e80:	68fb      	ldr	r3, [r7, #12]
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3724      	adds	r7, #36	; 0x24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bc80      	pop	{r7}
 8001e8a:	4770      	bx	lr

08001e8c <ch_ltoa>:

static char *ch_ltoa(char *p, long num, unsigned radix) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]

  return long_to_string_with_divisor(p, num, radix, 0);
 8001e98:	2300      	movs	r3, #0
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	f7ff ffa0 	bl	8001de4 <long_to_string_with_divisor>
 8001ea4:	4603      	mov	r3, r0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <chvprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b090      	sub	sp, #64	; 0x40
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  char *p, *s, c, filler;
  int i, precision, width;
  int n = 0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	627b      	str	r3, [r7, #36]	; 0x24
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	1c5a      	adds	r2, r3, #1
 8001ec4:	60ba      	str	r2, [r7, #8]
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (c == 0) {
 8001ecc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <chvprintf+0x28>
      return n;
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed6:	e24c      	b.n	8002372 <chvprintf+0x4c2>
    }
    
    if (c != '%') {
 8001ed8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001edc:	2b25      	cmp	r3, #37	; 0x25
 8001ede:	d00b      	beq.n	8001ef8 <chvprintf+0x48>
      streamPut(chp, (uint8_t)c);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001eea:	4611      	mov	r1, r2
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	4798      	blx	r3
      n++;
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 8001ef6:	e23b      	b.n	8002370 <chvprintf+0x4c0>
    }
    
    p = tmpbuf;
 8001ef8:	f107 0310 	add.w	r3, r7, #16
 8001efc:	63fb      	str	r3, [r7, #60]	; 0x3c
    s = tmpbuf;
 8001efe:	f107 0310 	add.w	r3, r7, #16
 8001f02:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Alignment mode.*/
    left_align = false;
 8001f04:	2300      	movs	r3, #0
 8001f06:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (*fmt == '-') {
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b2d      	cmp	r3, #45	; 0x2d
 8001f10:	d105      	bne.n	8001f1e <chvprintf+0x6e>
      fmt++;
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	3301      	adds	r3, #1
 8001f16:	60bb      	str	r3, [r7, #8]
      left_align = true;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    }

    /* Sign mode.*/
    do_sign = false;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    if (*fmt == '+') {
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b2b      	cmp	r3, #43	; 0x2b
 8001f2a:	d105      	bne.n	8001f38 <chvprintf+0x88>
      fmt++;
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	60bb      	str	r3, [r7, #8]
      do_sign = true;
 8001f32:	2301      	movs	r3, #1
 8001f34:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    }

    /* Filler mode.*/
    filler = ' ';
 8001f38:	2320      	movs	r3, #32
 8001f3a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    if (*fmt == '0') {
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b30      	cmp	r3, #48	; 0x30
 8001f44:	d105      	bne.n	8001f52 <chvprintf+0xa2>
      fmt++;
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	60bb      	str	r3, [r7, #8]
      filler = '0';
 8001f4c:	2330      	movs	r3, #48	; 0x30
 8001f4e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b2a      	cmp	r3, #42	; 0x2a
 8001f58:	d10e      	bne.n	8001f78 <chvprintf+0xc8>
      width = va_arg(ap, int);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	1d1a      	adds	r2, r3, #4
 8001f5e:	607a      	str	r2, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	62bb      	str	r3, [r7, #40]	; 0x28
      ++fmt;
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	3301      	adds	r3, #1
 8001f68:	60bb      	str	r3, [r7, #8]
      c = *fmt++;
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	60ba      	str	r2, [r7, #8]
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001f76:	e025      	b.n	8001fc4 <chvprintf+0x114>
    }
    else {
      width = 0;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (true) {
        c = *fmt++;
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	60ba      	str	r2, [r7, #8]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        if (c == 0) {
 8001f88:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d101      	bne.n	8001f94 <chvprintf+0xe4>
          return n;
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	e1ee      	b.n	8002372 <chvprintf+0x4c2>
        }
        if (c >= '0' && c <= '9') {
 8001f94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f98:	2b2f      	cmp	r3, #47	; 0x2f
 8001f9a:	d913      	bls.n	8001fc4 <chvprintf+0x114>
 8001f9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fa0:	2b39      	cmp	r3, #57	; 0x39
 8001fa2:	d80f      	bhi.n	8001fc4 <chvprintf+0x114>
          c -= '0';
 8001fa4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fa8:	3b30      	subs	r3, #48	; 0x30
 8001faa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          width = width * 10 + c;
 8001fae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	4413      	add	r3, r2
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	461a      	mov	r2, r3
 8001fba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fbe:	4413      	add	r3, r2
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
        c = *fmt++;
 8001fc2:	e7db      	b.n	8001f7c <chvprintf+0xcc>
        }
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (c == '.') {
 8001fc8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fcc:	2b2e      	cmp	r3, #46	; 0x2e
 8001fce:	d13e      	bne.n	800204e <chvprintf+0x19e>
      c = *fmt++;
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	60ba      	str	r2, [r7, #8]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (c == 0) {
 8001fdc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <chvprintf+0x138>
        return n;
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe6:	e1c4      	b.n	8002372 <chvprintf+0x4c2>
      }
      if (c == '*') {
 8001fe8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fec:	2b2a      	cmp	r3, #42	; 0x2a
 8001fee:	d126      	bne.n	800203e <chvprintf+0x18e>
        precision = va_arg(ap, int);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	1d1a      	adds	r2, r3, #4
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
        c = *fmt++;
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	1c5a      	adds	r2, r3, #1
 8001ffe:	60ba      	str	r2, [r7, #8]
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002006:	e022      	b.n	800204e <chvprintf+0x19e>
      }
      else {
        while (c >= '0' && c <= '9') {
          c -= '0';
 8002008:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800200c:	3b30      	subs	r3, #48	; 0x30
 800200e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          precision = precision * 10 + c;
 8002012:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002014:	4613      	mov	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	461a      	mov	r2, r3
 800201e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002022:	4413      	add	r3, r2
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
          c = *fmt++;
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	1c5a      	adds	r2, r3, #1
 800202a:	60ba      	str	r2, [r7, #8]
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          if (c == 0) {
 8002032:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <chvprintf+0x18e>
            return n;
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	e199      	b.n	8002372 <chvprintf+0x4c2>
        while (c >= '0' && c <= '9') {
 800203e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002042:	2b2f      	cmp	r3, #47	; 0x2f
 8002044:	d903      	bls.n	800204e <chvprintf+0x19e>
 8002046:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800204a:	2b39      	cmp	r3, #57	; 0x39
 800204c:	d9dc      	bls.n	8002008 <chvprintf+0x158>
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 800204e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002052:	2b6c      	cmp	r3, #108	; 0x6c
 8002054:	d003      	beq.n	800205e <chvprintf+0x1ae>
 8002056:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800205a:	2b4c      	cmp	r3, #76	; 0x4c
 800205c:	d10e      	bne.n	800207c <chvprintf+0x1cc>
      is_long = true;
 800205e:	2301      	movs	r3, #1
 8002060:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      c = *fmt++;
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	1c5a      	adds	r2, r3, #1
 8002068:	60ba      	str	r2, [r7, #8]
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (c == 0) {
 8002070:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002074:	2b00      	cmp	r3, #0
 8002076:	d114      	bne.n	80020a2 <chvprintf+0x1f2>
        return n;
 8002078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207a:	e17a      	b.n	8002372 <chvprintf+0x4c2>
      }
    }
    else {
      is_long = (c >= 'A') && (c <= 'Z');
 800207c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002080:	2b40      	cmp	r3, #64	; 0x40
 8002082:	d905      	bls.n	8002090 <chvprintf+0x1e0>
 8002084:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002088:	2b5a      	cmp	r3, #90	; 0x5a
 800208a:	d801      	bhi.n	8002090 <chvprintf+0x1e0>
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <chvprintf+0x1e2>
 8002090:	2300      	movs	r3, #0
 8002092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002096:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }

    /* Command decoding.*/
    switch (c) {
 80020a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80020a6:	3b44      	subs	r3, #68	; 0x44
 80020a8:	2b34      	cmp	r3, #52	; 0x34
 80020aa:	f200 80ec 	bhi.w	8002286 <chvprintf+0x3d6>
 80020ae:	a201      	add	r2, pc, #4	; (adr r2, 80020b4 <chvprintf+0x204>)
 80020b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b4:	080021eb 	.word	0x080021eb
 80020b8:	08002287 	.word	0x08002287
 80020bc:	08002287 	.word	0x08002287
 80020c0:	08002287 	.word	0x08002287
 80020c4:	08002287 	.word	0x08002287
 80020c8:	080021eb 	.word	0x080021eb
 80020cc:	08002287 	.word	0x08002287
 80020d0:	08002287 	.word	0x08002287
 80020d4:	08002287 	.word	0x08002287
 80020d8:	08002287 	.word	0x08002287
 80020dc:	08002287 	.word	0x08002287
 80020e0:	08002251 	.word	0x08002251
 80020e4:	08002241 	.word	0x08002241
 80020e8:	08002287 	.word	0x08002287
 80020ec:	08002287 	.word	0x08002287
 80020f0:	08002287 	.word	0x08002287
 80020f4:	08002287 	.word	0x08002287
 80020f8:	08002249 	.word	0x08002249
 80020fc:	08002287 	.word	0x08002287
 8002100:	08002287 	.word	0x08002287
 8002104:	08002241 	.word	0x08002241
 8002108:	08002287 	.word	0x08002287
 800210c:	08002287 	.word	0x08002287
 8002110:	08002287 	.word	0x08002287
 8002114:	08002287 	.word	0x08002287
 8002118:	08002287 	.word	0x08002287
 800211c:	08002287 	.word	0x08002287
 8002120:	08002287 	.word	0x08002287
 8002124:	08002287 	.word	0x08002287
 8002128:	08002287 	.word	0x08002287
 800212c:	08002287 	.word	0x08002287
 8002130:	08002189 	.word	0x08002189
 8002134:	080021eb 	.word	0x080021eb
 8002138:	08002287 	.word	0x08002287
 800213c:	08002287 	.word	0x08002287
 8002140:	08002287 	.word	0x08002287
 8002144:	08002287 	.word	0x08002287
 8002148:	080021eb 	.word	0x080021eb
 800214c:	08002287 	.word	0x08002287
 8002150:	08002287 	.word	0x08002287
 8002154:	08002287 	.word	0x08002287
 8002158:	08002287 	.word	0x08002287
 800215c:	08002287 	.word	0x08002287
 8002160:	08002251 	.word	0x08002251
 8002164:	08002241 	.word	0x08002241
 8002168:	08002287 	.word	0x08002287
 800216c:	08002287 	.word	0x08002287
 8002170:	080021a3 	.word	0x080021a3
 8002174:	08002287 	.word	0x08002287
 8002178:	08002249 	.word	0x08002249
 800217c:	08002287 	.word	0x08002287
 8002180:	08002287 	.word	0x08002287
 8002184:	08002241 	.word	0x08002241
    case 'c':
      filler = ' ';
 8002188:	2320      	movs	r3, #32
 800218a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
      *p++ = va_arg(ap, int);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	1d1a      	adds	r2, r3, #4
 8002192:	607a      	str	r2, [r7, #4]
 8002194:	6819      	ldr	r1, [r3, #0]
 8002196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800219c:	b2ca      	uxtb	r2, r1
 800219e:	701a      	strb	r2, [r3, #0]
      break;
 80021a0:	e079      	b.n	8002296 <chvprintf+0x3e6>
    case 's':
      filler = ' ';
 80021a2:	2320      	movs	r3, #32
 80021a4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
      if ((s = va_arg(ap, char *)) == 0) {
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	1d1a      	adds	r2, r3, #4
 80021ac:	607a      	str	r2, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80021b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <chvprintf+0x30c>
        s = "(null)";
 80021b8:	4b70      	ldr	r3, [pc, #448]	; (800237c <chvprintf+0x4cc>)
 80021ba:	63bb      	str	r3, [r7, #56]	; 0x38
      }
      if (precision == 0) {
 80021bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d102      	bne.n	80021c8 <chvprintf+0x318>
        precision = 32767;
 80021c2:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80021c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      for (p = s; *p && (--precision >= 0); p++)
 80021c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021cc:	e002      	b.n	80021d4 <chvprintf+0x324>
 80021ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021d0:	3301      	adds	r3, #1
 80021d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d05b      	beq.n	8002294 <chvprintf+0x3e4>
 80021dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021de:	3b01      	subs	r3, #1
 80021e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	daf2      	bge.n	80021ce <chvprintf+0x31e>
        ;
      break;
 80021e8:	e054      	b.n	8002294 <chvprintf+0x3e4>
    case 'D':
    case 'd':
    case 'I':
    case 'i':
      if (is_long) {
 80021ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d005      	beq.n	80021fe <chvprintf+0x34e>
        l = va_arg(ap, long);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	1d1a      	adds	r2, r3, #4
 80021f6:	607a      	str	r2, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	61fb      	str	r3, [r7, #28]
 80021fc:	e004      	b.n	8002208 <chvprintf+0x358>
      }
      else {
        l = va_arg(ap, int);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	1d1a      	adds	r2, r3, #4
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	61fb      	str	r3, [r7, #28]
      }
      if (l < 0) {
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	2b00      	cmp	r3, #0
 800220c:	da08      	bge.n	8002220 <chvprintf+0x370>
        *p++ = '-';
 800220e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002210:	1c5a      	adds	r2, r3, #1
 8002212:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002214:	222d      	movs	r2, #45	; 0x2d
 8002216:	701a      	strb	r2, [r3, #0]
        l = -l;
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	425b      	negs	r3, r3
 800221c:	61fb      	str	r3, [r7, #28]
 800221e:	e008      	b.n	8002232 <chvprintf+0x382>
      }
      else
        if (do_sign) {
 8002220:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <chvprintf+0x382>
          *p++ = '+';
 8002228:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800222a:	1c5a      	adds	r2, r3, #1
 800222c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800222e:	222b      	movs	r2, #43	; 0x2b
 8002230:	701a      	strb	r2, [r3, #0]
        }
      p = ch_ltoa(p, l, 10);
 8002232:	220a      	movs	r2, #10
 8002234:	69f9      	ldr	r1, [r7, #28]
 8002236:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002238:	f7ff fe28 	bl	8001e8c <ch_ltoa>
 800223c:	63f8      	str	r0, [r7, #60]	; 0x3c
      break;
 800223e:	e02a      	b.n	8002296 <chvprintf+0x3e6>
#endif
    case 'X':
    case 'x':
    case 'P':
    case 'p':
      c = 16;
 8002240:	2310      	movs	r3, #16
 8002242:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      goto unsigned_common;
 8002246:	e006      	b.n	8002256 <chvprintf+0x3a6>
    case 'U':
    case 'u':
      c = 10;
 8002248:	230a      	movs	r3, #10
 800224a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      goto unsigned_common;
 800224e:	e002      	b.n	8002256 <chvprintf+0x3a6>
    case 'O':
    case 'o':
      c = 8;
 8002250:	2308      	movs	r3, #8
 8002252:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
unsigned_common:
      if (is_long) {
 8002256:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800225a:	2b00      	cmp	r3, #0
 800225c:	d005      	beq.n	800226a <chvprintf+0x3ba>
        l = va_arg(ap, unsigned long);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	1d1a      	adds	r2, r3, #4
 8002262:	607a      	str	r2, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	61fb      	str	r3, [r7, #28]
 8002268:	e004      	b.n	8002274 <chvprintf+0x3c4>
      }
      else {
        l = va_arg(ap, unsigned int);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	1d1a      	adds	r2, r3, #4
 800226e:	607a      	str	r2, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	61fb      	str	r3, [r7, #28]
      }
      p = ch_ltoa(p, l, c);
 8002274:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002278:	461a      	mov	r2, r3
 800227a:	69f9      	ldr	r1, [r7, #28]
 800227c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800227e:	f7ff fe05 	bl	8001e8c <ch_ltoa>
 8002282:	63f8      	str	r0, [r7, #60]	; 0x3c
      break;
 8002284:	e007      	b.n	8002296 <chvprintf+0x3e6>
    default:
      *p++ = c;
 8002286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800228c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8002290:	701a      	strb	r2, [r3, #0]
      break;
 8002292:	e000      	b.n	8002296 <chvprintf+0x3e6>
      break;
 8002294:	bf00      	nop
    }
    i = (int)(p - s);
 8002296:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	633b      	str	r3, [r7, #48]	; 0x30
    if ((width -= i) < 0) {
 800229e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80022a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	da01      	bge.n	80022b0 <chvprintf+0x400>
      width = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
    if (left_align == false) {
 80022b0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80022b4:	f083 0301 	eor.w	r3, r3, #1
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <chvprintf+0x414>
      width = -width;
 80022be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022c0:	425b      	negs	r3, r3
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
    if (width < 0) {
 80022c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	da3a      	bge.n	8002340 <chvprintf+0x490>
      if ((*s == '-' || *s == '+') && filler == '0') {
 80022ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b2d      	cmp	r3, #45	; 0x2d
 80022d0:	d003      	beq.n	80022da <chvprintf+0x42a>
 80022d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b2b      	cmp	r3, #43	; 0x2b
 80022d8:	d113      	bne.n	8002302 <chvprintf+0x452>
 80022da:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022de:	2b30      	cmp	r3, #48	; 0x30
 80022e0:	d10f      	bne.n	8002302 <chvprintf+0x452>
        streamPut(chp, (uint8_t)*s++);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68da      	ldr	r2, [r3, #12]
 80022e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022ea:	1c59      	adds	r1, r3, #1
 80022ec:	63b9      	str	r1, [r7, #56]	; 0x38
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	4619      	mov	r1, r3
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	4790      	blx	r2
        n++;
 80022f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f8:	3301      	adds	r3, #1
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
        i--;
 80022fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022fe:	3b01      	subs	r3, #1
 8002300:	633b      	str	r3, [r7, #48]	; 0x30
      }
      do {
        streamPut(chp, (uint8_t)filler);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800230c:	4611      	mov	r1, r2
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	4798      	blx	r3
        n++;
 8002312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002314:	3301      	adds	r3, #1
 8002316:	627b      	str	r3, [r7, #36]	; 0x24
      } while (++width != 0);
 8002318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231a:	3301      	adds	r3, #1
 800231c:	62bb      	str	r3, [r7, #40]	; 0x28
 800231e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1ee      	bne.n	8002302 <chvprintf+0x452>
    }
    while (--i >= 0) {
 8002324:	e00c      	b.n	8002340 <chvprintf+0x490>
      streamPut(chp, (uint8_t)*s++);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800232e:	1c59      	adds	r1, r3, #1
 8002330:	63b9      	str	r1, [r7, #56]	; 0x38
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	4619      	mov	r1, r3
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	4790      	blx	r2
      n++;
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	3301      	adds	r3, #1
 800233e:	627b      	str	r3, [r7, #36]	; 0x24
    while (--i >= 0) {
 8002340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002342:	3b01      	subs	r3, #1
 8002344:	633b      	str	r3, [r7, #48]	; 0x30
 8002346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002348:	2b00      	cmp	r3, #0
 800234a:	daec      	bge.n	8002326 <chvprintf+0x476>
    }

    while (width) {
 800234c:	e00d      	b.n	800236a <chvprintf+0x4ba>
      streamPut(chp, (uint8_t)filler);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002358:	4611      	mov	r1, r2
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	4798      	blx	r3
      n++;
 800235e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002360:	3301      	adds	r3, #1
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
      width--;
 8002364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002366:	3b01      	subs	r3, #1
 8002368:	62bb      	str	r3, [r7, #40]	; 0x28
    while (width) {
 800236a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1ee      	bne.n	800234e <chvprintf+0x49e>
    c = *fmt++;
 8002370:	e5a6      	b.n	8001ec0 <chvprintf+0x10>
    }
  }
}
 8002372:	4618      	mov	r0, r3
 8002374:	3740      	adds	r7, #64	; 0x40
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	0800826c 	.word	0x0800826c

08002380 <chprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8002380:	b40e      	push	{r1, r2, r3}
 8002382:	b580      	push	{r7, lr}
 8002384:	b085      	sub	sp, #20
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 800238a:	f107 0320 	add.w	r3, r7, #32
 800238e:	60bb      	str	r3, [r7, #8]
  formatted_bytes = chvprintf(chp, fmt, ap);
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	69f9      	ldr	r1, [r7, #28]
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7ff fd8b 	bl	8001eb0 <chvprintf>
 800239a:	60f8      	str	r0, [r7, #12]
  va_end(ap);

  return formatted_bytes;
 800239c:	68fb      	ldr	r3, [r7, #12]
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023a8:	b003      	add	sp, #12
 80023aa:	4770      	bx	lr

080023ac <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	4a12      	ldr	r2, [pc, #72]	; (8002404 <nvicEnableVector+0x58>)
 80023bc:	011b      	lsls	r3, r3, #4
 80023be:	b2d9      	uxtb	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4413      	add	r3, r2
 80023c4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80023c8:	460a      	mov	r2, r1
 80023ca:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f003 021f 	and.w	r2, r3, #31
 80023d2:	490c      	ldr	r1, [pc, #48]	; (8002404 <nvicEnableVector+0x58>)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	2001      	movs	r0, #1
 80023da:	fa00 f202 	lsl.w	r2, r0, r2
 80023de:	3360      	adds	r3, #96	; 0x60
 80023e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f003 021f 	and.w	r2, r3, #31
 80023ea:	4906      	ldr	r1, [pc, #24]	; (8002404 <nvicEnableVector+0x58>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	2001      	movs	r0, #1
 80023f2:	fa00 f202 	lsl.w	r2, r0, r2
 80023f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	e000e100 	.word	0xe000e100

08002408 <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr

08002420 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr

08002468 <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr

08002498 <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr

080024a4 <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr

080024bc <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr

080024c8 <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr

080024d4 <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 80024d8:	bf00      	nop
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr

080024e0 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 80024e4:	210c      	movs	r1, #12
 80024e6:	2025      	movs	r0, #37	; 0x25
 80024e8:	f7ff ff60 	bl	80023ac <nvicEnableVector>
#endif
}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80024f4:	4806      	ldr	r0, [pc, #24]	; (8002510 <VectorD4+0x20>)
 80024f6:	f004 faad 	bl	8006a54 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 80024fa:	4806      	ldr	r0, [pc, #24]	; (8002514 <VectorD4+0x24>)
 80024fc:	f003 ff90 	bl	8006420 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002500:	4803      	ldr	r0, [pc, #12]	; (8002510 <VectorD4+0x20>)
 8002502:	f004 fae1 	bl	8006ac8 <__trace_isr_leave>
 8002506:	f005 fd7d 	bl	8008004 <__port_irq_epilogue>
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	080083dc 	.word	0x080083dc
 8002514:	2400035c 	.word	0x2400035c

08002518 <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr

0800253c <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8002540:	210c      	movs	r1, #12
 8002542:	2035      	movs	r0, #53	; 0x35
 8002544:	f7ff ff32 	bl	80023ac <nvicEnableVector>
#endif
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}

0800254c <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002550:	4806      	ldr	r0, [pc, #24]	; (800256c <Vector114+0x20>)
 8002552:	f004 fa7f 	bl	8006a54 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8002556:	4806      	ldr	r0, [pc, #24]	; (8002570 <Vector114+0x24>)
 8002558:	f003 ff62 	bl	8006420 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 800255c:	4803      	ldr	r0, [pc, #12]	; (800256c <Vector114+0x20>)
 800255e:	f004 fab3 	bl	8006ac8 <__trace_isr_leave>
 8002562:	f005 fd4f 	bl	8008004 <__port_irq_epilogue>
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	080083e8 	.word	0x080083e8
 8002570:	240003bc 	.word	0x240003bc

08002574 <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr

0800258c <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002590:	bf00      	nop
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr

08002598 <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr

080025b0 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 80025c0:	bf00      	nop
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr

080025c8 <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 80025cc:	2107      	movs	r1, #7
 80025ce:	201c      	movs	r0, #28
 80025d0:	f7ff feec 	bl	80023ac <nvicEnableVector>
#endif
}
 80025d4:	bf00      	nop
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80025dc:	4805      	ldr	r0, [pc, #20]	; (80025f4 <VectorB0+0x1c>)
 80025de:	f004 fa39 	bl	8006a54 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 80025e2:	f003 fd1d 	bl	8006020 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80025e6:	4803      	ldr	r0, [pc, #12]	; (80025f4 <VectorB0+0x1c>)
 80025e8:	f004 fa6e 	bl	8006ac8 <__trace_isr_leave>
 80025ec:	f005 fd0a 	bl	8008004 <__port_irq_epilogue>
}
 80025f0:	bf00      	nop
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	080083f4 	.word	0x080083f4

080025f8 <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	bc80      	pop	{r7}
 800260e:	4770      	bx	lr

08002610 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr

08002628 <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr

08002658 <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr

08002664 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002668:	f7ff fece 	bl	8002408 <exti0_irq_init>
  exti1_irq_init();
 800266c:	f7ff fed2 	bl	8002414 <exti1_irq_init>
  exti2_irq_init();
 8002670:	f7ff fed6 	bl	8002420 <exti2_irq_init>
  exti3_irq_init();
 8002674:	f7ff feda 	bl	800242c <exti3_irq_init>
  exti4_irq_init();
 8002678:	f7ff fede 	bl	8002438 <exti4_irq_init>
  exti5_9_irq_init();
 800267c:	f7ff fee2 	bl	8002444 <exti5_9_irq_init>
  exti10_15_irq_init();
 8002680:	f7ff fee6 	bl	8002450 <exti10_15_irq_init>
  exti16_irq_init();
 8002684:	f7ff feea 	bl	800245c <exti16_irq_init>
  exti17_irq_init();
 8002688:	f7ff feee 	bl	8002468 <exti17_irq_init>
  exti18_irq_init();
 800268c:	f7ff fef2 	bl	8002474 <exti18_irq_init>
  exti19_irq_init();
 8002690:	f7ff fef6 	bl	8002480 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002694:	f7ff fefa 	bl	800248c <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002698:	f7ff fefe 	bl	8002498 <fdcan1_irq_init>
  fdcan2_irq_init();
 800269c:	f7ff ff02 	bl	80024a4 <fdcan2_irq_init>
  fdcan3_irq_init();
 80026a0:	f7ff ff06 	bl	80024b0 <fdcan3_irq_init>

  mdma_irq_init();
 80026a4:	2109      	movs	r1, #9
 80026a6:	207a      	movs	r0, #122	; 0x7a
 80026a8:	f7ff fe80 	bl	80023ac <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 80026ac:	f7ff ff06 	bl	80024bc <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 80026b0:	f7ff ff0a 	bl	80024c8 <sdmmc1_irq_init>
  sdmmc2_irq_init();
 80026b4:	f7ff ff0e 	bl	80024d4 <sdmmc2_irq_init>

  tim1_irq_init();
 80026b8:	f7ff ff80 	bl	80025bc <tim1_irq_init>
  tim2_irq_init();
 80026bc:	f7ff ff84 	bl	80025c8 <tim2_irq_init>
  tim3_irq_init();
 80026c0:	f7ff ff9a 	bl	80025f8 <tim3_irq_init>
  tim4_irq_init();
 80026c4:	f7ff ff9e 	bl	8002604 <tim4_irq_init>
  tim5_irq_init();
 80026c8:	f7ff ffa2 	bl	8002610 <tim5_irq_init>
  tim6_irq_init();
 80026cc:	f7ff ffa6 	bl	800261c <tim6_irq_init>
  tim7_irq_init();
 80026d0:	f7ff ffaa 	bl	8002628 <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 80026d4:	f7ff ffae 	bl	8002634 <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 80026d8:	f7ff ffb2 	bl	8002640 <tim15_irq_init>
  tim16_irq_init();
 80026dc:	f7ff ffb6 	bl	800264c <tim16_irq_init>
  tim17_irq_init();
 80026e0:	f7ff ffba 	bl	8002658 <tim17_irq_init>

  usart1_irq_init();
 80026e4:	f7ff fefc 	bl	80024e0 <usart1_irq_init>
  usart2_irq_init();
 80026e8:	f7ff ff16 	bl	8002518 <usart2_irq_init>
  usart3_irq_init();
 80026ec:	f7ff ff1a 	bl	8002524 <usart3_irq_init>
  uart4_irq_init();
 80026f0:	f7ff ff1e 	bl	8002530 <uart4_irq_init>
  uart5_irq_init();
 80026f4:	f7ff ff22 	bl	800253c <uart5_irq_init>
  usart6_irq_init();
 80026f8:	f7ff ff3c 	bl	8002574 <usart6_irq_init>
  uart7_irq_init();
 80026fc:	f7ff ff40 	bl	8002580 <uart7_irq_init>
  uart8_irq_init();
 8002700:	f7ff ff44 	bl	800258c <uart8_irq_init>
  uart9_irq_init();
 8002704:	f7ff ff48 	bl	8002598 <uart9_irq_init>
  usart10_irq_init();
 8002708:	f7ff ff4c 	bl	80025a4 <usart10_irq_init>
  lpuart1_irq_init();
 800270c:	f7ff ff50 	bl	80025b0 <lpuart1_irq_init>
}
 8002710:	bf00      	nop
 8002712:	bd80      	pop	{r7, pc}

08002714 <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 800271c:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <__rccResetAPB1L+0x3c>)
 800271e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002722:	490b      	ldr	r1, [pc, #44]	; (8002750 <__rccResetAPB1L+0x3c>)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4313      	orrs	r3, r2
 8002728:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 800272c:	4b08      	ldr	r3, [pc, #32]	; (8002750 <__rccResetAPB1L+0x3c>)
 800272e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	43db      	mvns	r3, r3
 8002736:	4906      	ldr	r1, [pc, #24]	; (8002750 <__rccResetAPB1L+0x3c>)
 8002738:	4013      	ands	r3, r2
 800273a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 800273e:	4b04      	ldr	r3, [pc, #16]	; (8002750 <__rccResetAPB1L+0x3c>)
 8002740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	58024400 	.word	0x58024400

08002754 <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 800275c:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <__rccResetAPB1H+0x3c>)
 800275e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002762:	490b      	ldr	r1, [pc, #44]	; (8002790 <__rccResetAPB1H+0x3c>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4313      	orrs	r3, r2
 8002768:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 800276c:	4b08      	ldr	r3, [pc, #32]	; (8002790 <__rccResetAPB1H+0x3c>)
 800276e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	43db      	mvns	r3, r3
 8002776:	4906      	ldr	r1, [pc, #24]	; (8002790 <__rccResetAPB1H+0x3c>)
 8002778:	4013      	ands	r3, r2
 800277a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 800277e:	4b04      	ldr	r3, [pc, #16]	; (8002790 <__rccResetAPB1H+0x3c>)
 8002780:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	58024400 	.word	0x58024400

08002794 <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 800279c:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <__rccResetAPB2+0x3c>)
 800279e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80027a2:	490b      	ldr	r1, [pc, #44]	; (80027d0 <__rccResetAPB2+0x3c>)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 80027ac:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <__rccResetAPB2+0x3c>)
 80027ae:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	4906      	ldr	r1, [pc, #24]	; (80027d0 <__rccResetAPB2+0x3c>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 80027be:	4b04      	ldr	r3, [pc, #16]	; (80027d0 <__rccResetAPB2+0x3c>)
 80027c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	58024400 	.word	0x58024400

080027d4 <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <__rccResetAPB3+0x3c>)
 80027de:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80027e2:	490b      	ldr	r1, [pc, #44]	; (8002810 <__rccResetAPB3+0x3c>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 80027ec:	4b08      	ldr	r3, [pc, #32]	; (8002810 <__rccResetAPB3+0x3c>)
 80027ee:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	43db      	mvns	r3, r3
 80027f6:	4906      	ldr	r1, [pc, #24]	; (8002810 <__rccResetAPB3+0x3c>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 80027fe:	4b04      	ldr	r3, [pc, #16]	; (8002810 <__rccResetAPB3+0x3c>)
 8002800:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	58024400 	.word	0x58024400

08002814 <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 800281c:	4b0c      	ldr	r3, [pc, #48]	; (8002850 <__rccResetAPB4+0x3c>)
 800281e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002822:	490b      	ldr	r1, [pc, #44]	; (8002850 <__rccResetAPB4+0x3c>)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4313      	orrs	r3, r2
 8002828:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 800282c:	4b08      	ldr	r3, [pc, #32]	; (8002850 <__rccResetAPB4+0x3c>)
 800282e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	43db      	mvns	r3, r3
 8002836:	4906      	ldr	r1, [pc, #24]	; (8002850 <__rccResetAPB4+0x3c>)
 8002838:	4013      	ands	r3, r2
 800283a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 800283e:	4b04      	ldr	r3, [pc, #16]	; (8002850 <__rccResetAPB4+0x3c>)
 8002840:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	bc80      	pop	{r7}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	58024400 	.word	0x58024400

08002854 <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 800285c:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <__rccResetAHB1+0x3c>)
 800285e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002862:	490b      	ldr	r1, [pc, #44]	; (8002890 <__rccResetAHB1+0x3c>)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4313      	orrs	r3, r2
 8002868:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800286c:	4b08      	ldr	r3, [pc, #32]	; (8002890 <__rccResetAHB1+0x3c>)
 800286e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	43db      	mvns	r3, r3
 8002876:	4906      	ldr	r1, [pc, #24]	; (8002890 <__rccResetAHB1+0x3c>)
 8002878:	4013      	ands	r3, r2
 800287a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 800287e:	4b04      	ldr	r3, [pc, #16]	; (8002890 <__rccResetAHB1+0x3c>)
 8002880:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	bc80      	pop	{r7}
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	58024400 	.word	0x58024400

08002894 <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 800289c:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <__rccResetAHB2+0x3c>)
 800289e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80028a2:	490b      	ldr	r1, [pc, #44]	; (80028d0 <__rccResetAHB2+0x3c>)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 80028ac:	4b08      	ldr	r3, [pc, #32]	; (80028d0 <__rccResetAHB2+0x3c>)
 80028ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	4906      	ldr	r1, [pc, #24]	; (80028d0 <__rccResetAHB2+0x3c>)
 80028b8:	4013      	ands	r3, r2
 80028ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 80028be:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <__rccResetAHB2+0x3c>)
 80028c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	58024400 	.word	0x58024400

080028d4 <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 80028dc:	4b09      	ldr	r3, [pc, #36]	; (8002904 <__rccResetAHB3+0x30>)
 80028de:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80028e0:	4908      	ldr	r1, [pc, #32]	; (8002904 <__rccResetAHB3+0x30>)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 80028e8:	4b06      	ldr	r3, [pc, #24]	; (8002904 <__rccResetAHB3+0x30>)
 80028ea:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	4904      	ldr	r1, [pc, #16]	; (8002904 <__rccResetAHB3+0x30>)
 80028f2:	4013      	ands	r3, r2
 80028f4:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 80028f6:	4b03      	ldr	r3, [pc, #12]	; (8002904 <__rccResetAHB3+0x30>)
 80028f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr
 8002904:	58024400 	.word	0x58024400

08002908 <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8002910:	4b0c      	ldr	r3, [pc, #48]	; (8002944 <__rccResetAHB4+0x3c>)
 8002912:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002916:	490b      	ldr	r1, [pc, #44]	; (8002944 <__rccResetAHB4+0x3c>)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4313      	orrs	r3, r2
 800291c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8002920:	4b08      	ldr	r3, [pc, #32]	; (8002944 <__rccResetAHB4+0x3c>)
 8002922:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	43db      	mvns	r3, r3
 800292a:	4906      	ldr	r1, [pc, #24]	; (8002944 <__rccResetAHB4+0x3c>)
 800292c:	4013      	ands	r3, r2
 800292e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8002932:	4b04      	ldr	r3, [pc, #16]	; (8002944 <__rccResetAHB4+0x3c>)
 8002934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	58024400 	.word	0x58024400

08002948 <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8002954:	4b12      	ldr	r3, [pc, #72]	; (80029a0 <rccEnableAPB4+0x58>)
 8002956:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800295a:	4911      	ldr	r1, [pc, #68]	; (80029a0 <rccEnableAPB4+0x58>)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4313      	orrs	r3, r2
 8002960:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d008      	beq.n	800297c <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 800296a:	4b0d      	ldr	r3, [pc, #52]	; (80029a0 <rccEnableAPB4+0x58>)
 800296c:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002970:	490b      	ldr	r1, [pc, #44]	; (80029a0 <rccEnableAPB4+0x58>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4313      	orrs	r3, r2
 8002976:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 800297a:	e008      	b.n	800298e <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 800297c:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <rccEnableAPB4+0x58>)
 800297e:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	43db      	mvns	r3, r3
 8002986:	4906      	ldr	r1, [pc, #24]	; (80029a0 <rccEnableAPB4+0x58>)
 8002988:	4013      	ands	r3, r2
 800298a:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 800298e:	4b04      	ldr	r3, [pc, #16]	; (80029a0 <rccEnableAPB4+0x58>)
 8002990:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	58024400 	.word	0x58024400

080029a4 <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	460b      	mov	r3, r1
 80029ae:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 80029b0:	4b12      	ldr	r3, [pc, #72]	; (80029fc <rccEnableAHB2+0x58>)
 80029b2:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 80029b6:	4911      	ldr	r1, [pc, #68]	; (80029fc <rccEnableAHB2+0x58>)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d008      	beq.n	80029d8 <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 80029c6:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <rccEnableAHB2+0x58>)
 80029c8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80029cc:	490b      	ldr	r1, [pc, #44]	; (80029fc <rccEnableAHB2+0x58>)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 80029d6:	e008      	b.n	80029ea <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 80029d8:	4b08      	ldr	r3, [pc, #32]	; (80029fc <rccEnableAHB2+0x58>)
 80029da:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	43db      	mvns	r3, r3
 80029e2:	4906      	ldr	r1, [pc, #24]	; (80029fc <rccEnableAHB2+0x58>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 80029ea:	4b04      	ldr	r3, [pc, #16]	; (80029fc <rccEnableAHB2+0x58>)
 80029ec:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	58024400 	.word	0x58024400

08002a00 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <init_bkp_domain+0x34>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a0a      	ldr	r2, [pc, #40]	; (8002a34 <init_bkp_domain+0x34>)
 8002a0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a0e:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8002a10:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <init_bkp_domain+0x38>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a1c:	d006      	beq.n	8002a2c <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8002a1e:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <init_bkp_domain+0x38>)
 8002a20:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a24:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8002a26:	4b04      	ldr	r3, [pc, #16]	; (8002a38 <init_bkp_domain+0x38>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	58024800 	.word	0x58024800
 8002a38:	58024400 	.word	0x58024400

08002a3c <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8002a40:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <init_pwr+0x50>)
 8002a42:	2202      	movs	r2, #2
 8002a44:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8002a46:	bf00      	nop
 8002a48:	4b10      	ldr	r3, [pc, #64]	; (8002a8c <init_pwr+0x50>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0f9      	beq.n	8002a48 <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8002a54:	4b0d      	ldr	r3, [pc, #52]	; (8002a8c <init_pwr+0x50>)
 8002a56:	4a0e      	ldr	r2, [pc, #56]	; (8002a90 <init_pwr+0x54>)
 8002a58:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8002a5a:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <init_pwr+0x50>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8002a60:	4b0a      	ldr	r3, [pc, #40]	; (8002a8c <init_pwr+0x50>)
 8002a62:	4a0c      	ldr	r2, [pc, #48]	; (8002a94 <init_pwr+0x58>)
 8002a64:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8002a66:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <init_pwr+0x50>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 8002a6c:	4b07      	ldr	r3, [pc, #28]	; (8002a8c <init_pwr+0x50>)
 8002a6e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002a72:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8002a74:	bf00      	nop
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <init_pwr+0x50>)
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0f9      	beq.n	8002a76 <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 8002a82:	bf00      	nop
 8002a84:	bf00      	nop
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	58024800 	.word	0x58024800
 8002a90:	f000c000 	.word	0xf000c000
 8002a94:	01000002 	.word	0x01000002

08002a98 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 8002a9c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8002aa0:	f7ff fed8 	bl	8002854 <__rccResetAHB1>
  __rccResetAHB2(~0);
 8002aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8002aa8:	f7ff fef4 	bl	8002894 <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 8002aac:	4810      	ldr	r0, [pc, #64]	; (8002af0 <hal_lld_init+0x58>)
 8002aae:	f7ff ff11 	bl	80028d4 <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 8002ab2:	4810      	ldr	r0, [pc, #64]	; (8002af4 <hal_lld_init+0x5c>)
 8002ab4:	f7ff ff28 	bl	8002908 <__rccResetAHB4>
  __rccResetAPB1L(~0);
 8002ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8002abc:	f7ff fe2a 	bl	8002714 <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 8002ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac4:	f7ff fe46 	bl	8002754 <__rccResetAPB1H>
  __rccResetAPB2(~0);
 8002ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8002acc:	f7ff fe62 	bl	8002794 <__rccResetAPB2>
  __rccResetAPB3(~0);
 8002ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad4:	f7ff fe7e 	bl	80027d4 <__rccResetAPB3>
  __rccResetAPB4(~0);
 8002ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8002adc:	f7ff fe9a 	bl	8002814 <__rccResetAPB4>
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8002ae0:	f000 fc1c 	bl	800331c <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8002ae4:	f000 ff18 	bl	8003918 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 8002ae8:	f7ff fdbc 	bl	8002664 <irqInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8002aec:	bf00      	nop
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	7fffefff 	.word	0x7fffefff
 8002af4:	fffff800 	.word	0xfffff800

08002af8 <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8002afe:	4b7a      	ldr	r3, [pc, #488]	; (8002ce8 <stm32_clock_init+0x1f0>)
 8002b00:	2201      	movs	r2, #1
 8002b02:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 8002b04:	2101      	movs	r1, #1
 8002b06:	2002      	movs	r0, #2
 8002b08:	f7ff ff1e 	bl	8002948 <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 8002b0c:	f7ff ff96 	bl	8002a3c <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 8002b10:	f7ff ff76 	bl	8002a00 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8002b14:	4b75      	ldr	r3, [pc, #468]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a74      	ldr	r2, [pc, #464]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8002b20:	bf00      	nop
 8002b22:	4b72      	ldr	r3, [pc, #456]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f9      	beq.n	8002b22 <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8002b2e:	4b6f      	ldr	r3, [pc, #444]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8002b34:	bf00      	nop
 8002b36:	4b6d      	ldr	r3, [pc, #436]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f9      	bne.n	8002b36 <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8002b42:	4b6a      	ldr	r3, [pc, #424]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8002b48:	4b68      	ldr	r3, [pc, #416]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b4e:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8002b50:	4b66      	ldr	r3, [pc, #408]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8002b56:	4b65      	ldr	r3, [pc, #404]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b58:	4a65      	ldr	r2, [pc, #404]	; (8002cf0 <stm32_clock_init+0x1f8>)
 8002b5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 8002b5c:	4b65      	ldr	r3, [pc, #404]	; (8002cf4 <stm32_clock_init+0x1fc>)
 8002b5e:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b66:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 8002b68:	4a60      	ldr	r2, [pc, #384]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8002b6e:	4b5f      	ldr	r3, [pc, #380]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a5e      	ldr	r2, [pc, #376]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b78:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8002b7a:	bf00      	nop
 8002b7c:	4b5b      	ldr	r3, [pc, #364]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0f9      	beq.n	8002b7c <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8002b88:	4b58      	ldr	r3, [pc, #352]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a57      	ldr	r2, [pc, #348]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b8e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b92:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8002b94:	bf00      	nop
 8002b96:	4b55      	ldr	r3, [pc, #340]	; (8002cec <stm32_clock_init+0x1f4>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d0f9      	beq.n	8002b96 <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 8002baa:	2300      	movs	r3, #0
 8002bac:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8002bae:	4b4f      	ldr	r3, [pc, #316]	; (8002cec <stm32_clock_init+0x1f4>)
 8002bb0:	4a51      	ldr	r2, [pc, #324]	; (8002cf8 <stm32_clock_init+0x200>)
 8002bb2:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 8002bb4:	f240 3399 	movw	r3, #921	; 0x399
 8002bb8:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8002bba:	4b4c      	ldr	r3, [pc, #304]	; (8002cec <stm32_clock_init+0x1f4>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8002bc0:	4b4a      	ldr	r3, [pc, #296]	; (8002cec <stm32_clock_init+0x1f4>)
 8002bc2:	4a4e      	ldr	r2, [pc, #312]	; (8002cfc <stm32_clock_init+0x204>)
 8002bc4:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bcc:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bd4:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bdc:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be4:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8002be6:	4b41      	ldr	r3, [pc, #260]	; (8002cec <stm32_clock_init+0x1f4>)
 8002be8:	f644 52f0 	movw	r2, #19952	; 0x4df0
 8002bec:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8002bee:	4b3f      	ldr	r3, [pc, #252]	; (8002cec <stm32_clock_init+0x1f4>)
 8002bf0:	4a43      	ldr	r2, [pc, #268]	; (8002d00 <stm32_clock_init+0x208>)
 8002bf2:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002bfa:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002c02:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002c0a:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c12:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8002c14:	4b35      	ldr	r3, [pc, #212]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8002c1a:	4b34      	ldr	r3, [pc, #208]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c1c:	4a39      	ldr	r2, [pc, #228]	; (8002d04 <stm32_clock_init+0x20c>)
 8002c1e:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c26:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002c2e:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c36:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c3e:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8002c40:	4a2a      	ldr	r2, [pc, #168]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 8002c46:	4b29      	ldr	r3, [pc, #164]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	4928      	ldr	r1, [pc, #160]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8002c52:	bf00      	nop
 8002c54:	4b25      	ldr	r3, [pc, #148]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d1f8      	bne.n	8002c54 <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8002c62:	4b22      	ldr	r3, [pc, #136]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c64:	2248      	movs	r2, #72	; 0x48
 8002c66:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8002c68:	4b20      	ldr	r3, [pc, #128]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c6a:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8002c6e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 8002c70:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c72:	2240      	movs	r2, #64	; 0x40
 8002c74:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8002c76:	4b1d      	ldr	r3, [pc, #116]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c78:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c7c:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c80:	4a21      	ldr	r2, [pc, #132]	; (8002d08 <stm32_clock_init+0x210>)
 8002c82:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8002c84:	4b19      	ldr	r3, [pc, #100]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c86:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8002c8a:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8002c8c:	4b17      	ldr	r3, [pc, #92]	; (8002cec <stm32_clock_init+0x1f4>)
 8002c8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c92:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8002c94:	4b1d      	ldr	r3, [pc, #116]	; (8002d0c <stm32_clock_init+0x214>)
 8002c96:	2232      	movs	r2, #50	; 0x32
 8002c98:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 8002c9a:	bf00      	nop
 8002c9c:	4b1b      	ldr	r3, [pc, #108]	; (8002d0c <stm32_clock_init+0x214>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 030f 	and.w	r3, r3, #15
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d1f9      	bne.n	8002c9c <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8002ca8:	4b10      	ldr	r3, [pc, #64]	; (8002cec <stm32_clock_init+0x1f4>)
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	4a0f      	ldr	r2, [pc, #60]	; (8002cec <stm32_clock_init+0x1f4>)
 8002cae:	f043 0303 	orr.w	r3, r3, #3
 8002cb2:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8002cb4:	bf00      	nop
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <stm32_clock_init+0x1f4>)
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cbe:	2b18      	cmp	r3, #24
 8002cc0:	d1f9      	bne.n	8002cb6 <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002cc8:	f7ff fe6c 	bl	80029a4 <rccEnableAHB2>
  rccEnableSRAM2(true);
 8002ccc:	2101      	movs	r1, #1
 8002cce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002cd2:	f7ff fe67 	bl	80029a4 <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8002cdc:	f7ff fe62 	bl	80029a4 <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 8002ce0:	bf00      	nop
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	51008108 	.word	0x51008108
 8002cec:	58024400 	.word	0x58024400
 8002cf0:	01ff0000 	.word	0x01ff0000
 8002cf4:	08100800 	.word	0x08100800
 8002cf8:	01905052 	.word	0x01905052
 8002cfc:	0109029f 	.word	0x0109029f
 8002d00:	0b011261 	.word	0x0b011261
 8002d04:	0705071f 	.word	0x0705071f
 8002d08:	10000040 	.word	0x10000040
 8002d0c:	52002000 	.word	0x52002000

08002d10 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	2330      	movs	r3, #48	; 0x30
 8002d18:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f383 8811 	msr	BASEPRI, r3
}
 8002d20:	bf00      	nop
}
 8002d22:	bf00      	nop
}
 8002d24:	bf00      	nop
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr

08002d30 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	2300      	movs	r3, #0
 8002d38:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f383 8811 	msr	BASEPRI, r3
}
 8002d40:	bf00      	nop
}
 8002d42:	bf00      	nop
}
 8002d44:	bf00      	nop
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc80      	pop	{r7}
 8002d4e:	4770      	bx	lr

08002d50 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8002d54:	f7ff ffdc 	bl	8002d10 <chSysLockFromISR>
}
 8002d58:	bf00      	nop
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8002d60:	f7ff ffe6 	bl	8002d30 <chSysUnlockFromISR>
}
 8002d64:	bf00      	nop
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8002d72:	6839      	ldr	r1, [r7, #0]
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f004 fe5b 	bl	8007a30 <chThdResumeI>
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <__rccResetAHB1+0x3c>)
 8002d8e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d92:	490b      	ldr	r1, [pc, #44]	; (8002dc0 <__rccResetAHB1+0x3c>)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8002d9c:	4b08      	ldr	r3, [pc, #32]	; (8002dc0 <__rccResetAHB1+0x3c>)
 8002d9e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	4906      	ldr	r1, [pc, #24]	; (8002dc0 <__rccResetAHB1+0x3c>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8002dae:	4b04      	ldr	r3, [pc, #16]	; (8002dc0 <__rccResetAHB1+0x3c>)
 8002db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	58024400 	.word	0x58024400

08002dc4 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8002dd0:	4b12      	ldr	r3, [pc, #72]	; (8002e1c <rccEnableAHB1+0x58>)
 8002dd2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002dd6:	4911      	ldr	r1, [pc, #68]	; (8002e1c <rccEnableAHB1+0x58>)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8002de0:	78fb      	ldrb	r3, [r7, #3]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d008      	beq.n	8002df8 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8002de6:	4b0d      	ldr	r3, [pc, #52]	; (8002e1c <rccEnableAHB1+0x58>)
 8002de8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8002dec:	490b      	ldr	r1, [pc, #44]	; (8002e1c <rccEnableAHB1+0x58>)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8002df6:	e008      	b.n	8002e0a <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8002df8:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <rccEnableAHB1+0x58>)
 8002dfa:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	4906      	ldr	r1, [pc, #24]	; (8002e1c <rccEnableAHB1+0x58>)
 8002e04:	4013      	ands	r3, r2
 8002e06:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002e0a:	4b04      	ldr	r3, [pc, #16]	; (8002e1c <rccEnableAHB1+0x58>)
 8002e0c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	58024400 	.word	0x58024400

08002e20 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8002e28:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <rccDisableAHB1+0x3c>)
 8002e2a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	43db      	mvns	r3, r3
 8002e32:	490a      	ldr	r1, [pc, #40]	; (8002e5c <rccDisableAHB1+0x3c>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8002e3a:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <rccDisableAHB1+0x3c>)
 8002e3c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	43db      	mvns	r3, r3
 8002e44:	4905      	ldr	r1, [pc, #20]	; (8002e5c <rccDisableAHB1+0x3c>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002e4c:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <rccDisableAHB1+0x3c>)
 8002e4e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr
 8002e5c:	58024400 	.word	0x58024400

08002e60 <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ff8b 	bl	8002d84 <__rccResetAHB1>
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 8002e76:	b480      	push	{r7}
 8002e78:	b083      	sub	sp, #12
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00f      	beq.n	8002eac <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e96:	f042 0210 	orr.w	r2, r2, #16
 8002e9a:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8002e9c:	bf00      	nop
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 0310 	and.w	r3, r3, #16
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1f8      	bne.n	8002e9e <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	61da      	str	r2, [r3, #28]
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr

08002ebe <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b084      	sub	sp, #16
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
 8002ec6:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	691b      	ldr	r3, [r3, #16]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d059      	beq.n	8002f84 <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	f003 0310 	and.w	r3, r3, #16
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d007      	beq.n	8002eee <adc_lld_serve_interrupt+0x30>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	2b03      	cmp	r3, #3
 8002ee4:	d103      	bne.n	8002eee <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f043 0302 	orr.w	r3, r3, #2
 8002eec:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f043 0304 	orr.w	r3, r3, #4
 8002efe:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f043 0308 	orr.w	r3, r3, #8
 8002f10:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f043 0310 	orr.w	r3, r3, #16
 8002f22:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d02c      	beq.n	8002f84 <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f87a 	bl	8003024 <adc_lld_stop_conversion>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d013      	beq.n	8002f62 <adc_lld_serve_interrupt+0xa4>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2205      	movs	r2, #5
 8002f3e:	701a      	strb	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	68f9      	ldr	r1, [r7, #12]
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	4798      	blx	r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	2b05      	cmp	r3, #5
 8002f52:	d10c      	bne.n	8002f6e <adc_lld_serve_interrupt+0xb0>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2202      	movs	r2, #2
 8002f58:	701a      	strb	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	611a      	str	r2, [r3, #16]
 8002f60:	e005      	b.n	8002f6e <adc_lld_serve_interrupt+0xb0>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2202      	movs	r2, #2
 8002f66:	701a      	strb	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	611a      	str	r2, [r3, #16]
 8002f6e:	f7ff feef 	bl	8002d50 <osalSysLockFromISR>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	3314      	adds	r3, #20
 8002f76:	f04f 31ff 	mov.w	r1, #4294967295
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff fef4 	bl	8002d68 <osalThreadResumeI>
 8002f80:	f7ff feec 	bl	8002d5c <osalSysUnlockFromISR>
    }
  }
}
 8002f84:	bf00      	nop
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8002f92:	480b      	ldr	r0, [pc, #44]	; (8002fc0 <Vector88+0x34>)
 8002f94:	f003 fd5e 	bl	8006a54 <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <Vector88+0x38>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 8002f9e:	4a09      	ldr	r2, [pc, #36]	; (8002fc4 <Vector88+0x38>)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4808      	ldr	r0, [pc, #32]	; (8002fc8 <Vector88+0x3c>)
 8002fa8:	f7ff ff89 	bl	8002ebe <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 8002fac:	4804      	ldr	r0, [pc, #16]	; (8002fc0 <Vector88+0x34>)
 8002fae:	f003 fd8b 	bl	8006ac8 <__trace_isr_leave>
 8002fb2:	f005 f827 	bl	8008004 <__port_irq_epilogue>
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	08008400 	.word	0x08008400
 8002fc4:	40022000 	.word	0x40022000
 8002fc8:	24000008 	.word	0x24000008

08002fcc <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8002fd0:	4810      	ldr	r0, [pc, #64]	; (8003014 <adc_lld_init+0x48>)
 8002fd2:	f7fd ff27 	bl	8000e24 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 8002fd6:	4b0f      	ldr	r3, [pc, #60]	; (8003014 <adc_lld_init+0x48>)
 8002fd8:	4a0f      	ldr	r2, [pc, #60]	; (8003018 <adc_lld_init+0x4c>)
 8002fda:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 8002fdc:	4b0d      	ldr	r3, [pc, #52]	; (8003014 <adc_lld_init+0x48>)
 8002fde:	4a0f      	ldr	r2, [pc, #60]	; (800301c <adc_lld_init+0x50>)
 8002fe0:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8002fe2:	4b0c      	ldr	r3, [pc, #48]	; (8003014 <adc_lld_init+0x48>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8002fe8:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <adc_lld_init+0x48>)
 8002fea:	4a0d      	ldr	r2, [pc, #52]	; (8003020 <adc_lld_init+0x54>)
 8002fec:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8002fee:	2105      	movs	r1, #5
 8002ff0:	2012      	movs	r0, #18
 8002ff2:	f7ff f9db 	bl	80023ac <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	2020      	movs	r0, #32
 8002ffa:	f7ff fee3 	bl	8002dc4 <rccEnableAHB1>
  rccResetADC12();
 8002ffe:	2020      	movs	r0, #32
 8003000:	f7ff ff2e 	bl	8002e60 <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8003004:	4b04      	ldr	r3, [pc, #16]	; (8003018 <adc_lld_init+0x4c>)
 8003006:	2200      	movs	r2, #0
 8003008:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 800300a:	2020      	movs	r0, #32
 800300c:	f7ff ff08 	bl	8002e20 <rccDisableAHB1>
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 8003010:	bf00      	nop
 8003012:	bd80      	pop	{r7, pc}
 8003014:	24000008 	.word	0x24000008
 8003018:	40022300 	.word	0x40022300
 800301c:	40022000 	.word	0x40022000
 8003020:	00022c16 	.word	0x00022c16

08003024 <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a13      	ldr	r2, [pc, #76]	; (800307c <adc_lld_stop_conversion+0x58>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d11b      	bne.n	800306c <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 021f 	bic.w	r2, r2, #31
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1f7      	bne.n	8003048 <adc_lld_stop_conversion+0x24>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	7b1b      	ldrb	r3, [r3, #12]
 800305e:	4619      	mov	r1, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	223d      	movs	r2, #61	; 0x3d
 8003068:	408a      	lsls	r2, r1
 800306a:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff ff02 	bl	8002e76 <adc_lld_stop_adc>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	24000008 	.word	0x24000008

08003080 <Vector244>:
/**
 * @brief   BDMA1 stream 0 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003086:	480f      	ldr	r0, [pc, #60]	; (80030c4 <Vector244+0x44>)
 8003088:	f003 fce4 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 800308c:	4b0e      	ldr	r3, [pc, #56]	; (80030c8 <Vector244+0x48>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 030e 	and.w	r3, r3, #14
 8003094:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 0U;
 8003096:	4a0c      	ldr	r2, [pc, #48]	; (80030c8 <Vector244+0x48>)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6053      	str	r3, [r2, #4]
  if (bdma.streams[0].func)
 800309c:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <Vector244+0x4c>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d006      	beq.n	80030b2 <Vector244+0x32>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 80030a4:	4b09      	ldr	r3, [pc, #36]	; (80030cc <Vector244+0x4c>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	4a08      	ldr	r2, [pc, #32]	; (80030cc <Vector244+0x4c>)
 80030aa:	6892      	ldr	r2, [r2, #8]
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	4610      	mov	r0, r2
 80030b0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80030b2:	4804      	ldr	r0, [pc, #16]	; (80030c4 <Vector244+0x44>)
 80030b4:	f003 fd08 	bl	8006ac8 <__trace_isr_leave>
 80030b8:	f004 ffa4 	bl	8008004 <__port_irq_epilogue>
}
 80030bc:	bf00      	nop
 80030be:	3708      	adds	r7, #8
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	080084ac 	.word	0x080084ac
 80030c8:	58025400 	.word	0x58025400
 80030cc:	24000040 	.word	0x24000040

080030d0 <Vector248>:
/**
 * @brief   BDMA1 stream 1 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80030d6:	4810      	ldr	r0, [pc, #64]	; (8003118 <Vector248+0x48>)
 80030d8:	f003 fcbc 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80030dc:	4b0f      	ldr	r3, [pc, #60]	; (800311c <Vector248+0x4c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	091b      	lsrs	r3, r3, #4
 80030e2:	f003 030e 	and.w	r3, r3, #14
 80030e6:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 4U;
 80030e8:	4a0c      	ldr	r2, [pc, #48]	; (800311c <Vector248+0x4c>)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	011b      	lsls	r3, r3, #4
 80030ee:	6053      	str	r3, [r2, #4]
  if (bdma.streams[1].func)
 80030f0:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <Vector248+0x50>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d006      	beq.n	8003106 <Vector248+0x36>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 80030f8:	4b09      	ldr	r3, [pc, #36]	; (8003120 <Vector248+0x50>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4a08      	ldr	r2, [pc, #32]	; (8003120 <Vector248+0x50>)
 80030fe:	6912      	ldr	r2, [r2, #16]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4610      	mov	r0, r2
 8003104:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003106:	4804      	ldr	r0, [pc, #16]	; (8003118 <Vector248+0x48>)
 8003108:	f003 fcde 	bl	8006ac8 <__trace_isr_leave>
 800310c:	f004 ff7a 	bl	8008004 <__port_irq_epilogue>
}
 8003110:	bf00      	nop
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	080084b8 	.word	0x080084b8
 800311c:	58025400 	.word	0x58025400
 8003120:	24000040 	.word	0x24000040

08003124 <Vector24C>:
/**
 * @brief   BDMA1 stream 2 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800312a:	4810      	ldr	r0, [pc, #64]	; (800316c <Vector24C+0x48>)
 800312c:	f003 fc92 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8003130:	4b0f      	ldr	r3, [pc, #60]	; (8003170 <Vector24C+0x4c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	0a1b      	lsrs	r3, r3, #8
 8003136:	f003 030e 	and.w	r3, r3, #14
 800313a:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 8U;
 800313c:	4a0c      	ldr	r2, [pc, #48]	; (8003170 <Vector24C+0x4c>)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	021b      	lsls	r3, r3, #8
 8003142:	6053      	str	r3, [r2, #4]
  if (bdma.streams[2].func)
 8003144:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <Vector24C+0x50>)
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d006      	beq.n	800315a <Vector24C+0x36>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 800314c:	4b09      	ldr	r3, [pc, #36]	; (8003174 <Vector24C+0x50>)
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	4a08      	ldr	r2, [pc, #32]	; (8003174 <Vector24C+0x50>)
 8003152:	6992      	ldr	r2, [r2, #24]
 8003154:	6879      	ldr	r1, [r7, #4]
 8003156:	4610      	mov	r0, r2
 8003158:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800315a:	4804      	ldr	r0, [pc, #16]	; (800316c <Vector24C+0x48>)
 800315c:	f003 fcb4 	bl	8006ac8 <__trace_isr_leave>
 8003160:	f004 ff50 	bl	8008004 <__port_irq_epilogue>
}
 8003164:	bf00      	nop
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	080084c4 	.word	0x080084c4
 8003170:	58025400 	.word	0x58025400
 8003174:	24000040 	.word	0x24000040

08003178 <Vector250>:
/**
 * @brief   BDMA1 stream 3 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800317e:	4810      	ldr	r0, [pc, #64]	; (80031c0 <Vector250+0x48>)
 8003180:	f003 fc68 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8003184:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <Vector250+0x4c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	0b1b      	lsrs	r3, r3, #12
 800318a:	f003 030e 	and.w	r3, r3, #14
 800318e:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 12U;
 8003190:	4a0c      	ldr	r2, [pc, #48]	; (80031c4 <Vector250+0x4c>)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	031b      	lsls	r3, r3, #12
 8003196:	6053      	str	r3, [r2, #4]
  if (bdma.streams[3].func)
 8003198:	4b0b      	ldr	r3, [pc, #44]	; (80031c8 <Vector250+0x50>)
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d006      	beq.n	80031ae <Vector250+0x36>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 80031a0:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <Vector250+0x50>)
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	4a08      	ldr	r2, [pc, #32]	; (80031c8 <Vector250+0x50>)
 80031a6:	6a12      	ldr	r2, [r2, #32]
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	4610      	mov	r0, r2
 80031ac:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80031ae:	4804      	ldr	r0, [pc, #16]	; (80031c0 <Vector250+0x48>)
 80031b0:	f003 fc8a 	bl	8006ac8 <__trace_isr_leave>
 80031b4:	f004 ff26 	bl	8008004 <__port_irq_epilogue>
}
 80031b8:	bf00      	nop
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	080084d0 	.word	0x080084d0
 80031c4:	58025400 	.word	0x58025400
 80031c8:	24000040 	.word	0x24000040

080031cc <Vector254>:
/**
 * @brief   BDMA1 stream 4 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80031d2:	4810      	ldr	r0, [pc, #64]	; (8003214 <Vector254+0x48>)
 80031d4:	f003 fc3e 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80031d8:	4b0f      	ldr	r3, [pc, #60]	; (8003218 <Vector254+0x4c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	0c1b      	lsrs	r3, r3, #16
 80031de:	f003 030e 	and.w	r3, r3, #14
 80031e2:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 16U;
 80031e4:	4a0c      	ldr	r2, [pc, #48]	; (8003218 <Vector254+0x4c>)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	041b      	lsls	r3, r3, #16
 80031ea:	6053      	str	r3, [r2, #4]
  if (bdma.streams[4].func)
 80031ec:	4b0b      	ldr	r3, [pc, #44]	; (800321c <Vector254+0x50>)
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d006      	beq.n	8003202 <Vector254+0x36>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 80031f4:	4b09      	ldr	r3, [pc, #36]	; (800321c <Vector254+0x50>)
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	4a08      	ldr	r2, [pc, #32]	; (800321c <Vector254+0x50>)
 80031fa:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4610      	mov	r0, r2
 8003200:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003202:	4804      	ldr	r0, [pc, #16]	; (8003214 <Vector254+0x48>)
 8003204:	f003 fc60 	bl	8006ac8 <__trace_isr_leave>
 8003208:	f004 fefc 	bl	8008004 <__port_irq_epilogue>
}
 800320c:	bf00      	nop
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	080084dc 	.word	0x080084dc
 8003218:	58025400 	.word	0x58025400
 800321c:	24000040 	.word	0x24000040

08003220 <Vector258>:
/**
 * @brief   BDMA1 stream 5 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003226:	4810      	ldr	r0, [pc, #64]	; (8003268 <Vector258+0x48>)
 8003228:	f003 fc14 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 800322c:	4b0f      	ldr	r3, [pc, #60]	; (800326c <Vector258+0x4c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	0d1b      	lsrs	r3, r3, #20
 8003232:	f003 030e 	and.w	r3, r3, #14
 8003236:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 20U;
 8003238:	4a0c      	ldr	r2, [pc, #48]	; (800326c <Vector258+0x4c>)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	051b      	lsls	r3, r3, #20
 800323e:	6053      	str	r3, [r2, #4]
  if (bdma.streams[5].func)
 8003240:	4b0b      	ldr	r3, [pc, #44]	; (8003270 <Vector258+0x50>)
 8003242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003244:	2b00      	cmp	r3, #0
 8003246:	d006      	beq.n	8003256 <Vector258+0x36>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8003248:	4b09      	ldr	r3, [pc, #36]	; (8003270 <Vector258+0x50>)
 800324a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324c:	4a08      	ldr	r2, [pc, #32]	; (8003270 <Vector258+0x50>)
 800324e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4610      	mov	r0, r2
 8003254:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003256:	4804      	ldr	r0, [pc, #16]	; (8003268 <Vector258+0x48>)
 8003258:	f003 fc36 	bl	8006ac8 <__trace_isr_leave>
 800325c:	f004 fed2 	bl	8008004 <__port_irq_epilogue>
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	080084e8 	.word	0x080084e8
 800326c:	58025400 	.word	0x58025400
 8003270:	24000040 	.word	0x24000040

08003274 <Vector25C>:
/**
 * @brief   BDMA1 stream 6 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800327a:	4810      	ldr	r0, [pc, #64]	; (80032bc <Vector25C+0x48>)
 800327c:	f003 fbea 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8003280:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <Vector25C+0x4c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	0e1b      	lsrs	r3, r3, #24
 8003286:	f003 030e 	and.w	r3, r3, #14
 800328a:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 24U;
 800328c:	4a0c      	ldr	r2, [pc, #48]	; (80032c0 <Vector25C+0x4c>)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	061b      	lsls	r3, r3, #24
 8003292:	6053      	str	r3, [r2, #4]
  if (bdma.streams[6].func)
 8003294:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <Vector25C+0x50>)
 8003296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003298:	2b00      	cmp	r3, #0
 800329a:	d006      	beq.n	80032aa <Vector25C+0x36>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 800329c:	4b09      	ldr	r3, [pc, #36]	; (80032c4 <Vector25C+0x50>)
 800329e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032a0:	4a08      	ldr	r2, [pc, #32]	; (80032c4 <Vector25C+0x50>)
 80032a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4610      	mov	r0, r2
 80032a8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80032aa:	4804      	ldr	r0, [pc, #16]	; (80032bc <Vector25C+0x48>)
 80032ac:	f003 fc0c 	bl	8006ac8 <__trace_isr_leave>
 80032b0:	f004 fea8 	bl	8008004 <__port_irq_epilogue>
}
 80032b4:	bf00      	nop
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	080084f4 	.word	0x080084f4
 80032c0:	58025400 	.word	0x58025400
 80032c4:	24000040 	.word	0x24000040

080032c8 <Vector260>:
/**
 * @brief   BDMA1 stream 7 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80032ce:	4810      	ldr	r0, [pc, #64]	; (8003310 <Vector260+0x48>)
 80032d0:	f003 fbc0 	bl	8006a54 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 80032d4:	4b0f      	ldr	r3, [pc, #60]	; (8003314 <Vector260+0x4c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	0f1b      	lsrs	r3, r3, #28
 80032da:	f003 030e 	and.w	r3, r3, #14
 80032de:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 28U;
 80032e0:	4a0c      	ldr	r2, [pc, #48]	; (8003314 <Vector260+0x4c>)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	071b      	lsls	r3, r3, #28
 80032e6:	6053      	str	r3, [r2, #4]
  if (bdma.streams[7].func)
 80032e8:	4b0b      	ldr	r3, [pc, #44]	; (8003318 <Vector260+0x50>)
 80032ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d006      	beq.n	80032fe <Vector260+0x36>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 80032f0:	4b09      	ldr	r3, [pc, #36]	; (8003318 <Vector260+0x50>)
 80032f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f4:	4a08      	ldr	r2, [pc, #32]	; (8003318 <Vector260+0x50>)
 80032f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4610      	mov	r0, r2
 80032fc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80032fe:	4804      	ldr	r0, [pc, #16]	; (8003310 <Vector260+0x48>)
 8003300:	f003 fbe2 	bl	8006ac8 <__trace_isr_leave>
 8003304:	f004 fe7e 	bl	8008004 <__port_irq_epilogue>
}
 8003308:	bf00      	nop
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	08008500 	.word	0x08008500
 8003314:	58025400 	.word	0x58025400
 8003318:	24000040 	.word	0x24000040

0800331c <bdmaInit>:
/**
 * @brief   STM32 BDMA helper initialization.
 *
 * @init
 */
void bdmaInit(void) {
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
  unsigned i;

  bdma.allocated_mask = 0U;
 8003322:	4b16      	ldr	r3, [pc, #88]	; (800337c <bdmaInit+0x60>)
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8003328:	2300      	movs	r3, #0
 800332a:	607b      	str	r3, [r7, #4]
 800332c:	e019      	b.n	8003362 <bdmaInit+0x46>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 800332e:	4914      	ldr	r1, [pc, #80]	; (8003380 <bdmaInit+0x64>)
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	3304      	adds	r3, #4
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
    bdma.streams[i].func  = NULL;
 8003344:	4a0d      	ldr	r2, [pc, #52]	; (800337c <bdmaInit+0x60>)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	4413      	add	r3, r2
 800334c:	2200      	movs	r2, #0
 800334e:	605a      	str	r2, [r3, #4]
    bdma.streams[i].param = NULL;
 8003350:	4a0a      	ldr	r2, [pc, #40]	; (800337c <bdmaInit+0x60>)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	4413      	add	r3, r2
 8003358:	2200      	movs	r2, #0
 800335a:	609a      	str	r2, [r3, #8]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	3301      	adds	r3, #1
 8003360:	607b      	str	r3, [r7, #4]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b07      	cmp	r3, #7
 8003366:	d9e2      	bls.n	800332e <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8003368:	4b06      	ldr	r3, [pc, #24]	; (8003384 <bdmaInit+0x68>)
 800336a:	f04f 32ff 	mov.w	r2, #4294967295
 800336e:	605a      	str	r2, [r3, #4]
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	bc80      	pop	{r7}
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	24000040 	.word	0x24000040
 8003380:	0800840c 	.word	0x0800840c
 8003384:	58025400 	.word	0x58025400

08003388 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003394:	4b12      	ldr	r3, [pc, #72]	; (80033e0 <rccEnableAHB1+0x58>)
 8003396:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800339a:	4911      	ldr	r1, [pc, #68]	; (80033e0 <rccEnableAHB1+0x58>)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4313      	orrs	r3, r2
 80033a0:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d008      	beq.n	80033bc <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 80033aa:	4b0d      	ldr	r3, [pc, #52]	; (80033e0 <rccEnableAHB1+0x58>)
 80033ac:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80033b0:	490b      	ldr	r1, [pc, #44]	; (80033e0 <rccEnableAHB1+0x58>)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 80033ba:	e008      	b.n	80033ce <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 80033bc:	4b08      	ldr	r3, [pc, #32]	; (80033e0 <rccEnableAHB1+0x58>)
 80033be:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	43db      	mvns	r3, r3
 80033c6:	4906      	ldr	r1, [pc, #24]	; (80033e0 <rccEnableAHB1+0x58>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80033ce:	4b04      	ldr	r3, [pc, #16]	; (80033e0 <rccEnableAHB1+0x58>)
 80033d0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	58024400 	.word	0x58024400

080033e4 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80033ea:	480f      	ldr	r0, [pc, #60]	; (8003428 <Vector6C+0x44>)
 80033ec:	f003 fb32 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80033f0:	4b0e      	ldr	r3, [pc, #56]	; (800342c <Vector6C+0x48>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80033f8:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 80033fa:	4a0c      	ldr	r2, [pc, #48]	; (800342c <Vector6C+0x48>)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 8003400:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <Vector6C+0x4c>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d006      	beq.n	8003416 <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 8003408:	4b09      	ldr	r3, [pc, #36]	; (8003430 <Vector6C+0x4c>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	4a08      	ldr	r2, [pc, #32]	; (8003430 <Vector6C+0x4c>)
 800340e:	6892      	ldr	r2, [r2, #8]
 8003410:	6879      	ldr	r1, [r7, #4]
 8003412:	4610      	mov	r0, r2
 8003414:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003416:	4804      	ldr	r0, [pc, #16]	; (8003428 <Vector6C+0x44>)
 8003418:	f003 fb56 	bl	8006ac8 <__trace_isr_leave>
 800341c:	f004 fdf2 	bl	8008004 <__port_irq_epilogue>
}
 8003420:	bf00      	nop
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	0800860c 	.word	0x0800860c
 800342c:	40020000 	.word	0x40020000
 8003430:	24000084 	.word	0x24000084

08003434 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800343a:	4810      	ldr	r0, [pc, #64]	; (800347c <Vector70+0x48>)
 800343c:	f003 fb0a 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003440:	4b0f      	ldr	r3, [pc, #60]	; (8003480 <Vector70+0x4c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	099b      	lsrs	r3, r3, #6
 8003446:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800344a:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 800344c:	4a0c      	ldr	r2, [pc, #48]	; (8003480 <Vector70+0x4c>)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	019b      	lsls	r3, r3, #6
 8003452:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 8003454:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <Vector70+0x50>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d006      	beq.n	800346a <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 800345c:	4b09      	ldr	r3, [pc, #36]	; (8003484 <Vector70+0x50>)
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	4a08      	ldr	r2, [pc, #32]	; (8003484 <Vector70+0x50>)
 8003462:	6912      	ldr	r2, [r2, #16]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4610      	mov	r0, r2
 8003468:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800346a:	4804      	ldr	r0, [pc, #16]	; (800347c <Vector70+0x48>)
 800346c:	f003 fb2c 	bl	8006ac8 <__trace_isr_leave>
 8003470:	f004 fdc8 	bl	8008004 <__port_irq_epilogue>
}
 8003474:	bf00      	nop
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	08008618 	.word	0x08008618
 8003480:	40020000 	.word	0x40020000
 8003484:	24000084 	.word	0x24000084

08003488 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800348e:	4810      	ldr	r0, [pc, #64]	; (80034d0 <Vector74+0x48>)
 8003490:	f003 fae0 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003494:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <Vector74+0x4c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	0c1b      	lsrs	r3, r3, #16
 800349a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800349e:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 80034a0:	4a0c      	ldr	r2, [pc, #48]	; (80034d4 <Vector74+0x4c>)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	041b      	lsls	r3, r3, #16
 80034a6:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 80034a8:	4b0b      	ldr	r3, [pc, #44]	; (80034d8 <Vector74+0x50>)
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d006      	beq.n	80034be <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 80034b0:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <Vector74+0x50>)
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	4a08      	ldr	r2, [pc, #32]	; (80034d8 <Vector74+0x50>)
 80034b6:	6992      	ldr	r2, [r2, #24]
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	4610      	mov	r0, r2
 80034bc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80034be:	4804      	ldr	r0, [pc, #16]	; (80034d0 <Vector74+0x48>)
 80034c0:	f003 fb02 	bl	8006ac8 <__trace_isr_leave>
 80034c4:	f004 fd9e 	bl	8008004 <__port_irq_epilogue>
}
 80034c8:	bf00      	nop
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	08008624 	.word	0x08008624
 80034d4:	40020000 	.word	0x40020000
 80034d8:	24000084 	.word	0x24000084

080034dc <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80034e2:	4810      	ldr	r0, [pc, #64]	; (8003524 <Vector78+0x48>)
 80034e4:	f003 fab6 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80034e8:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <Vector78+0x4c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	0d9b      	lsrs	r3, r3, #22
 80034ee:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80034f2:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 80034f4:	4a0c      	ldr	r2, [pc, #48]	; (8003528 <Vector78+0x4c>)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	059b      	lsls	r3, r3, #22
 80034fa:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 80034fc:	4b0b      	ldr	r3, [pc, #44]	; (800352c <Vector78+0x50>)
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d006      	beq.n	8003512 <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 8003504:	4b09      	ldr	r3, [pc, #36]	; (800352c <Vector78+0x50>)
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	4a08      	ldr	r2, [pc, #32]	; (800352c <Vector78+0x50>)
 800350a:	6a12      	ldr	r2, [r2, #32]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4610      	mov	r0, r2
 8003510:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003512:	4804      	ldr	r0, [pc, #16]	; (8003524 <Vector78+0x48>)
 8003514:	f003 fad8 	bl	8006ac8 <__trace_isr_leave>
 8003518:	f004 fd74 	bl	8008004 <__port_irq_epilogue>
}
 800351c:	bf00      	nop
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	08008630 	.word	0x08008630
 8003528:	40020000 	.word	0x40020000
 800352c:	24000084 	.word	0x24000084

08003530 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003536:	480f      	ldr	r0, [pc, #60]	; (8003574 <Vector7C+0x44>)
 8003538:	f003 fa8c 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800353c:	4b0e      	ldr	r3, [pc, #56]	; (8003578 <Vector7C+0x48>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003544:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 8003546:	4a0c      	ldr	r2, [pc, #48]	; (8003578 <Vector7C+0x48>)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <Vector7C+0x4c>)
 800354e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003550:	2b00      	cmp	r3, #0
 8003552:	d006      	beq.n	8003562 <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 8003554:	4b09      	ldr	r3, [pc, #36]	; (800357c <Vector7C+0x4c>)
 8003556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003558:	4a08      	ldr	r2, [pc, #32]	; (800357c <Vector7C+0x4c>)
 800355a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800355c:	6879      	ldr	r1, [r7, #4]
 800355e:	4610      	mov	r0, r2
 8003560:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003562:	4804      	ldr	r0, [pc, #16]	; (8003574 <Vector7C+0x44>)
 8003564:	f003 fab0 	bl	8006ac8 <__trace_isr_leave>
 8003568:	f004 fd4c 	bl	8008004 <__port_irq_epilogue>
}
 800356c:	bf00      	nop
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	0800863c 	.word	0x0800863c
 8003578:	40020000 	.word	0x40020000
 800357c:	24000084 	.word	0x24000084

08003580 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003586:	4810      	ldr	r0, [pc, #64]	; (80035c8 <Vector80+0x48>)
 8003588:	f003 fa64 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800358c:	4b0f      	ldr	r3, [pc, #60]	; (80035cc <Vector80+0x4c>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	099b      	lsrs	r3, r3, #6
 8003592:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003596:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8003598:	4a0c      	ldr	r2, [pc, #48]	; (80035cc <Vector80+0x4c>)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	019b      	lsls	r3, r3, #6
 800359e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 80035a0:	4b0b      	ldr	r3, [pc, #44]	; (80035d0 <Vector80+0x50>)
 80035a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d006      	beq.n	80035b6 <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 80035a8:	4b09      	ldr	r3, [pc, #36]	; (80035d0 <Vector80+0x50>)
 80035aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ac:	4a08      	ldr	r2, [pc, #32]	; (80035d0 <Vector80+0x50>)
 80035ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	4610      	mov	r0, r2
 80035b4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80035b6:	4804      	ldr	r0, [pc, #16]	; (80035c8 <Vector80+0x48>)
 80035b8:	f003 fa86 	bl	8006ac8 <__trace_isr_leave>
 80035bc:	f004 fd22 	bl	8008004 <__port_irq_epilogue>
}
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	08008648 	.word	0x08008648
 80035cc:	40020000 	.word	0x40020000
 80035d0:	24000084 	.word	0x24000084

080035d4 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80035da:	4810      	ldr	r0, [pc, #64]	; (800361c <Vector84+0x48>)
 80035dc:	f003 fa3a 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80035e0:	4b0f      	ldr	r3, [pc, #60]	; (8003620 <Vector84+0x4c>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	0c1b      	lsrs	r3, r3, #16
 80035e6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80035ea:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 80035ec:	4a0c      	ldr	r2, [pc, #48]	; (8003620 <Vector84+0x4c>)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	041b      	lsls	r3, r3, #16
 80035f2:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 80035f4:	4b0b      	ldr	r3, [pc, #44]	; (8003624 <Vector84+0x50>)
 80035f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d006      	beq.n	800360a <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 80035fc:	4b09      	ldr	r3, [pc, #36]	; (8003624 <Vector84+0x50>)
 80035fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003600:	4a08      	ldr	r2, [pc, #32]	; (8003624 <Vector84+0x50>)
 8003602:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4610      	mov	r0, r2
 8003608:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800360a:	4804      	ldr	r0, [pc, #16]	; (800361c <Vector84+0x48>)
 800360c:	f003 fa5c 	bl	8006ac8 <__trace_isr_leave>
 8003610:	f004 fcf8 	bl	8008004 <__port_irq_epilogue>
}
 8003614:	bf00      	nop
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	08008654 	.word	0x08008654
 8003620:	40020000 	.word	0x40020000
 8003624:	24000084 	.word	0x24000084

08003628 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800362e:	4810      	ldr	r0, [pc, #64]	; (8003670 <VectorFC+0x48>)
 8003630:	f003 fa10 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003634:	4b0f      	ldr	r3, [pc, #60]	; (8003674 <VectorFC+0x4c>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	0d9b      	lsrs	r3, r3, #22
 800363a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800363e:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 8003640:	4a0c      	ldr	r2, [pc, #48]	; (8003674 <VectorFC+0x4c>)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	059b      	lsls	r3, r3, #22
 8003646:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 8003648:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <VectorFC+0x50>)
 800364a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364c:	2b00      	cmp	r3, #0
 800364e:	d006      	beq.n	800365e <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 8003650:	4b09      	ldr	r3, [pc, #36]	; (8003678 <VectorFC+0x50>)
 8003652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003654:	4a08      	ldr	r2, [pc, #32]	; (8003678 <VectorFC+0x50>)
 8003656:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003658:	6879      	ldr	r1, [r7, #4]
 800365a:	4610      	mov	r0, r2
 800365c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800365e:	4804      	ldr	r0, [pc, #16]	; (8003670 <VectorFC+0x48>)
 8003660:	f003 fa32 	bl	8006ac8 <__trace_isr_leave>
 8003664:	f004 fcce 	bl	8008004 <__port_irq_epilogue>
}
 8003668:	bf00      	nop
 800366a:	3708      	adds	r7, #8
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	08008660 	.word	0x08008660
 8003674:	40020000 	.word	0x40020000
 8003678:	24000084 	.word	0x24000084

0800367c <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003682:	480f      	ldr	r0, [pc, #60]	; (80036c0 <Vector120+0x44>)
 8003684:	f003 f9e6 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003688:	4b0e      	ldr	r3, [pc, #56]	; (80036c4 <Vector120+0x48>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003690:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 8003692:	4a0c      	ldr	r2, [pc, #48]	; (80036c4 <Vector120+0x48>)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 8003698:	4b0b      	ldr	r3, [pc, #44]	; (80036c8 <Vector120+0x4c>)
 800369a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369c:	2b00      	cmp	r3, #0
 800369e:	d006      	beq.n	80036ae <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 80036a0:	4b09      	ldr	r3, [pc, #36]	; (80036c8 <Vector120+0x4c>)
 80036a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a4:	4a08      	ldr	r2, [pc, #32]	; (80036c8 <Vector120+0x4c>)
 80036a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4610      	mov	r0, r2
 80036ac:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80036ae:	4804      	ldr	r0, [pc, #16]	; (80036c0 <Vector120+0x44>)
 80036b0:	f003 fa0a 	bl	8006ac8 <__trace_isr_leave>
 80036b4:	f004 fca6 	bl	8008004 <__port_irq_epilogue>
}
 80036b8:	bf00      	nop
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	0800866c 	.word	0x0800866c
 80036c4:	40020400 	.word	0x40020400
 80036c8:	24000084 	.word	0x24000084

080036cc <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80036d2:	4810      	ldr	r0, [pc, #64]	; (8003714 <Vector124+0x48>)
 80036d4:	f003 f9be 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80036d8:	4b0f      	ldr	r3, [pc, #60]	; (8003718 <Vector124+0x4c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	099b      	lsrs	r3, r3, #6
 80036de:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80036e2:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 80036e4:	4a0c      	ldr	r2, [pc, #48]	; (8003718 <Vector124+0x4c>)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	019b      	lsls	r3, r3, #6
 80036ea:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 80036ec:	4b0b      	ldr	r3, [pc, #44]	; (800371c <Vector124+0x50>)
 80036ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d006      	beq.n	8003702 <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 80036f4:	4b09      	ldr	r3, [pc, #36]	; (800371c <Vector124+0x50>)
 80036f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f8:	4a08      	ldr	r2, [pc, #32]	; (800371c <Vector124+0x50>)
 80036fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80036fc:	6879      	ldr	r1, [r7, #4]
 80036fe:	4610      	mov	r0, r2
 8003700:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003702:	4804      	ldr	r0, [pc, #16]	; (8003714 <Vector124+0x48>)
 8003704:	f003 f9e0 	bl	8006ac8 <__trace_isr_leave>
 8003708:	f004 fc7c 	bl	8008004 <__port_irq_epilogue>
}
 800370c:	bf00      	nop
 800370e:	3708      	adds	r7, #8
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	08008678 	.word	0x08008678
 8003718:	40020400 	.word	0x40020400
 800371c:	24000084 	.word	0x24000084

08003720 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003726:	4810      	ldr	r0, [pc, #64]	; (8003768 <Vector128+0x48>)
 8003728:	f003 f994 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800372c:	4b0f      	ldr	r3, [pc, #60]	; (800376c <Vector128+0x4c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0c1b      	lsrs	r3, r3, #16
 8003732:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003736:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 8003738:	4a0c      	ldr	r2, [pc, #48]	; (800376c <Vector128+0x4c>)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	041b      	lsls	r3, r3, #16
 800373e:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 8003740:	4b0b      	ldr	r3, [pc, #44]	; (8003770 <Vector128+0x50>)
 8003742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003744:	2b00      	cmp	r3, #0
 8003746:	d006      	beq.n	8003756 <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 8003748:	4b09      	ldr	r3, [pc, #36]	; (8003770 <Vector128+0x50>)
 800374a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800374c:	4a08      	ldr	r2, [pc, #32]	; (8003770 <Vector128+0x50>)
 800374e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	4610      	mov	r0, r2
 8003754:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003756:	4804      	ldr	r0, [pc, #16]	; (8003768 <Vector128+0x48>)
 8003758:	f003 f9b6 	bl	8006ac8 <__trace_isr_leave>
 800375c:	f004 fc52 	bl	8008004 <__port_irq_epilogue>
}
 8003760:	bf00      	nop
 8003762:	3708      	adds	r7, #8
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	08008684 	.word	0x08008684
 800376c:	40020400 	.word	0x40020400
 8003770:	24000084 	.word	0x24000084

08003774 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800377a:	4810      	ldr	r0, [pc, #64]	; (80037bc <Vector12C+0x48>)
 800377c:	f003 f96a 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003780:	4b0f      	ldr	r3, [pc, #60]	; (80037c0 <Vector12C+0x4c>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	0d9b      	lsrs	r3, r3, #22
 8003786:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800378a:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 800378c:	4a0c      	ldr	r2, [pc, #48]	; (80037c0 <Vector12C+0x4c>)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	059b      	lsls	r3, r3, #22
 8003792:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 8003794:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <Vector12C+0x50>)
 8003796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d006      	beq.n	80037aa <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 800379c:	4b09      	ldr	r3, [pc, #36]	; (80037c4 <Vector12C+0x50>)
 800379e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a0:	4a08      	ldr	r2, [pc, #32]	; (80037c4 <Vector12C+0x50>)
 80037a2:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4610      	mov	r0, r2
 80037a8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80037aa:	4804      	ldr	r0, [pc, #16]	; (80037bc <Vector12C+0x48>)
 80037ac:	f003 f98c 	bl	8006ac8 <__trace_isr_leave>
 80037b0:	f004 fc28 	bl	8008004 <__port_irq_epilogue>
}
 80037b4:	bf00      	nop
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	08008690 	.word	0x08008690
 80037c0:	40020400 	.word	0x40020400
 80037c4:	24000084 	.word	0x24000084

080037c8 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80037ce:	480f      	ldr	r0, [pc, #60]	; (800380c <Vector130+0x44>)
 80037d0:	f003 f940 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80037d4:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <Vector130+0x48>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80037dc:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 80037de:	4a0c      	ldr	r2, [pc, #48]	; (8003810 <Vector130+0x48>)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 80037e4:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <Vector130+0x4c>)
 80037e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d006      	beq.n	80037fa <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 80037ec:	4b09      	ldr	r3, [pc, #36]	; (8003814 <Vector130+0x4c>)
 80037ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f0:	4a08      	ldr	r2, [pc, #32]	; (8003814 <Vector130+0x4c>)
 80037f2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4610      	mov	r0, r2
 80037f8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80037fa:	4804      	ldr	r0, [pc, #16]	; (800380c <Vector130+0x44>)
 80037fc:	f003 f964 	bl	8006ac8 <__trace_isr_leave>
 8003800:	f004 fc00 	bl	8008004 <__port_irq_epilogue>
}
 8003804:	bf00      	nop
 8003806:	3708      	adds	r7, #8
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	0800869c 	.word	0x0800869c
 8003810:	40020400 	.word	0x40020400
 8003814:	24000084 	.word	0x24000084

08003818 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800381e:	4810      	ldr	r0, [pc, #64]	; (8003860 <Vector150+0x48>)
 8003820:	f003 f918 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003824:	4b0f      	ldr	r3, [pc, #60]	; (8003864 <Vector150+0x4c>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	099b      	lsrs	r3, r3, #6
 800382a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800382e:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 8003830:	4a0c      	ldr	r2, [pc, #48]	; (8003864 <Vector150+0x4c>)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	019b      	lsls	r3, r3, #6
 8003836:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 8003838:	4b0b      	ldr	r3, [pc, #44]	; (8003868 <Vector150+0x50>)
 800383a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800383c:	2b00      	cmp	r3, #0
 800383e:	d006      	beq.n	800384e <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 8003840:	4b09      	ldr	r3, [pc, #36]	; (8003868 <Vector150+0x50>)
 8003842:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003844:	4a08      	ldr	r2, [pc, #32]	; (8003868 <Vector150+0x50>)
 8003846:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003848:	6879      	ldr	r1, [r7, #4]
 800384a:	4610      	mov	r0, r2
 800384c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800384e:	4804      	ldr	r0, [pc, #16]	; (8003860 <Vector150+0x48>)
 8003850:	f003 f93a 	bl	8006ac8 <__trace_isr_leave>
 8003854:	f004 fbd6 	bl	8008004 <__port_irq_epilogue>
}
 8003858:	bf00      	nop
 800385a:	3708      	adds	r7, #8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	080086a8 	.word	0x080086a8
 8003864:	40020400 	.word	0x40020400
 8003868:	24000084 	.word	0x24000084

0800386c <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003872:	4810      	ldr	r0, [pc, #64]	; (80038b4 <Vector154+0x48>)
 8003874:	f003 f8ee 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003878:	4b0f      	ldr	r3, [pc, #60]	; (80038b8 <Vector154+0x4c>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	0c1b      	lsrs	r3, r3, #16
 800387e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003882:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 8003884:	4a0c      	ldr	r2, [pc, #48]	; (80038b8 <Vector154+0x4c>)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	041b      	lsls	r3, r3, #16
 800388a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 800388c:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <Vector154+0x50>)
 800388e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003890:	2b00      	cmp	r3, #0
 8003892:	d006      	beq.n	80038a2 <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 8003894:	4b09      	ldr	r3, [pc, #36]	; (80038bc <Vector154+0x50>)
 8003896:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003898:	4a08      	ldr	r2, [pc, #32]	; (80038bc <Vector154+0x50>)
 800389a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	4610      	mov	r0, r2
 80038a0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80038a2:	4804      	ldr	r0, [pc, #16]	; (80038b4 <Vector154+0x48>)
 80038a4:	f003 f910 	bl	8006ac8 <__trace_isr_leave>
 80038a8:	f004 fbac 	bl	8008004 <__port_irq_epilogue>
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	080086b4 	.word	0x080086b4
 80038b8:	40020400 	.word	0x40020400
 80038bc:	24000084 	.word	0x24000084

080038c0 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80038c6:	4811      	ldr	r0, [pc, #68]	; (800390c <Vector158+0x4c>)
 80038c8:	f003 f8c4 	bl	8006a54 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80038cc:	4b10      	ldr	r3, [pc, #64]	; (8003910 <Vector158+0x50>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	0d9b      	lsrs	r3, r3, #22
 80038d2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80038d6:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 80038d8:	4a0d      	ldr	r2, [pc, #52]	; (8003910 <Vector158+0x50>)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	059b      	lsls	r3, r3, #22
 80038de:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 80038e0:	4b0c      	ldr	r3, [pc, #48]	; (8003914 <Vector158+0x54>)
 80038e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d007      	beq.n	80038f8 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 80038e8:	4b0a      	ldr	r3, [pc, #40]	; (8003914 <Vector158+0x54>)
 80038ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038ec:	4a09      	ldr	r2, [pc, #36]	; (8003914 <Vector158+0x54>)
 80038ee:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	4610      	mov	r0, r2
 80038f6:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80038f8:	4804      	ldr	r0, [pc, #16]	; (800390c <Vector158+0x4c>)
 80038fa:	f003 f8e5 	bl	8006ac8 <__trace_isr_leave>
 80038fe:	f004 fb81 	bl	8008004 <__port_irq_epilogue>
}
 8003902:	bf00      	nop
 8003904:	3708      	adds	r7, #8
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	080086c0 	.word	0x080086c0
 8003910:	40020400 	.word	0x40020400
 8003914:	24000084 	.word	0x24000084

08003918 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 800391e:	4b17      	ldr	r3, [pc, #92]	; (800397c <dmaInit+0x64>)
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8003924:	2300      	movs	r3, #0
 8003926:	607b      	str	r3, [r7, #4]
 8003928:	e00f      	b.n	800394a <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800392a:	4a15      	ldr	r2, [pc, #84]	; (8003980 <dmaInit+0x68>)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	011b      	lsls	r3, r3, #4
 8003930:	4413      	add	r3, r2
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 8003938:	4a10      	ldr	r2, [pc, #64]	; (800397c <dmaInit+0x64>)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	00db      	lsls	r3, r3, #3
 800393e:	4413      	add	r3, r2
 8003940:	2200      	movs	r2, #0
 8003942:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3301      	adds	r3, #1
 8003948:	607b      	str	r3, [r7, #4]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2b0f      	cmp	r3, #15
 800394e:	d9ec      	bls.n	800392a <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <dmaInit+0x6c>)
 8003952:	f04f 32ff 	mov.w	r2, #4294967295
 8003956:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8003958:	4b0a      	ldr	r3, [pc, #40]	; (8003984 <dmaInit+0x6c>)
 800395a:	f04f 32ff 	mov.w	r2, #4294967295
 800395e:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8003960:	4b09      	ldr	r3, [pc, #36]	; (8003988 <dmaInit+0x70>)
 8003962:	f04f 32ff 	mov.w	r2, #4294967295
 8003966:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8003968:	4b07      	ldr	r3, [pc, #28]	; (8003988 <dmaInit+0x70>)
 800396a:	f04f 32ff 	mov.w	r2, #4294967295
 800396e:	60da      	str	r2, [r3, #12]
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	24000084 	.word	0x24000084
 8003980:	0800850c 	.word	0x0800850c
 8003984:	40020000 	.word	0x40020000
 8003988:	40020400 	.word	0x40020400

0800398c <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 800398c:	b580      	push	{r7, lr}
 800398e:	b08a      	sub	sp, #40	; 0x28
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
 8003998:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2b0f      	cmp	r3, #15
 800399e:	d804      	bhi.n	80039aa <dmaStreamAllocI+0x1e>
    startid = id;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	623b      	str	r3, [r7, #32]
    endid   = id;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	61fb      	str	r3, [r7, #28]
 80039a8:	e019      	b.n	80039de <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2b10      	cmp	r3, #16
 80039ae:	d104      	bne.n	80039ba <dmaStreamAllocI+0x2e>
    startid = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80039b4:	230f      	movs	r3, #15
 80039b6:	61fb      	str	r3, [r7, #28]
 80039b8:	e011      	b.n	80039de <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b11      	cmp	r3, #17
 80039be:	d104      	bne.n	80039ca <dmaStreamAllocI+0x3e>
    startid = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 80039c4:	2307      	movs	r3, #7
 80039c6:	61fb      	str	r3, [r7, #28]
 80039c8:	e009      	b.n	80039de <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2b12      	cmp	r3, #18
 80039ce:	d104      	bne.n	80039da <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 80039d0:	2307      	movs	r3, #7
 80039d2:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80039d4:	230f      	movs	r3, #15
 80039d6:	61fb      	str	r3, [r7, #28]
 80039d8:	e001      	b.n	80039de <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	e067      	b.n	8003aae <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24
 80039e2:	e05f      	b.n	8003aa4 <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 80039e4:	2201      	movs	r2, #1
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 80039ee:	4b32      	ldr	r3, [pc, #200]	; (8003ab8 <dmaStreamAllocI+0x12c>)
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d151      	bne.n	8003a9e <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	4a2f      	ldr	r2, [pc, #188]	; (8003abc <dmaStreamAllocI+0x130>)
 8003a00:	4413      	add	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 8003a04:	4a2c      	ldr	r2, [pc, #176]	; (8003ab8 <dmaStreamAllocI+0x12c>)
 8003a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	4413      	add	r3, r2
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 8003a10:	4a29      	ldr	r2, [pc, #164]	; (8003ab8 <dmaStreamAllocI+0x12c>)
 8003a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	4413      	add	r3, r2
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 8003a1c:	4b26      	ldr	r3, [pc, #152]	; (8003ab8 <dmaStreamAllocI+0x12c>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	4a24      	ldr	r2, [pc, #144]	; (8003ab8 <dmaStreamAllocI+0x12c>)
 8003a26:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 8003a30:	2101      	movs	r1, #1
 8003a32:	2001      	movs	r0, #1
 8003a34:	f7ff fca8 	bl	8003388 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 8003a42:	2101      	movs	r1, #1
 8003a44:	2002      	movs	r0, #2
 8003a46:	f7ff fc9f 	bl	8003388 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 021f 	bic.w	r2, r2, #31
 8003a58:	601a      	str	r2, [r3, #0]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1f8      	bne.n	8003a5a <dmaStreamAllocI+0xce>
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	7b1b      	ldrb	r3, [r3, #12]
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	223d      	movs	r2, #61	; 0x3d
 8003a74:	408a      	lsls	r2, r1
 8003a76:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2221      	movs	r2, #33	; 0x21
 8003a86:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d005      	beq.n	8003a9a <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	7b9b      	ldrb	r3, [r3, #14]
 8003a92:	68b9      	ldr	r1, [r7, #8]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fe fc89 	bl	80023ac <nvicEnableVector>
      }

      return dmastp;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	e007      	b.n	8003aae <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8003aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d99b      	bls.n	80039e4 <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3728      	adds	r7, #40	; 0x28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	24000084 	.word	0x24000084
 8003abc:	0800850c 	.word	0x0800850c

08003ac0 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	683a      	ldr	r2, [r7, #0]
 8003ad0:	601a      	str	r2, [r3, #0]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr

08003adc <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8003ae0:	bf00      	nop
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr

08003ae8 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8003ae8:	b480      	push	{r7}
 8003aea:	b08f      	sub	sp, #60	; 0x3c
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	08db      	lsrs	r3, r3, #3
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	095b      	lsrs	r3, r3, #5
 8003b14:	f003 0303 	and.w	r3, r3, #3
 8003b18:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	09db      	lsrs	r3, r3, #7
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 8003b24:	2300      	movs	r3, #0
 8003b26:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d079      	beq.n	8003c26 <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8003b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	6a3a      	ldr	r2, [r7, #32]
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 8003b42:	2201      	movs	r2, #1
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	2203      	movs	r2, #3
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 8003b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	220f      	movs	r2, #15
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	401a      	ands	r2, r3
 8003b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b74:	431a      	orrs	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	43db      	mvns	r3, r3
 8003b82:	401a      	ands	r2, r3
 8003b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b86:	431a      	orrs	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	43db      	mvns	r3, r3
 8003b94:	401a      	ands	r2, r3
 8003b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b98:	431a      	orrs	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d11f      	bne.n	8003be8 <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 8003ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003baa:	2b07      	cmp	r3, #7
 8003bac:	d809      	bhi.n	8003bc2 <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6a1a      	ldr	r2, [r3, #32]
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	401a      	ands	r2, r3
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	621a      	str	r2, [r3, #32]
 8003bc0:	e008      	b.n	8003bd4 <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	401a      	ands	r2, r3
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	431a      	orrs	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	401a      	ands	r2, r3
 8003bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003be0:	431a      	orrs	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	e01e      	b.n	8003c26 <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	43db      	mvns	r3, r3
 8003bf0:	401a      	ands	r2, r3
 8003bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	2b07      	cmp	r3, #7
 8003bfe:	d809      	bhi.n	8003c14 <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6a1a      	ldr	r2, [r3, #32]
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	43db      	mvns	r3, r3
 8003c08:	401a      	ands	r2, r3
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	621a      	str	r2, [r3, #32]
 8003c12:	e008      	b.n	8003c26 <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	401a      	ands	r2, r3
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	431a      	orrs	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	085b      	lsrs	r3, r3, #1
 8003c2a:	60bb      	str	r3, [r7, #8]
    if (!mask)
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00f      	beq.n	8003c52 <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 8003c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 8003c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 8003c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 8003c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8003c50:	e76a      	b.n	8003b28 <_pal_lld_setgroupmode+0x40>
      return;
 8003c52:	bf00      	nop
  }
}
 8003c54:	373c      	adds	r7, #60	; 0x3c
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr

08003c5c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	2330      	movs	r3, #48	; 0x30
 8003c64:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f383 8811 	msr	BASEPRI, r3
}
 8003c6c:	bf00      	nop
}
 8003c6e:	bf00      	nop
}
 8003c70:	bf00      	nop
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr

08003c7c <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	2300      	movs	r3, #0
 8003c84:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f383 8811 	msr	BASEPRI, r3
}
 8003c8c:	bf00      	nop
}
 8003c8e:	bf00      	nop
}
 8003c90:	bf00      	nop
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr

08003c9c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8003ca0:	f7ff ffdc 	bl	8003c5c <chSysLockFromISR>
}
 8003ca4:	bf00      	nop
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8003cac:	f7ff ffe6 	bl	8003c7c <chSysUnlockFromISR>
}
 8003cb0:	bf00      	nop
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8003cbe:	6839      	ldr	r1, [r7, #0]
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f003 feb5 	bl	8007a30 <chThdResumeI>
}
 8003cc6:	bf00      	nop
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 8003cce:	b480      	push	{r7}
 8003cd0:	b083      	sub	sp, #12
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bc80      	pop	{r7}
 8003ce6:	4770      	bx	lr

08003ce8 <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr

08003d02 <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f042 0201 	orr.w	r2, r2, #1
 8003d1c:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr

08003d28 <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f022 021f 	bic.w	r2, r2, #31
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1f7      	bne.n	8003d44 <i2c_lld_stop_rx_dma+0x1c>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d58:	7b1b      	ldrb	r3, [r3, #12]
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	223d      	movs	r2, #61	; 0x3d
 8003d64:	408a      	lsls	r2, r1
 8003d66:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr

08003d72 <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 021f 	bic.w	r2, r2, #31
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f7      	bne.n	8003d8e <i2c_lld_stop_tx_dma+0x1c>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da2:	7b1b      	ldrb	r3, [r3, #12]
 8003da4:	4619      	mov	r1, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	223d      	movs	r2, #61	; 0x3d
 8003dae:	408a      	lsls	r2, r1
 8003db0:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr

08003dbc <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc8:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7ff ff7f 	bl	8003cce <i2c_lld_get_rxbytes>
 8003dd0:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	2bff      	cmp	r3, #255	; 0xff
 8003dd6:	d905      	bls.n	8003de4 <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 8003dd8:	23ff      	movs	r3, #255	; 0xff
 8003dda:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8003ddc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003de0:	617b      	str	r3, [r7, #20]
 8003de2:	e001      	b.n	8003de8 <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	4b09      	ldr	r3, [pc, #36]	; (8003e14 <i2c_lld_setup_rx_transfer+0x58>)
 8003dee:	4013      	ands	r3, r2
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6852      	ldr	r2, [r2, #4]
 8003df4:	6892      	ldr	r2, [r2, #8]
 8003df6:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	041b      	lsls	r3, r3, #16
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	605a      	str	r2, [r3, #4]
}
 8003e0a:	bf00      	nop
 8003e0c:	3718      	adds	r7, #24
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	fe00ffff 	.word	0xfe00ffff

08003e18 <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e24:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff ff5e 	bl	8003ce8 <i2c_lld_get_txbytes>
 8003e2c:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	2bff      	cmp	r3, #255	; 0xff
 8003e32:	d905      	bls.n	8003e40 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 8003e34:	23ff      	movs	r3, #255	; 0xff
 8003e36:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8003e38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	e001      	b.n	8003e44 <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8003e40:	2300      	movs	r3, #0
 8003e42:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	4b08      	ldr	r3, [pc, #32]	; (8003e6c <i2c_lld_setup_tx_transfer+0x54>)
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6852      	ldr	r2, [r2, #4]
 8003e50:	6892      	ldr	r2, [r2, #8]
 8003e52:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003e58:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	605a      	str	r2, [r3, #4]
}
 8003e62:	bf00      	nop
 8003e64:	3718      	adds	r7, #24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	fe00ffff 	.word	0xfe00ffff

08003e70 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7e:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	f003 0310 	and.w	r3, r3, #16
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d023      	beq.n	8003ed2 <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff ff4c 	bl	8003d28 <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7ff ff6e 	bl	8003d72 <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f043 0204 	orr.w	r2, r3, #4
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 8003eba:	f7ff feef 	bl	8003c9c <osalSysLockFromISR>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	331c      	adds	r3, #28
 8003ec2:	f06f 0101 	mvn.w	r1, #1
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff fef4 	bl	8003cb4 <osalThreadResumeI>
 8003ecc:	f7ff feec 	bl	8003ca8 <osalSysUnlockFromISR>

    return;
 8003ed0:	e04b      	b.n	8003f6a <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00b      	beq.n	8003ef4 <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	2b03      	cmp	r3, #3
 8003ee2:	d103      	bne.n	8003eec <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f7ff ff97 	bl	8003e18 <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 8003eea:	e03e      	b.n	8003f6a <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f7ff ff65 	bl	8003dbc <i2c_lld_setup_rx_transfer>
    return;
 8003ef2:	e03a      	b.n	8003f6a <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d035      	beq.n	8003f6a <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	d118      	bne.n	8003f38 <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ff33 	bl	8003d72 <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7ff fede 	bl	8003cce <i2c_lld_get_rxbytes>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d012      	beq.n	8003f3e <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff ff4f 	bl	8003dbc <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7ff feef 	bl	8003d02 <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2204      	movs	r2, #4
 8003f34:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 8003f36:	e018      	b.n	8003f6a <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff fef5 	bl	8003d28 <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 8003f56:	f7ff fea1 	bl	8003c9c <osalSysLockFromISR>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	331c      	adds	r3, #28
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff fea7 	bl	8003cb4 <osalThreadResumeI>
 8003f66:	f7ff fe9f 	bl	8003ca8 <osalSysUnlockFromISR>
  }
}
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7ff fed4 	bl	8003d28 <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7ff fef6 	bl	8003d72 <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d005      	beq.n	8003f9c <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f043 0201 	orr.w	r2, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d005      	beq.n	8003fb2 <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f043 0202 	orr.w	r2, r3, #2
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f043 0208 	orr.w	r2, r3, #8
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d005      	beq.n	8003fde <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f043 0220 	orr.w	r2, r3, #32
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 8003fe6:	f7ff fe59 	bl	8003c9c <osalSysLockFromISR>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	331c      	adds	r3, #28
 8003fee:	f06f 0101 	mvn.w	r1, #1
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7ff fe5e 	bl	8003cb4 <osalThreadResumeI>
 8003ff8:	f7ff fe56 	bl	8003ca8 <osalSysUnlockFromISR>
}
 8003ffc:	bf00      	nop
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 800400a:	4b0d      	ldr	r3, [pc, #52]	; (8004040 <VectorC4+0x3c>)
 800400c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004012:	480c      	ldr	r0, [pc, #48]	; (8004044 <VectorC4+0x40>)
 8004014:	f002 fd1e 	bl	8006a54 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8004018:	4b09      	ldr	r3, [pc, #36]	; (8004040 <VectorC4+0x3c>)
 800401a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004022:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4806      	ldr	r0, [pc, #24]	; (8004040 <VectorC4+0x3c>)
 8004028:	f7ff ff22 	bl	8003e70 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 800402c:	4805      	ldr	r0, [pc, #20]	; (8004044 <VectorC4+0x40>)
 800402e:	f002 fd4b 	bl	8006ac8 <__trace_isr_leave>
 8004032:	f003 ffe7 	bl	8008004 <__port_irq_epilogue>
}
 8004036:	bf00      	nop
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	24000108 	.word	0x24000108
 8004044:	080086cc 	.word	0x080086cc

08004048 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 800404e:	4b0d      	ldr	r3, [pc, #52]	; (8004084 <VectorC8+0x3c>)
 8004050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004056:	480c      	ldr	r0, [pc, #48]	; (8004088 <VectorC8+0x40>)
 8004058:	f002 fcfc 	bl	8006a54 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 800405c:	4b09      	ldr	r3, [pc, #36]	; (8004084 <VectorC8+0x3c>)
 800405e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8004066:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	4806      	ldr	r0, [pc, #24]	; (8004084 <VectorC8+0x3c>)
 800406c:	f7ff ff80 	bl	8003f70 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004070:	4805      	ldr	r0, [pc, #20]	; (8004088 <VectorC8+0x40>)
 8004072:	f002 fd29 	bl	8006ac8 <__trace_isr_leave>
 8004076:	f003 ffc5 	bl	8008004 <__port_irq_epilogue>
}
 800407a:	bf00      	nop
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	24000108 	.word	0x24000108
 8004088:	080086d8 	.word	0x080086d8

0800408c <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8004090:	480c      	ldr	r0, [pc, #48]	; (80040c4 <i2c_lld_init+0x38>)
 8004092:	f7fc fef7 	bl	8000e84 <i2cObjectInit>
  I2CD2.thread  = NULL;
 8004096:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <i2c_lld_init+0x38>)
 8004098:	2200      	movs	r2, #0
 800409a:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 800409c:	4b09      	ldr	r3, [pc, #36]	; (80040c4 <i2c_lld_init+0x38>)
 800409e:	4a0a      	ldr	r2, [pc, #40]	; (80040c8 <i2c_lld_init+0x3c>)
 80040a0:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 80040a2:	4b08      	ldr	r3, [pc, #32]	; (80040c4 <i2c_lld_init+0x38>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 80040a8:	4b06      	ldr	r3, [pc, #24]	; (80040c4 <i2c_lld_init+0x38>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 80040ae:	2105      	movs	r1, #5
 80040b0:	2021      	movs	r0, #33	; 0x21
 80040b2:	f7fe f97b 	bl	80023ac <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 80040b6:	2105      	movs	r1, #5
 80040b8:	2022      	movs	r0, #34	; 0x22
 80040ba:	f7fe f977 	bl	80023ac <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 80040be:	bf00      	nop
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	24000108 	.word	0x24000108
 80040c8:	40005800 	.word	0x40005800

080040cc <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	2330      	movs	r3, #48	; 0x30
 80040d4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f383 8811 	msr	BASEPRI, r3
}
 80040dc:	bf00      	nop
}
 80040de:	bf00      	nop
}
 80040e0:	bf00      	nop
}
 80040e2:	bf00      	nop
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bc80      	pop	{r7}
 80040ea:	4770      	bx	lr

080040ec <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	2300      	movs	r3, #0
 80040f4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f383 8811 	msr	BASEPRI, r3
}
 80040fc:	bf00      	nop
}
 80040fe:	bf00      	nop
}
 8004100:	bf00      	nop
}
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	bc80      	pop	{r7}
 800410a:	4770      	bx	lr

0800410c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004110:	f7ff ffdc 	bl	80040cc <chSysLockFromISR>
}
 8004114:	bf00      	nop
 8004116:	bd80      	pop	{r7, pc}

08004118 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004118:	b580      	push	{r7, lr}
 800411a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800411c:	f7ff ffe6 	bl	80040ec <chSysUnlockFromISR>
}
 8004120:	bf00      	nop
 8004122:	bd80      	pop	{r7, pc}

08004124 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f002 fb87 	bl	8006840 <chSysPolledDelayX>
}
 8004132:	bf00      	nop
 8004134:	3708      	adds	r7, #8
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <otg_disable_ep>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 800413a:	b480      	push	{r7}
 800413c:	b085      	sub	sp, #20
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004148:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800414a:	2300      	movs	r3, #0
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	e040      	b.n	80041d2 <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	3348      	adds	r3, #72	; 0x48
 8004156:	015b      	lsls	r3, r3, #5
 8004158:	4413      	add	r3, r2
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	da0d      	bge.n	800417c <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	3348      	adds	r3, #72	; 0x48
 8004166:	015b      	lsls	r3, r3, #5
 8004168:	4413      	add	r3, r2
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004170:	68b9      	ldr	r1, [r7, #8]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	3348      	adds	r3, #72	; 0x48
 8004176:	015b      	lsls	r3, r3, #5
 8004178:	440b      	add	r3, r1
 800417a:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	3358      	adds	r3, #88	; 0x58
 8004182:	015b      	lsls	r3, r3, #5
 8004184:	4413      	add	r3, r2
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	da0d      	bge.n	80041a8 <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	3358      	adds	r3, #88	; 0x58
 8004192:	015b      	lsls	r3, r3, #5
 8004194:	4413      	add	r3, r2
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800419c:	68b9      	ldr	r1, [r7, #8]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	3358      	adds	r3, #88	; 0x58
 80041a2:	015b      	lsls	r3, r3, #5
 80041a4:	440b      	add	r3, r1
 80041a6:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	015b      	lsls	r3, r3, #5
 80041ae:	4413      	add	r3, r2
 80041b0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80041b4:	f04f 32ff 	mov.w	r2, #4294967295
 80041b8:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	015b      	lsls	r3, r3, #5
 80041c0:	4413      	add	r3, r2
 80041c2:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80041c6:	f04f 32ff 	mov.w	r2, #4294967295
 80041ca:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	3301      	adds	r3, #1
 80041d0:	60fb      	str	r3, [r7, #12]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d9b7      	bls.n	8004150 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80041e6:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 80041ea:	bf00      	nop
 80041ec:	3714      	adds	r7, #20
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bc80      	pop	{r7}
 80041f2:	4770      	bx	lr

080041f4 <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004202:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004204:	2300      	movs	r3, #0
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	e02b      	b.n	8004262 <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	3302      	adds	r3, #2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4413      	add	r3, r2
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00b      	beq.n	8004234 <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	3310      	adds	r3, #16
 8004226:	2101      	movs	r1, #1
 8004228:	fa01 f303 	lsl.w	r3, r1, r3
 800422c:	431a      	orrs	r2, r3
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	3302      	adds	r3, #2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00a      	beq.n	800425c <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 800424c:	2101      	movs	r1, #1
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	fa01 f303 	lsl.w	r3, r1, r3
 8004254:	431a      	orrs	r2, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	3301      	adds	r3, #1
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	429a      	cmp	r2, r3
 800426e:	d9cc      	bls.n	800420a <otg_enable_ep+0x16>
    }
  }
}
 8004270:	bf00      	nop
 8004272:	bf00      	nop
 8004274:	3714      	adds	r7, #20
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr

0800427c <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800428a:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2210      	movs	r2, #16
 8004290:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8004292:	bf00      	nop
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	f003 0310 	and.w	r3, r3, #16
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f9      	bne.n	8004294 <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80042a0:	2012      	movs	r0, #18
 80042a2:	f7ff ff3f 	bl	8004124 <osalSysPolledDelayX>
}
 80042a6:	bf00      	nop
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042be:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	019b      	lsls	r3, r3, #6
 80042c4:	f043 0220 	orr.w	r2, r3, #32
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80042cc:	bf00      	nop
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f003 0320 	and.w	r3, r3, #32
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1f9      	bne.n	80042ce <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80042da:	2012      	movs	r0, #18
 80042dc:	f7ff ff22 	bl	8004124 <osalSysPolledDelayX>
}
 80042e0:	bf00      	nop
 80042e2:	3710      	adds	r7, #16
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr

08004308 <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004318:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	441a      	add	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 800432a:	68fb      	ldr	r3, [r7, #12]
}
 800432c:	4618      	mov	r0, r3
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	bc80      	pop	{r7}
 8004334:	4770      	bx	lr

08004336 <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8004336:	b480      	push	{r7}
 8004338:	b085      	sub	sp, #20
 800433a:	af00      	add	r7, sp, #0
 800433c:	60f8      	str	r0, [r7, #12]
 800433e:	60b9      	str	r1, [r7, #8]
 8004340:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b04      	cmp	r3, #4
 800434e:	d906      	bls.n	800435e <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	3b04      	subs	r3, #4
 8004354:	607b      	str	r3, [r7, #4]
    buf += 4;
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	3304      	adds	r3, #4
 800435a:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 800435c:	e7f1      	b.n	8004342 <otg_fifo_write_from_buffer+0xc>
      break;
 800435e:	bf00      	nop
  }
}
 8004360:	bf00      	nop
 8004362:	3714      	adds	r7, #20
 8004364:	46bd      	mov	sp, r7
 8004366:	bc80      	pop	{r7}
 8004368:	4770      	bx	lr

0800436a <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 800436a:	b480      	push	{r7}
 800436c:	b087      	sub	sp, #28
 800436e:	af00      	add	r7, sp, #0
 8004370:	60f8      	str	r0, [r7, #12]
 8004372:	60b9      	str	r1, [r7, #8]
 8004374:	607a      	str	r2, [r7, #4]
 8004376:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 8004378:	2300      	movs	r3, #0
 800437a:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 800437c:	2300      	movs	r3, #0
 800437e:	613b      	str	r3, [r7, #16]

  while (i < n) {
 8004380:	e017      	b.n	80043b2 <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d102      	bne.n	8004392 <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	d208      	bcs.n	80043ac <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	1c5a      	adds	r2, r3, #1
 800439e:	60ba      	str	r2, [r7, #8]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	b2d2      	uxtb	r2, r2
 80043a4:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	0a1b      	lsrs	r3, r3, #8
 80043aa:	617b      	str	r3, [r7, #20]
    }
    i++;
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3301      	adds	r3, #1
 80043b0:	613b      	str	r3, [r7, #16]
  while (i < n) {
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d3e3      	bcc.n	8004382 <otg_fifo_read_to_buffer+0x18>
  }
}
 80043ba:	bf00      	nop
 80043bc:	bf00      	nop
 80043be:	371c      	adds	r7, #28
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr

080043c6 <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b086      	sub	sp, #24
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	091b      	lsrs	r3, r3, #4
 80043dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043e0:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 80043f0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80043f4:	d01b      	beq.n	800442e <otg_rxfifo_handler+0x68>
 80043f6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80043fa:	f200 809a 	bhi.w	8004532 <otg_rxfifo_handler+0x16c>
 80043fe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004402:	f000 8098 	beq.w	8004536 <otg_rxfifo_handler+0x170>
 8004406:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800440a:	f200 8092 	bhi.w	8004532 <otg_rxfifo_handler+0x16c>
 800440e:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004412:	f000 8092 	beq.w	800453a <otg_rxfifo_handler+0x174>
 8004416:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800441a:	f200 808a 	bhi.w	8004532 <otg_rxfifo_handler+0x16c>
 800441e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004422:	f000 808c 	beq.w	800453e <otg_rxfifo_handler+0x178>
 8004426:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800442a:	d011      	beq.n	8004450 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 800442c:	e081      	b.n	8004532 <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004434:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	3302      	adds	r3, #2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	6a19      	ldr	r1, [r3, #32]
 8004446:	2308      	movs	r3, #8
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	f7ff ff8e 	bl	800436a <otg_fifo_read_to_buffer>
    break;
 800444e:	e077      	b.n	8004540 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	3302      	adds	r3, #2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	6879      	ldr	r1, [r7, #4]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	3302      	adds	r3, #2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	440b      	add	r3, r1
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800447a:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	3302      	adds	r3, #2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 800448c:	6899      	ldr	r1, [r3, #8]
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	f7ff ff6a 	bl	800436a <otg_fifo_read_to_buffer>
    if (n < max) {
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	429a      	cmp	r2, r3
 800449c:	d224      	bcs.n	80044e8 <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	3302      	adds	r3, #2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4413      	add	r3, r2
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	6899      	ldr	r1, [r3, #8]
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	3302      	adds	r3, #2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	4413      	add	r3, r2
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	440a      	add	r2, r1
 80044c0:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	3302      	adds	r3, #2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	6859      	ldr	r1, [r3, #4]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	3302      	adds	r3, #2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	4413      	add	r3, r2
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	440a      	add	r2, r1
 80044e4:	605a      	str	r2, [r3, #4]
    break;
 80044e6:	e02b      	b.n	8004540 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	3302      	adds	r3, #2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	6899      	ldr	r1, [r3, #8]
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	3302      	adds	r3, #2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	440a      	add	r2, r1
 800450a:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	3302      	adds	r3, #2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	6859      	ldr	r1, [r3, #4]
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3302      	adds	r3, #2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	68ba      	ldr	r2, [r7, #8]
 800452c:	440a      	add	r2, r1
 800452e:	605a      	str	r2, [r3, #4]
    break;
 8004530:	e006      	b.n	8004540 <otg_rxfifo_handler+0x17a>
    break;
 8004532:	bf00      	nop
 8004534:	e004      	b.n	8004540 <otg_rxfifo_handler+0x17a>
    break;
 8004536:	bf00      	nop
 8004538:	e002      	b.n	8004540 <otg_rxfifo_handler+0x17a>
    break;
 800453a:	bf00      	nop
 800453c:	e000      	b.n	8004540 <otg_rxfifo_handler+0x17a>
    break;
 800453e:	bf00      	nop
  }
}
 8004540:	bf00      	nop
 8004542:	3718      	adds	r7, #24
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	460b      	mov	r3, r1
 8004552:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8004554:	78fb      	ldrb	r3, [r7, #3]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	3302      	adds	r3, #2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4413      	add	r3, r2
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	6879      	ldr	r1, [r7, #4]
 8004568:	3302      	adds	r3, #2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d311      	bcc.n	800459c <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800457e:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8004582:	78fb      	ldrb	r3, [r7, #3]
 8004584:	2201      	movs	r2, #1
 8004586:	fa02 f303 	lsl.w	r3, r2, r3
 800458a:	43da      	mvns	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004592:	400a      	ands	r2, r1
 8004594:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 8004598:	2301      	movs	r3, #1
 800459a:	e06c      	b.n	8004676 <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 800459c:	78fb      	ldrb	r3, [r7, #3]
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	3302      	adds	r3, #2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	78fb      	ldrb	r3, [r7, #3]
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	3302      	adds	r3, #2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	3302      	adds	r3, #2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	4413      	add	r3, r2
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	8a1b      	ldrh	r3, [r3, #16]
 80045ce:	461a      	mov	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d907      	bls.n	80045e6 <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 80045d6:	78fb      	ldrb	r3, [r7, #3]
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	3302      	adds	r3, #2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	4413      	add	r3, r2
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	8a1b      	ldrh	r3, [r3, #16]
 80045e4:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80045ec:	78fb      	ldrb	r3, [r7, #3]
 80045ee:	015b      	lsls	r3, r3, #5
 80045f0:	4413      	add	r3, r2
 80045f2:	f603 1318 	addw	r3, r3, #2328	; 0x918
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d901      	bls.n	8004606 <otg_txfifo_handler+0xbe>
      return false;
 8004602:	2300      	movs	r3, #0
 8004604:	e037      	b.n	8004676 <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800460c:	78fb      	ldrb	r3, [r7, #3]
 800460e:	3301      	adds	r3, #1
 8004610:	031b      	lsls	r3, r3, #12
 8004612:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8004614:	78fb      	ldrb	r3, [r7, #3]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	3302      	adds	r3, #2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	4619      	mov	r1, r3
 8004628:	f7ff fe85 	bl	8004336 <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 800462c:	78fb      	ldrb	r3, [r7, #3]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	3302      	adds	r3, #2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	6899      	ldr	r1, [r3, #8]
 800463c:	78fb      	ldrb	r3, [r7, #3]
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	3302      	adds	r3, #2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4413      	add	r3, r2
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	440a      	add	r2, r1
 800464e:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 8004650:	78fb      	ldrb	r3, [r7, #3]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	3302      	adds	r3, #2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	6859      	ldr	r1, [r3, #4]
 8004660:	78fb      	ldrb	r3, [r7, #3]
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	3302      	adds	r3, #2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4413      	add	r3, r2
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	440a      	add	r2, r1
 8004672:	605a      	str	r2, [r3, #4]
  while (true) {
 8004674:	e76e      	b.n	8004554 <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800467e:	b580      	push	{r7, lr}
 8004680:	b086      	sub	sp, #24
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	460b      	mov	r3, r1
 8004688:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004690:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8004692:	78fb      	ldrb	r3, [r7, #3]
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	015b      	lsls	r3, r3, #5
 8004698:	4413      	add	r3, r2
 800469a:	f603 1308 	addw	r3, r3, #2312	; 0x908
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	015b      	lsls	r3, r3, #5
 80046a8:	4413      	add	r3, r2
 80046aa:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	f003 0301 	and.w	r3, r3, #1
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d04b      	beq.n	8004754 <otg_epin_handler+0xd6>
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d044      	beq.n	8004754 <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80046ca:	78fb      	ldrb	r3, [r7, #3]
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	3302      	adds	r3, #2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d213      	bcs.n	800470e <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	68da      	ldr	r2, [r3, #12]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	1ad2      	subs	r2, r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 80046fa:	f7ff fd07 	bl	800410c <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 80046fe:	78fb      	ldrb	r3, [r7, #3]
 8004700:	4619      	mov	r1, r3
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 fce8 	bl	80050d8 <usb_lld_start_in>
      osalSysUnlockFromISR();
 8004708:	f7ff fd06 	bl	8004118 <osalSysUnlockFromISR>
 800470c:	e022      	b.n	8004754 <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	891b      	ldrh	r3, [r3, #8]
 8004712:	b21a      	sxth	r2, r3
 8004714:	78fb      	ldrb	r3, [r7, #3]
 8004716:	2101      	movs	r1, #1
 8004718:	fa01 f303 	lsl.w	r3, r1, r3
 800471c:	b21b      	sxth	r3, r3
 800471e:	43db      	mvns	r3, r3
 8004720:	b21b      	sxth	r3, r3
 8004722:	4013      	ands	r3, r2
 8004724:	b21b      	sxth	r3, r3
 8004726:	b29a      	uxth	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	811a      	strh	r2, [r3, #8]
 800472c:	78fb      	ldrb	r3, [r7, #3]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	3302      	adds	r3, #2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00a      	beq.n	8004754 <otg_epin_handler+0xd6>
 800473e:	78fb      	ldrb	r3, [r7, #3]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	3302      	adds	r3, #2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	78fa      	ldrb	r2, [r7, #3]
 800474e:	4611      	mov	r1, r2
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00e      	beq.n	800477c <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8004764:	78fb      	ldrb	r3, [r7, #3]
 8004766:	2101      	movs	r1, #1
 8004768:	fa01 f303 	lsl.w	r3, r1, r3
 800476c:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 800476e:	2b00      	cmp	r3, #0
 8004770:	d004      	beq.n	800477c <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 8004772:	78fb      	ldrb	r3, [r7, #3]
 8004774:	4619      	mov	r1, r3
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7ff fee6 	bl	8004548 <otg_txfifo_handler>
  }
}
 800477c:	bf00      	nop
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	460b      	mov	r3, r1
 800478e:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004796:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8004798:	78fb      	ldrb	r3, [r7, #3]
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	015b      	lsls	r3, r3, #5
 800479e:	4413      	add	r3, r2
 80047a0:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 80047a8:	78fb      	ldrb	r3, [r7, #3]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	015b      	lsls	r3, r3, #5
 80047ae:	4413      	add	r3, r2
 80047b0:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f003 0308 	and.w	r3, r3, #8
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d011      	beq.n	80047e6 <otg_epout_handler+0x62>
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80047c8:	f003 0308 	and.w	r3, r3, #8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00a      	beq.n	80047e6 <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 80047d0:	78fb      	ldrb	r3, [r7, #3]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	3302      	adds	r3, #2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4413      	add	r3, r2
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	78fa      	ldrb	r2, [r7, #3]
 80047e0:	4611      	mov	r1, r2
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d05e      	beq.n	80048ae <otg_epout_handler+0x12a>
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d057      	beq.n	80048ae <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 80047fe:	78fb      	ldrb	r3, [r7, #3]
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	3302      	adds	r3, #2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 800480e:	78fb      	ldrb	r3, [r7, #3]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d129      	bne.n	8004868 <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	685a      	ldr	r2, [r3, #4]
 8004818:	78fb      	ldrb	r3, [r7, #3]
 800481a:	6879      	ldr	r1, [r7, #4]
 800481c:	3302      	adds	r3, #2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	440b      	add	r3, r1
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	8a5b      	ldrh	r3, [r3, #18]
 8004826:	fbb2 f1f3 	udiv	r1, r2, r3
 800482a:	fb01 f303 	mul.w	r3, r1, r3
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	d119      	bne.n	8004868 <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800483c:	429a      	cmp	r2, r3
 800483e:	d213      	bcs.n	8004868 <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	68da      	ldr	r2, [r3, #12]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	1ad2      	subs	r2, r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 8004854:	f7ff fc5a 	bl	800410c <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 8004858:	78fb      	ldrb	r3, [r7, #3]
 800485a:	4619      	mov	r1, r3
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 fb9c 	bl	8004f9a <usb_lld_start_out>
        osalSysUnlockFromISR();
 8004862:	f7ff fc59 	bl	8004118 <osalSysUnlockFromISR>
        return;
 8004866:	e022      	b.n	80048ae <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	895b      	ldrh	r3, [r3, #10]
 800486c:	b21a      	sxth	r2, r3
 800486e:	78fb      	ldrb	r3, [r7, #3]
 8004870:	2101      	movs	r1, #1
 8004872:	fa01 f303 	lsl.w	r3, r1, r3
 8004876:	b21b      	sxth	r3, r3
 8004878:	43db      	mvns	r3, r3
 800487a:	b21b      	sxth	r3, r3
 800487c:	4013      	ands	r3, r2
 800487e:	b21b      	sxth	r3, r3
 8004880:	b29a      	uxth	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	815a      	strh	r2, [r3, #10]
 8004886:	78fb      	ldrb	r3, [r7, #3]
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	3302      	adds	r3, #2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4413      	add	r3, r2
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00a      	beq.n	80048ae <otg_epout_handler+0x12a>
 8004898:	78fb      	ldrb	r3, [r7, #3]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	3302      	adds	r3, #2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4413      	add	r3, r2
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	78fa      	ldrb	r2, [r7, #3]
 80048a8:	4611      	mov	r1, r2
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	4798      	blx	r3
  }
}
 80048ae:	3718      	adds	r7, #24
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c2:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80048c4:	2300      	movs	r3, #0
 80048c6:	73fb      	strb	r3, [r7, #15]
 80048c8:	e054      	b.n	8004974 <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80048ca:	7bfb      	ldrb	r3, [r7, #15]
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	3348      	adds	r3, #72	; 0x48
 80048d0:	015b      	lsls	r3, r3, #5
 80048d2:	4413      	add	r3, r2
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80048da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80048de:	d146      	bne.n	800496e <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	3348      	adds	r3, #72	; 0x48
 80048e6:	015b      	lsls	r3, r3, #5
 80048e8:	4413      	add	r3, r2
 80048ea:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	da3e      	bge.n	800496e <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	3348      	adds	r3, #72	; 0x48
 80048f6:	015b      	lsls	r3, r3, #5
 80048f8:	4413      	add	r3, r2
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	7bfb      	ldrb	r3, [r7, #15]
 80048fe:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 8004902:	68b9      	ldr	r1, [r7, #8]
 8004904:	3348      	adds	r3, #72	; 0x48
 8004906:	015b      	lsls	r3, r3, #5
 8004908:	440b      	add	r3, r1
 800490a:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800490c:	bf00      	nop
 800490e:	7bfb      	ldrb	r3, [r7, #15]
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	3348      	adds	r3, #72	; 0x48
 8004914:	015b      	lsls	r3, r3, #5
 8004916:	4413      	add	r3, r2
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	dbf7      	blt.n	800490e <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 800491e:	7bfb      	ldrb	r3, [r7, #15]
 8004920:	4619      	mov	r1, r3
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7ff fcc3 	bl	80042ae <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	891b      	ldrh	r3, [r3, #8]
 800492c:	b21a      	sxth	r2, r3
 800492e:	7bfb      	ldrb	r3, [r7, #15]
 8004930:	2101      	movs	r1, #1
 8004932:	fa01 f303 	lsl.w	r3, r1, r3
 8004936:	b21b      	sxth	r3, r3
 8004938:	43db      	mvns	r3, r3
 800493a:	b21b      	sxth	r3, r3
 800493c:	4013      	ands	r3, r2
 800493e:	b21b      	sxth	r3, r3
 8004940:	b29a      	uxth	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	811a      	strh	r2, [r3, #8]
 8004946:	7bfb      	ldrb	r3, [r7, #15]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	3302      	adds	r3, #2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4413      	add	r3, r2
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00a      	beq.n	800496e <otg_isoc_in_failed_handler+0xba>
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	3302      	adds	r3, #2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	7bfa      	ldrb	r2, [r7, #15]
 8004968:	4611      	mov	r1, r2
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800496e:	7bfb      	ldrb	r3, [r7, #15]
 8004970:	3301      	adds	r3, #1
 8004972:	73fb      	strb	r3, [r7, #15]
 8004974:	7bfa      	ldrb	r2, [r7, #15]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	429a      	cmp	r2, r3
 8004980:	d9a3      	bls.n	80048ca <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 8004982:	bf00      	nop
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800499a:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800499c:	2300      	movs	r3, #0
 800499e:	73fb      	strb	r3, [r7, #15]
 80049a0:	e038      	b.n	8004a14 <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80049a2:	7bfb      	ldrb	r3, [r7, #15]
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	3358      	adds	r3, #88	; 0x58
 80049a8:	015b      	lsls	r3, r3, #5
 80049aa:	4413      	add	r3, r2
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80049b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80049b6:	d12a      	bne.n	8004a0e <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	3358      	adds	r3, #88	; 0x58
 80049be:	015b      	lsls	r3, r3, #5
 80049c0:	4413      	add	r3, r2
 80049c2:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	da22      	bge.n	8004a0e <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	895b      	ldrh	r3, [r3, #10]
 80049cc:	b21a      	sxth	r2, r3
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
 80049d0:	2101      	movs	r1, #1
 80049d2:	fa01 f303 	lsl.w	r3, r1, r3
 80049d6:	b21b      	sxth	r3, r3
 80049d8:	43db      	mvns	r3, r3
 80049da:	b21b      	sxth	r3, r3
 80049dc:	4013      	ands	r3, r2
 80049de:	b21b      	sxth	r3, r3
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	815a      	strh	r2, [r3, #10]
 80049e6:	7bfb      	ldrb	r3, [r7, #15]
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	3302      	adds	r3, #2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4413      	add	r3, r2
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00a      	beq.n	8004a0e <otg_isoc_out_failed_handler+0x82>
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	3302      	adds	r3, #2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	7bfa      	ldrb	r2, [r7, #15]
 8004a08:	4611      	mov	r1, r2
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
 8004a10:	3301      	adds	r3, #1
 8004a12:	73fb      	strb	r3, [r7, #15]
 8004a14:	7bfa      	ldrb	r2, [r7, #15]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d9bf      	bls.n	80049a2 <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 8004a22:	bf00      	nop
 8004a24:	bf00      	nop
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a3a:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 8004a3c:	2340      	movs	r3, #64	; 0x40
 8004a3e:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d003      	beq.n	8004a68 <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f7fc ff56 	bl	8001912 <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 8004a66:	e147      	b.n	8004cf8 <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	da1c      	bge.n	8004aa8 <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d007      	beq.n	8004a8c <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004a82:	f023 0203 	bic.w	r2, r3, #3
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7ff fbb1 	bl	80041f4 <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8004a98:	f023 0201 	bic.w	r2, r3, #1
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fc ff99 	bl	80019da <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7ff fb41 	bl	800413a <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7fc ff69 	bl	8001990 <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d017      	beq.n	8004af8 <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004ace:	f003 0306 	and.w	r3, r3, #6
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d108      	bne.n	8004ae8 <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8004ade:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	60da      	str	r2, [r3, #12]
 8004ae6:	e007      	b.n	8004af8 <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8004af0:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d026      	beq.n	8004b50 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d105      	bne.n	8004b18 <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	f023 0208 	bic.w	r2, r3, #8
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	2b05      	cmp	r3, #5
 8004b1e:	d10a      	bne.n	8004b36 <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004b26:	f023 0203 	bic.w	r2, r3, #3
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7fc ff52 	bl	80019da <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7ff fb5c 	bl	80041f4 <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d004      	beq.n	8004b50 <usb_lld_serve_interrupt+0x124>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7ff feaa 	bl	80048b4 <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d002      	beq.n	8004b70 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7ff ff0e 	bl	800498c <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8004b76:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d050      	beq.n	8004c24 <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d003      	beq.n	8004b94 <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f7ff fdf8 	bl	8004784 <otg_epout_handler>
    if (src & (1 << 17))
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d003      	beq.n	8004ba6 <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f7ff fdef 	bl	8004784 <otg_epout_handler>
    if (src & (1 << 18))
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d003      	beq.n	8004bb8 <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 8004bb0:	2102      	movs	r1, #2
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f7ff fde6 	bl	8004784 <otg_epout_handler>
    if (src & (1 << 19))
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 8004bc2:	2103      	movs	r1, #3
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f7ff fddd 	bl	8004784 <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d003      	beq.n	8004bdc <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 8004bd4:	2104      	movs	r1, #4
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7ff fdd4 	bl	8004784 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 8004be6:	2105      	movs	r1, #5
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff fdcb 	bl	8004784 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d003      	beq.n	8004c00 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 8004bf8:	2106      	movs	r1, #6
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7ff fdc2 	bl	8004784 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 8004c0a:	2107      	movs	r1, #7
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f7ff fdb9 	bl	8004784 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d003      	beq.n	8004c24 <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8004c1c:	2108      	movs	r1, #8
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7ff fdb0 	bl	8004784 <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d050      	beq.n	8004cd0 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d003      	beq.n	8004c40 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 8004c38:	2100      	movs	r1, #0
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7ff fd1f 	bl	800467e <otg_epin_handler>
    if (src & (1 << 1))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8004c4a:	2101      	movs	r1, #1
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f7ff fd16 	bl	800467e <otg_epin_handler>
    if (src & (1 << 2))
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f003 0304 	and.w	r3, r3, #4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 8004c5c:	2102      	movs	r1, #2
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f7ff fd0d 	bl	800467e <otg_epin_handler>
    if (src & (1 << 3))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f003 0308 	and.w	r3, r3, #8
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 8004c6e:	2103      	movs	r1, #3
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7ff fd04 	bl	800467e <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	f003 0310 	and.w	r3, r3, #16
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 8004c80:	2104      	movs	r1, #4
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7ff fcfb 	bl	800467e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0320 	and.w	r3, r3, #32
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 8004c92:	2105      	movs	r1, #5
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7ff fcf2 	bl	800467e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 8004ca4:	2106      	movs	r1, #6
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f7ff fce9 	bl	800467e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 8004cb6:	2107      	movs	r1, #7
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f7ff fce0 	bl	800467e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 8004cc8:	2108      	movs	r1, #8
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7ff fcd7 	bl	800467e <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f003 0310 	and.w	r3, r3, #16
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d002      	beq.n	8004ce0 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff fb73 	bl	80043c6 <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	4b07      	ldr	r3, [pc, #28]	; (8004d00 <usb_lld_serve_interrupt+0x2d4>)
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d006      	beq.n	8004cf8 <usb_lld_serve_interrupt+0x2cc>
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	617b      	str	r3, [r7, #20]
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d000      	beq.n	8004cf8 <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 8004cf6:	e6a3      	b.n	8004a40 <usb_lld_serve_interrupt+0x14>
}
 8004cf8:	3718      	adds	r7, #24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	04000030 	.word	0x04000030

08004d04 <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8004d08:	4806      	ldr	r0, [pc, #24]	; (8004d24 <Vector1D4+0x20>)
 8004d0a:	f001 fea3 	bl	8006a54 <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8004d0e:	4806      	ldr	r0, [pc, #24]	; (8004d28 <Vector1D4+0x24>)
 8004d10:	f7ff fe8c 	bl	8004a2c <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004d14:	4803      	ldr	r0, [pc, #12]	; (8004d24 <Vector1D4+0x20>)
 8004d16:	f001 fed7 	bl	8006ac8 <__trace_isr_leave>
 8004d1a:	f003 f973 	bl	8008004 <__port_irq_epilogue>
}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	08008714 	.word	0x08008714
 8004d28:	24000144 	.word	0x24000144

08004d2c <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8004d30:	4806      	ldr	r0, [pc, #24]	; (8004d4c <usb_lld_init+0x20>)
 8004d32:	f7fc fd41 	bl	80017b8 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 8004d36:	4b05      	ldr	r3, [pc, #20]	; (8004d4c <usb_lld_init+0x20>)
 8004d38:	4a05      	ldr	r2, [pc, #20]	; (8004d50 <usb_lld_init+0x24>)
 8004d3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 8004d3e:	4b03      	ldr	r3, [pc, #12]	; (8004d4c <usb_lld_init+0x20>)
 8004d40:	4a04      	ldr	r2, [pc, #16]	; (8004d54 <usb_lld_init+0x28>)
 8004d42:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8004d46:	bf00      	nop
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	24000144 	.word	0x24000144
 8004d50:	40080000 	.word	0x40080000
 8004d54:	08008708 	.word	0x08008708

08004d58 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8004d58:	b590      	push	{r4, r7, lr}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d66:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8004d68:	2100      	movs	r1, #0
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7ff fa9f 	bl	80042ae <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8004d7e:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004d82:	2300      	movs	r3, #0
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	e024      	b.n	8004dd2 <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	3348      	adds	r3, #72	; 0x48
 8004d8e:	015b      	lsls	r3, r3, #5
 8004d90:	4413      	add	r3, r2
 8004d92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004d96:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	3358      	adds	r3, #88	; 0x58
 8004d9e:	015b      	lsls	r3, r3, #5
 8004da0:	4413      	add	r3, r2
 8004da2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004da6:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	015b      	lsls	r3, r3, #5
 8004dae:	4413      	add	r3, r2
 8004db0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004db4:	f04f 32ff 	mov.w	r2, #4294967295
 8004db8:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	015b      	lsls	r3, r3, #5
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004dca:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	3301      	adds	r3, #1
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d9d3      	bls.n	8004d88 <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f7ff fa81 	bl	80042e8 <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7ff fa42 	bl	800427c <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8004dfe:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	699a      	ldr	r2, [r3, #24]
 8004e0c:	4b1d      	ldr	r3, [pc, #116]	; (8004e84 <usb_lld_reset+0x12c>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	68ba      	ldr	r2, [r7, #8]
 8004e12:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2209      	movs	r2, #9
 8004e18:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2209      	movs	r2, #9
 8004e20:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a18      	ldr	r2, [pc, #96]	; (8004e88 <usb_lld_reset+0x130>)
 8004e28:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8004e30:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 8004e34:	2340      	movs	r3, #64	; 0x40
 8004e36:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8004e38:	4b14      	ldr	r3, [pc, #80]	; (8004e8c <usb_lld_reset+0x134>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	68ba      	ldr	r2, [r7, #8]
 8004e3e:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8004e4a:	2340      	movs	r3, #64	; 0x40
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	4b0f      	ldr	r3, [pc, #60]	; (8004e8c <usb_lld_reset+0x134>)
 8004e50:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004e58:	2340      	movs	r3, #64	; 0x40
 8004e5a:	089b      	lsrs	r3, r3, #2
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	041b      	lsls	r3, r3, #16
 8004e60:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 8004e62:	2340      	movs	r3, #64	; 0x40
 8004e64:	089b      	lsrs	r3, r3, #2
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	4619      	mov	r1, r3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7ff fa4c 	bl	8004308 <otg_ram_alloc>
 8004e70:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004e72:	ea44 0203 	orr.w	r2, r4, r3
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8004e7a:	bf00      	nop
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd90      	pop	{r4, r7, pc}
 8004e82:	bf00      	nop
 8004e84:	000c0010 	.word	0x000c0010
 8004e88:	080086e4 	.word	0x080086e4
 8004e8c:	10008000 	.word	0x10008000

08004e90 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e9e:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8004ea6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8004eb0:	0112      	lsls	r2, r2, #4
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8004eba:	bf00      	nop
 8004ebc:	3714      	adds	r7, #20
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr

08004ec4 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff fa0b 	bl	80042e8 <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7ff f931 	bl	800413a <otg_disable_ep>
}
 8004ed8:	bf00      	nop
 8004eda:	3708      	adds	r7, #8
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8004ee0:	b480      	push	{r7}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ef2:	78fb      	ldrb	r3, [r7, #3]
 8004ef4:	3358      	adds	r3, #88	; 0x58
 8004ef6:	015b      	lsls	r3, r3, #5
 8004ef8:	4413      	add	r3, r2
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	e007      	b.n	8004f1c <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e000      	b.n	8004f1c <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8004f1a:	2302      	movs	r3, #2
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bc80      	pop	{r7}
 8004f24:	4770      	bx	lr

08004f26 <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 8004f26:	b480      	push	{r7}
 8004f28:	b085      	sub	sp, #20
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
 8004f2e:	460b      	mov	r3, r1
 8004f30:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004f38:	78fb      	ldrb	r3, [r7, #3]
 8004f3a:	3348      	adds	r3, #72	; 0x48
 8004f3c:	015b      	lsls	r3, r3, #5
 8004f3e:	4413      	add	r3, r2
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	e007      	b.n	8004f62 <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8004f60:	2302      	movs	r3, #2
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bc80      	pop	{r7}
 8004f6a:	4770      	bx	lr

08004f6c <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	460b      	mov	r3, r1
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8004f7a:	7afb      	ldrb	r3, [r7, #11]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	3302      	adds	r3, #2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	4413      	add	r3, r2
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	2208      	movs	r2, #8
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7fb fa2d 	bl	80003ec <memcpy>
}
 8004f92:	bf00      	nop
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8004f9a:	b480      	push	{r7}
 8004f9c:	b087      	sub	sp, #28
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8004fa6:	78fb      	ldrb	r3, [r7, #3]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	3302      	adds	r3, #2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	4413      	add	r3, r2
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8004fbe:	78fb      	ldrb	r3, [r7, #3]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d106      	bne.n	8004fd2 <usb_lld_start_out+0x38>
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b40      	cmp	r3, #64	; 0x40
 8004fca:	d902      	bls.n	8004fd2 <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	2240      	movs	r2, #64	; 0x40
 8004fd0:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	78fb      	ldrb	r3, [r7, #3]
 8004fd8:	6879      	ldr	r1, [r7, #4]
 8004fda:	3302      	adds	r3, #2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	440b      	add	r3, r1
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	8a5b      	ldrh	r3, [r3, #18]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 8004fe8:	78fb      	ldrb	r3, [r7, #3]
 8004fea:	6879      	ldr	r1, [r7, #4]
 8004fec:	3302      	adds	r3, #2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8004ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ffa:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8004ffc:	78fb      	ldrb	r3, [r7, #3]
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	3302      	adds	r3, #2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	4413      	add	r3, r2
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	8a5b      	ldrh	r3, [r3, #18]
 800500a:	461a      	mov	r2, r3
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	fb02 f303 	mul.w	r3, r2, r3
 8005012:	3303      	adds	r3, #3
 8005014:	f023 0303 	bic.w	r3, r3, #3
 8005018:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	04da      	lsls	r2, r3, #19
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	431a      	orrs	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005028:	78fb      	ldrb	r3, [r7, #3]
 800502a:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 800502e:	015b      	lsls	r3, r3, #5
 8005030:	440b      	add	r3, r1
 8005032:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8005036:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005038:	78fb      	ldrb	r3, [r7, #3]
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	3302      	adds	r3, #2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	4413      	add	r3, r2
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	2b01      	cmp	r3, #1
 800504c:	d12d      	bne.n	80050aa <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005054:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505c:	2b00      	cmp	r3, #0
 800505e:	d012      	beq.n	8005086 <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005066:	78fb      	ldrb	r3, [r7, #3]
 8005068:	3358      	adds	r3, #88	; 0x58
 800506a:	015b      	lsls	r3, r3, #5
 800506c:	4413      	add	r3, r2
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005076:	78fb      	ldrb	r3, [r7, #3]
 8005078:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800507c:	3358      	adds	r3, #88	; 0x58
 800507e:	015b      	lsls	r3, r3, #5
 8005080:	440b      	add	r3, r1
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	e011      	b.n	80050aa <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800508c:	78fb      	ldrb	r3, [r7, #3]
 800508e:	3358      	adds	r3, #88	; 0x58
 8005090:	015b      	lsls	r3, r3, #5
 8005092:	4413      	add	r3, r2
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800509c:	78fb      	ldrb	r3, [r7, #3]
 800509e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80050a2:	3358      	adds	r3, #88	; 0x58
 80050a4:	015b      	lsls	r3, r3, #5
 80050a6:	440b      	add	r3, r1
 80050a8:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80050b0:	78fb      	ldrb	r3, [r7, #3]
 80050b2:	3358      	adds	r3, #88	; 0x58
 80050b4:	015b      	lsls	r3, r3, #5
 80050b6:	4413      	add	r3, r2
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80050c6:	3358      	adds	r3, #88	; 0x58
 80050c8:	015b      	lsls	r3, r3, #5
 80050ca:	440b      	add	r3, r1
 80050cc:	601a      	str	r2, [r3, #0]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr

080050d8 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	460b      	mov	r3, r1
 80050e2:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80050e4:	78fb      	ldrb	r3, [r7, #3]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	3302      	adds	r3, #2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800510a:	78fb      	ldrb	r3, [r7, #3]
 800510c:	015b      	lsls	r3, r3, #5
 800510e:	4413      	add	r3, r2
 8005110:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005114:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	e02e      	b.n	800517a <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800511c:	78fb      	ldrb	r3, [r7, #3]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d106      	bne.n	8005130 <usb_lld_start_in+0x58>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2b40      	cmp	r3, #64	; 0x40
 8005128:	d902      	bls.n	8005130 <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2240      	movs	r2, #64	; 0x40
 800512e:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	78fb      	ldrb	r3, [r7, #3]
 8005136:	6879      	ldr	r1, [r7, #4]
 8005138:	3302      	adds	r3, #2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	440b      	add	r3, r1
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	8a1b      	ldrh	r3, [r3, #16]
 8005142:	4413      	add	r3, r2
 8005144:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8005146:	78fb      	ldrb	r3, [r7, #3]
 8005148:	6879      	ldr	r1, [r7, #4]
 800514a:	3302      	adds	r3, #2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	440b      	add	r3, r1
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005154:	fbb2 f3f3 	udiv	r3, r2, r3
 8005158:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800516a:	78fb      	ldrb	r3, [r7, #3]
 800516c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005170:	015b      	lsls	r3, r3, #5
 8005172:	440b      	add	r3, r1
 8005174:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005178:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	3302      	adds	r3, #2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0303 	and.w	r3, r3, #3
 800518c:	2b01      	cmp	r3, #1
 800518e:	d12d      	bne.n	80051ec <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005196:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800519a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d012      	beq.n	80051c8 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051a8:	78fb      	ldrb	r3, [r7, #3]
 80051aa:	3348      	adds	r3, #72	; 0x48
 80051ac:	015b      	lsls	r3, r3, #5
 80051ae:	4413      	add	r3, r2
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80051b8:	78fb      	ldrb	r3, [r7, #3]
 80051ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80051be:	3348      	adds	r3, #72	; 0x48
 80051c0:	015b      	lsls	r3, r3, #5
 80051c2:	440b      	add	r3, r1
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	e011      	b.n	80051ec <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	3348      	adds	r3, #72	; 0x48
 80051d2:	015b      	lsls	r3, r3, #5
 80051d4:	4413      	add	r3, r2
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80051de:	78fb      	ldrb	r3, [r7, #3]
 80051e0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80051e4:	3348      	adds	r3, #72	; 0x48
 80051e6:	015b      	lsls	r3, r3, #5
 80051e8:	440b      	add	r3, r1
 80051ea:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051f2:	78fb      	ldrb	r3, [r7, #3]
 80051f4:	3348      	adds	r3, #72	; 0x48
 80051f6:	015b      	lsls	r3, r3, #5
 80051f8:	4413      	add	r3, r2
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005202:	78fb      	ldrb	r3, [r7, #3]
 8005204:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005208:	3348      	adds	r3, #72	; 0x48
 800520a:	015b      	lsls	r3, r3, #5
 800520c:	440b      	add	r3, r1
 800520e:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005216:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 800521a:	78fb      	ldrb	r3, [r7, #3]
 800521c:	2201      	movs	r2, #1
 800521e:	409a      	lsls	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005226:	430a      	orrs	r2, r1
 8005228:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 800522c:	bf00      	nop
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	bc80      	pop	{r7}
 8005234:	4770      	bx	lr

08005236 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
 800523e:	460b      	mov	r3, r1
 8005240:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005248:	78fb      	ldrb	r3, [r7, #3]
 800524a:	3358      	adds	r3, #88	; 0x58
 800524c:	015b      	lsls	r3, r3, #5
 800524e:	4413      	add	r3, r2
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005258:	78fb      	ldrb	r3, [r7, #3]
 800525a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800525e:	3358      	adds	r3, #88	; 0x58
 8005260:	015b      	lsls	r3, r3, #5
 8005262:	440b      	add	r3, r1
 8005264:	601a      	str	r2, [r3, #0]
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr

08005270 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005282:	78fb      	ldrb	r3, [r7, #3]
 8005284:	3348      	adds	r3, #72	; 0x48
 8005286:	015b      	lsls	r3, r3, #5
 8005288:	4413      	add	r3, r2
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005292:	78fb      	ldrb	r3, [r7, #3]
 8005294:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005298:	3348      	adds	r3, #72	; 0x48
 800529a:	015b      	lsls	r3, r3, #5
 800529c:	440b      	add	r3, r1
 800529e:	601a      	str	r2, [r3, #0]
}
 80052a0:	bf00      	nop
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bc80      	pop	{r7}
 80052a8:	4770      	bx	lr

080052aa <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 80052aa:	b480      	push	{r7}
 80052ac:	b083      	sub	sp, #12
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
 80052b2:	460b      	mov	r3, r1
 80052b4:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80052bc:	78fb      	ldrb	r3, [r7, #3]
 80052be:	3358      	adds	r3, #88	; 0x58
 80052c0:	015b      	lsls	r3, r3, #5
 80052c2:	4413      	add	r3, r2
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80052cc:	78fb      	ldrb	r3, [r7, #3]
 80052ce:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80052d2:	3358      	adds	r3, #88	; 0x58
 80052d4:	015b      	lsls	r3, r3, #5
 80052d6:	440b      	add	r3, r1
 80052d8:	601a      	str	r2, [r3, #0]
}
 80052da:	bf00      	nop
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	bc80      	pop	{r7}
 80052e2:	4770      	bx	lr

080052e4 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	460b      	mov	r3, r1
 80052ee:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80052f6:	78fb      	ldrb	r3, [r7, #3]
 80052f8:	3348      	adds	r3, #72	; 0x48
 80052fa:	015b      	lsls	r3, r3, #5
 80052fc:	4413      	add	r3, r2
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005306:	78fb      	ldrb	r3, [r7, #3]
 8005308:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800530c:	3348      	adds	r3, #72	; 0x48
 800530e:	015b      	lsls	r3, r3, #5
 8005310:	440b      	add	r3, r1
 8005312:	601a      	str	r2, [r3, #0]
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr

0800531e <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800531e:	b480      	push	{r7}
 8005320:	b083      	sub	sp, #12
 8005322:	af00      	add	r7, sp, #0
 8005324:	2330      	movs	r3, #48	; 0x30
 8005326:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f383 8811 	msr	BASEPRI, r3
}
 800532e:	bf00      	nop
}
 8005330:	bf00      	nop
}
 8005332:	bf00      	nop
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	bc80      	pop	{r7}
 800533c:	4770      	bx	lr

0800533e <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	2300      	movs	r3, #0
 8005346:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f383 8811 	msr	BASEPRI, r3
}
 800534e:	bf00      	nop
}
 8005350:	bf00      	nop
}
 8005352:	bf00      	nop
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	bc80      	pop	{r7}
 800535c:	4770      	bx	lr

0800535e <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800535e:	b580      	push	{r7, lr}
 8005360:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8005362:	f7ff ffdc 	bl	800531e <chSysLockFromISR>
}
 8005366:	bf00      	nop
 8005368:	bd80      	pop	{r7, pc}

0800536a <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 800536a:	b580      	push	{r7, lr}
 800536c:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800536e:	f7ff ffe6 	bl	800533e <chSysUnlockFromISR>
}
 8005372:	bf00      	nop
 8005374:	bd80      	pop	{r7, pc}

08005376 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8005376:	b580      	push	{r7, lr}
 8005378:	b082      	sub	sp, #8
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
 800537e:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8005380:	6839      	ldr	r1, [r7, #0]
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f002 fb54 	bl	8007a30 <chThdResumeI>
}
 8005388:	bf00      	nop
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}

08005390 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 8005398:	4b0c      	ldr	r3, [pc, #48]	; (80053cc <__rccResetAPB1L+0x3c>)
 800539a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800539e:	490b      	ldr	r1, [pc, #44]	; (80053cc <__rccResetAPB1L+0x3c>)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80053a8:	4b08      	ldr	r3, [pc, #32]	; (80053cc <__rccResetAPB1L+0x3c>)
 80053aa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	43db      	mvns	r3, r3
 80053b2:	4906      	ldr	r1, [pc, #24]	; (80053cc <__rccResetAPB1L+0x3c>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80053ba:	4b04      	ldr	r3, [pc, #16]	; (80053cc <__rccResetAPB1L+0x3c>)
 80053bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	58024400 	.word	0x58024400

080053d0 <__rccResetAPB2>:
__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  RCC->APB2RSTR |= mask;
 80053d8:	4b0c      	ldr	r3, [pc, #48]	; (800540c <__rccResetAPB2+0x3c>)
 80053da:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80053de:	490b      	ldr	r1, [pc, #44]	; (800540c <__rccResetAPB2+0x3c>)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 80053e8:	4b08      	ldr	r3, [pc, #32]	; (800540c <__rccResetAPB2+0x3c>)
 80053ea:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	43db      	mvns	r3, r3
 80053f2:	4906      	ldr	r1, [pc, #24]	; (800540c <__rccResetAPB2+0x3c>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 80053fa:	4b04      	ldr	r3, [pc, #16]	; (800540c <__rccResetAPB2+0x3c>)
 80053fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	bc80      	pop	{r7}
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	58024400 	.word	0x58024400

08005410 <__rccResetAPB4>:
__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  RCC->APB4RSTR |= mask;
 8005418:	4b0c      	ldr	r3, [pc, #48]	; (800544c <__rccResetAPB4+0x3c>)
 800541a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800541e:	490b      	ldr	r1, [pc, #44]	; (800544c <__rccResetAPB4+0x3c>)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8005428:	4b08      	ldr	r3, [pc, #32]	; (800544c <__rccResetAPB4+0x3c>)
 800542a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	43db      	mvns	r3, r3
 8005432:	4906      	ldr	r1, [pc, #24]	; (800544c <__rccResetAPB4+0x3c>)
 8005434:	4013      	ands	r3, r2
 8005436:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 800543a:	4b04      	ldr	r3, [pc, #16]	; (800544c <__rccResetAPB4+0x3c>)
 800543c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	bc80      	pop	{r7}
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	58024400 	.word	0x58024400

08005450 <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7ff ff99 	bl	8005390 <__rccResetAPB1L>
}
 800545e:	bf00      	nop
 8005460:	3708      	adds	r7, #8
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <rccResetAPB2>:
__STATIC_INLINE void rccResetAPB2(uint32_t mask) {
 8005466:	b580      	push	{r7, lr}
 8005468:	b082      	sub	sp, #8
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  __rccResetAPB2(mask);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7ff ffae 	bl	80053d0 <__rccResetAPB2>
}
 8005474:	bf00      	nop
 8005476:	3708      	adds	r7, #8
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <rccResetAPB4>:
__STATIC_INLINE void rccResetAPB4(uint32_t mask) {
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  __rccResetAPB4(mask);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f7ff ffc3 	bl	8005410 <__rccResetAPB4>
}
 800548a:	bf00      	nop
 800548c:	3708      	adds	r7, #8
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	69db      	ldr	r3, [r3, #28]
 80054a0:	2200      	movs	r2, #0
 80054a2:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	69db      	ldr	r3, [r3, #28]
 80054a8:	2200      	movs	r2, #0
 80054aa:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	69db      	ldr	r3, [r3, #28]
 80054b0:	2240      	movs	r2, #64	; 0x40
 80054b2:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	f04f 32ff 	mov.w	r2, #4294967295
 80054bc:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80054c4:	4b14      	ldr	r3, [pc, #80]	; (8005518 <spi_lld_configure+0x84>)
 80054c6:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80054cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80054d0:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	785b      	ldrb	r3, [r3, #1]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d008      	beq.n	80054ee <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	699a      	ldr	r2, [r3, #24]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 80054ea:	60da      	str	r2, [r3, #12]
 80054ec:	e009      	b.n	8005502 <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	699a      	ldr	r2, [r3, #24]
 80054f4:	4b09      	ldr	r3, [pc, #36]	; (800551c <spi_lld_configure+0x88>)
 80054f6:	4013      	ands	r3, r2
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	69d2      	ldr	r2, [r2, #28]
 80054fc:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8005500:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	f240 1201 	movw	r2, #257	; 0x101
 800550a:	601a      	str	r2, [r3, #0]
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	bc80      	pop	{r7}
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	ffff3e1f 	.word	0xffff3e1f
 800551c:	dfb9ffff 	.word	0xdfb9ffff

08005520 <spi_lld_stop_abort>:
}

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d028      	beq.n	8005584 <spi_lld_stop_abort+0x64>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f022 020f 	bic.w	r2, r2, #15
 8005544:	601a      	str	r2, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554a:	7a1b      	ldrb	r3, [r3, #8]
 800554c:	4619      	mov	r1, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	220e      	movs	r2, #14
 8005556:	408a      	lsls	r2, r1
 8005558:	605a      	str	r2, [r3, #4]
    bdmaStreamDisable(spip->rx.bdma);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f022 020f 	bic.w	r2, r2, #15
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005572:	7a1b      	ldrb	r3, [r3, #8]
 8005574:	4619      	mov	r1, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	220e      	movs	r2, #14
 800557e:	408a      	lsls	r2, r1
 8005580:	605a      	str	r2, [r3, #4]
 8005582:	e037      	b.n	80055f4 <spi_lld_stop_abort+0xd4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 021f 	bic.w	r2, r2, #31
 8005596:	601a      	str	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1f7      	bne.n	8005598 <spi_lld_stop_abort+0x78>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ac:	7b1b      	ldrb	r3, [r3, #12]
 80055ae:	4619      	mov	r1, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	223d      	movs	r2, #61	; 0x3d
 80055b8:	408a      	lsls	r2, r1
 80055ba:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 021f 	bic.w	r2, r2, #31
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1f7      	bne.n	80055d0 <spi_lld_stop_abort+0xb0>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e4:	7b1b      	ldrb	r3, [r3, #12]
 80055e6:	4619      	mov	r1, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	223d      	movs	r2, #61	; 0x3d
 80055f0:	408a      	lsls	r2, r1
 80055f2:	601a      	str	r2, [r3, #0]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a18      	ldr	r2, [pc, #96]	; (8005658 <spi_lld_stop_abort+0x138>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d104      	bne.n	8005606 <spi_lld_stop_abort+0xe6>
    rccResetSPI1();
 80055fc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005600:	f7ff ff31 	bl	8005466 <rccResetAPB2>
 8005604:	e021      	b.n	800564a <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a14      	ldr	r2, [pc, #80]	; (800565c <spi_lld_stop_abort+0x13c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d104      	bne.n	8005618 <spi_lld_stop_abort+0xf8>
    rccResetSPI2();
 800560e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005612:	f7ff ff1d 	bl	8005450 <rccResetAPB1L>
 8005616:	e018      	b.n	800564a <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a11      	ldr	r2, [pc, #68]	; (8005660 <spi_lld_stop_abort+0x140>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d104      	bne.n	800562a <spi_lld_stop_abort+0x10a>
    rccResetSPI3();
 8005620:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005624:	f7ff ff14 	bl	8005450 <rccResetAPB1L>
 8005628:	e00f      	b.n	800564a <spi_lld_stop_abort+0x12a>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a0d      	ldr	r2, [pc, #52]	; (8005664 <spi_lld_stop_abort+0x144>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d104      	bne.n	800563c <spi_lld_stop_abort+0x11c>
    rccResetSPI5();
 8005632:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005636:	f7ff ff16 	bl	8005466 <rccResetAPB2>
 800563a:	e006      	b.n	800564a <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a0a      	ldr	r2, [pc, #40]	; (8005668 <spi_lld_stop_abort+0x148>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d102      	bne.n	800564a <spi_lld_stop_abort+0x12a>
    rccResetSPI6();
 8005644:	2020      	movs	r0, #32
 8005646:	f7ff ff19 	bl	800547c <rccResetAPB4>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f7ff ff22 	bl	8005494 <spi_lld_configure>
}
 8005650:	bf00      	nop
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	240001f8 	.word	0x240001f8
 800565c:	24000234 	.word	0x24000234
 8005660:	24000270 	.word	0x24000270
 8005664:	240002ac 	.word	0x240002ac
 8005668:	240002e8 	.word	0x240002e8

0800566c <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	695a      	ldr	r2, [r3, #20]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	69db      	ldr	r3, [r3, #28]
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	4013      	ands	r3, r2
 8005682:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	69db      	ldr	r3, [r3, #28]
 8005688:	68fa      	ldr	r2, [r7, #12]
 800568a:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005692:	2b00      	cmp	r3, #0
 8005694:	d017      	beq.n	80056c6 <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7ff ff42 	bl	8005520 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d004      	beq.n	80056b0 <spi_lld_serve_interrupt+0x44>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	4798      	blx	r3
 80056b0:	f7ff fe55 	bl	800535e <osalSysLockFromISR>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	3308      	adds	r3, #8
 80056b8:	f06f 0112 	mvn.w	r1, #18
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fe5a 	bl	8005376 <osalThreadResumeI>
 80056c2:	f7ff fe52 	bl	800536a <osalSysUnlockFromISR>
  }
}
 80056c6:	bf00      	nop
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80056d4:	4806      	ldr	r0, [pc, #24]	; (80056f0 <VectorCC+0x20>)
 80056d6:	f001 f9bd 	bl	8006a54 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID1);
 80056da:	4806      	ldr	r0, [pc, #24]	; (80056f4 <VectorCC+0x24>)
 80056dc:	f7ff ffc6 	bl	800566c <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80056e0:	4803      	ldr	r0, [pc, #12]	; (80056f0 <VectorCC+0x20>)
 80056e2:	f001 f9f1 	bl	8006ac8 <__trace_isr_leave>
 80056e6:	f002 fc8d 	bl	8008004 <__port_irq_epilogue>
}
 80056ea:	bf00      	nop
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	08008720 	.word	0x08008720
 80056f4:	240001f8 	.word	0x240001f8

080056f8 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80056fc:	4806      	ldr	r0, [pc, #24]	; (8005718 <VectorD0+0x20>)
 80056fe:	f001 f9a9 	bl	8006a54 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 8005702:	4806      	ldr	r0, [pc, #24]	; (800571c <VectorD0+0x24>)
 8005704:	f7ff ffb2 	bl	800566c <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005708:	4803      	ldr	r0, [pc, #12]	; (8005718 <VectorD0+0x20>)
 800570a:	f001 f9dd 	bl	8006ac8 <__trace_isr_leave>
 800570e:	f002 fc79 	bl	8008004 <__port_irq_epilogue>
}
 8005712:	bf00      	nop
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	0800872c 	.word	0x0800872c
 800571c:	24000234 	.word	0x24000234

08005720 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005724:	4806      	ldr	r0, [pc, #24]	; (8005740 <Vector10C+0x20>)
 8005726:	f001 f995 	bl	8006a54 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID3);
 800572a:	4806      	ldr	r0, [pc, #24]	; (8005744 <Vector10C+0x24>)
 800572c:	f7ff ff9e 	bl	800566c <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005730:	4803      	ldr	r0, [pc, #12]	; (8005740 <Vector10C+0x20>)
 8005732:	f001 f9c9 	bl	8006ac8 <__trace_isr_leave>
 8005736:	f002 fc65 	bl	8008004 <__port_irq_epilogue>
}
 800573a:	bf00      	nop
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	08008738 	.word	0x08008738
 8005744:	24000270 	.word	0x24000270

08005748 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8005748:	b580      	push	{r7, lr}
 800574a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 800574c:	4806      	ldr	r0, [pc, #24]	; (8005768 <Vector194+0x20>)
 800574e:	f001 f981 	bl	8006a54 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID5);
 8005752:	4806      	ldr	r0, [pc, #24]	; (800576c <Vector194+0x24>)
 8005754:	f7ff ff8a 	bl	800566c <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005758:	4803      	ldr	r0, [pc, #12]	; (8005768 <Vector194+0x20>)
 800575a:	f001 f9b5 	bl	8006ac8 <__trace_isr_leave>
 800575e:	f002 fc51 	bl	8008004 <__port_irq_epilogue>
}
 8005762:	bf00      	nop
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	08008744 	.word	0x08008744
 800576c:	240002ac 	.word	0x240002ac

08005770 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005774:	4806      	ldr	r0, [pc, #24]	; (8005790 <Vector198+0x20>)
 8005776:	f001 f96d 	bl	8006a54 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID6);
 800577a:	4806      	ldr	r0, [pc, #24]	; (8005794 <Vector198+0x24>)
 800577c:	f7ff ff76 	bl	800566c <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005780:	4803      	ldr	r0, [pc, #12]	; (8005790 <Vector198+0x20>)
 8005782:	f001 f9a1 	bl	8006ac8 <__trace_isr_leave>
 8005786:	f002 fc3d 	bl	8008004 <__port_irq_epilogue>
}
 800578a:	bf00      	nop
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	08008750 	.word	0x08008750
 8005794:	240002e8 	.word	0x240002e8

08005798 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 800579c:	4842      	ldr	r0, [pc, #264]	; (80058a8 <spi_lld_init+0x110>)
 800579e:	f7fb fd84 	bl	80012aa <spiObjectInit>
  SPID1.spi       = SPI1;
 80057a2:	4b41      	ldr	r3, [pc, #260]	; (80058a8 <spi_lld_init+0x110>)
 80057a4:	4a41      	ldr	r2, [pc, #260]	; (80058ac <spi_lld_init+0x114>)
 80057a6:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 80057a8:	4b3f      	ldr	r3, [pc, #252]	; (80058a8 <spi_lld_init+0x110>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID1.rx.dma    = NULL;
 80057b0:	4b3d      	ldr	r3, [pc, #244]	; (80058a8 <spi_lld_init+0x110>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	625a      	str	r2, [r3, #36]	; 0x24
  SPID1.tx.dma    = NULL;
 80057b6:	4b3c      	ldr	r3, [pc, #240]	; (80058a8 <spi_lld_init+0x110>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	629a      	str	r2, [r3, #40]	; 0x28
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 80057bc:	4b3a      	ldr	r3, [pc, #232]	; (80058a8 <spi_lld_init+0x110>)
 80057be:	4a3c      	ldr	r2, [pc, #240]	; (80058b0 <spi_lld_init+0x118>)
 80057c0:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 80057c2:	4b39      	ldr	r3, [pc, #228]	; (80058a8 <spi_lld_init+0x110>)
 80057c4:	4a3b      	ldr	r2, [pc, #236]	; (80058b4 <spi_lld_init+0x11c>)
 80057c6:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 80057c8:	210a      	movs	r1, #10
 80057ca:	2023      	movs	r0, #35	; 0x23
 80057cc:	f7fc fdee 	bl	80023ac <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 80057d0:	4839      	ldr	r0, [pc, #228]	; (80058b8 <spi_lld_init+0x120>)
 80057d2:	f7fb fd6a 	bl	80012aa <spiObjectInit>
  SPID2.spi       = SPI2;
 80057d6:	4b38      	ldr	r3, [pc, #224]	; (80058b8 <spi_lld_init+0x120>)
 80057d8:	4a38      	ldr	r2, [pc, #224]	; (80058bc <spi_lld_init+0x124>)
 80057da:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
 80057dc:	4b36      	ldr	r3, [pc, #216]	; (80058b8 <spi_lld_init+0x120>)
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID2.rx.dma    = NULL;
 80057e4:	4b34      	ldr	r3, [pc, #208]	; (80058b8 <spi_lld_init+0x120>)
 80057e6:	2200      	movs	r2, #0
 80057e8:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.tx.dma    = NULL;
 80057ea:	4b33      	ldr	r3, [pc, #204]	; (80058b8 <spi_lld_init+0x120>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	629a      	str	r2, [r3, #40]	; 0x28
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 80057f0:	4b31      	ldr	r3, [pc, #196]	; (80058b8 <spi_lld_init+0x120>)
 80057f2:	4a2f      	ldr	r2, [pc, #188]	; (80058b0 <spi_lld_init+0x118>)
 80057f4:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 80057f6:	4b30      	ldr	r3, [pc, #192]	; (80058b8 <spi_lld_init+0x120>)
 80057f8:	4a2e      	ldr	r2, [pc, #184]	; (80058b4 <spi_lld_init+0x11c>)
 80057fa:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 80057fc:	210a      	movs	r1, #10
 80057fe:	2024      	movs	r0, #36	; 0x24
 8005800:	f7fc fdd4 	bl	80023ac <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI3
  spiObjectInit(&SPID3);
 8005804:	482e      	ldr	r0, [pc, #184]	; (80058c0 <spi_lld_init+0x128>)
 8005806:	f7fb fd50 	bl	80012aa <spiObjectInit>
  SPID3.spi       = SPI3;
 800580a:	4b2d      	ldr	r3, [pc, #180]	; (80058c0 <spi_lld_init+0x128>)
 800580c:	4a2d      	ldr	r2, [pc, #180]	; (80058c4 <spi_lld_init+0x12c>)
 800580e:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID3.is_bdma   = false;
 8005810:	4b2b      	ldr	r3, [pc, #172]	; (80058c0 <spi_lld_init+0x128>)
 8005812:	2200      	movs	r2, #0
 8005814:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID3.rx.dma    = NULL;
 8005818:	4b29      	ldr	r3, [pc, #164]	; (80058c0 <spi_lld_init+0x128>)
 800581a:	2200      	movs	r2, #0
 800581c:	625a      	str	r2, [r3, #36]	; 0x24
  SPID3.tx.dma    = NULL;
 800581e:	4b28      	ldr	r3, [pc, #160]	; (80058c0 <spi_lld_init+0x128>)
 8005820:	2200      	movs	r2, #0
 8005822:	629a      	str	r2, [r3, #40]	; 0x28
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8005824:	4b26      	ldr	r3, [pc, #152]	; (80058c0 <spi_lld_init+0x128>)
 8005826:	4a22      	ldr	r2, [pc, #136]	; (80058b0 <spi_lld_init+0x118>)
 8005828:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 800582a:	4b25      	ldr	r3, [pc, #148]	; (80058c0 <spi_lld_init+0x128>)
 800582c:	4a21      	ldr	r2, [pc, #132]	; (80058b4 <spi_lld_init+0x11c>)
 800582e:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI3_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8005830:	210a      	movs	r1, #10
 8005832:	2033      	movs	r0, #51	; 0x33
 8005834:	f7fc fdba 	bl	80023ac <nvicEnableVector>
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8005838:	4823      	ldr	r0, [pc, #140]	; (80058c8 <spi_lld_init+0x130>)
 800583a:	f7fb fd36 	bl	80012aa <spiObjectInit>
  SPID5.spi       = SPI5;
 800583e:	4b22      	ldr	r3, [pc, #136]	; (80058c8 <spi_lld_init+0x130>)
 8005840:	4a22      	ldr	r2, [pc, #136]	; (80058cc <spi_lld_init+0x134>)
 8005842:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID5.is_bdma   = false;
 8005844:	4b20      	ldr	r3, [pc, #128]	; (80058c8 <spi_lld_init+0x130>)
 8005846:	2200      	movs	r2, #0
 8005848:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID5.rx.dma    = NULL;
 800584c:	4b1e      	ldr	r3, [pc, #120]	; (80058c8 <spi_lld_init+0x130>)
 800584e:	2200      	movs	r2, #0
 8005850:	625a      	str	r2, [r3, #36]	; 0x24
  SPID5.tx.dma    = NULL;
 8005852:	4b1d      	ldr	r3, [pc, #116]	; (80058c8 <spi_lld_init+0x130>)
 8005854:	2200      	movs	r2, #0
 8005856:	629a      	str	r2, [r3, #40]	; 0x28
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8005858:	4b1b      	ldr	r3, [pc, #108]	; (80058c8 <spi_lld_init+0x130>)
 800585a:	4a15      	ldr	r2, [pc, #84]	; (80058b0 <spi_lld_init+0x118>)
 800585c:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 800585e:	4b1a      	ldr	r3, [pc, #104]	; (80058c8 <spi_lld_init+0x130>)
 8005860:	4a14      	ldr	r2, [pc, #80]	; (80058b4 <spi_lld_init+0x11c>)
 8005862:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI5_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8005864:	210a      	movs	r1, #10
 8005866:	2055      	movs	r0, #85	; 0x55
 8005868:	f7fc fda0 	bl	80023ac <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 800586c:	4818      	ldr	r0, [pc, #96]	; (80058d0 <spi_lld_init+0x138>)
 800586e:	f7fb fd1c 	bl	80012aa <spiObjectInit>
  SPID6.spi       = SPI6;
 8005872:	4b17      	ldr	r3, [pc, #92]	; (80058d0 <spi_lld_init+0x138>)
 8005874:	4a17      	ldr	r2, [pc, #92]	; (80058d4 <spi_lld_init+0x13c>)
 8005876:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8005878:	4b15      	ldr	r3, [pc, #84]	; (80058d0 <spi_lld_init+0x138>)
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID6.rx.bdma   = NULL;
 8005880:	4b13      	ldr	r3, [pc, #76]	; (80058d0 <spi_lld_init+0x138>)
 8005882:	2200      	movs	r2, #0
 8005884:	625a      	str	r2, [r3, #36]	; 0x24
  SPID6.tx.bdma   = NULL;
 8005886:	4b12      	ldr	r3, [pc, #72]	; (80058d0 <spi_lld_init+0x138>)
 8005888:	2200      	movs	r2, #0
 800588a:	629a      	str	r2, [r3, #40]	; 0x28
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 800588c:	4b10      	ldr	r3, [pc, #64]	; (80058d0 <spi_lld_init+0x138>)
 800588e:	f241 020a 	movw	r2, #4106	; 0x100a
 8005892:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8005894:	4b0e      	ldr	r3, [pc, #56]	; (80058d0 <spi_lld_init+0x138>)
 8005896:	f241 0218 	movw	r2, #4120	; 0x1018
 800589a:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 800589c:	210a      	movs	r1, #10
 800589e:	2056      	movs	r0, #86	; 0x56
 80058a0:	f7fc fd84 	bl	80023ac <nvicEnableVector>
#endif
#endif
}
 80058a4:	bf00      	nop
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	240001f8 	.word	0x240001f8
 80058ac:	40013000 	.word	0x40013000
 80058b0:	00010016 	.word	0x00010016
 80058b4:	00010046 	.word	0x00010046
 80058b8:	24000234 	.word	0x24000234
 80058bc:	40003800 	.word	0x40003800
 80058c0:	24000270 	.word	0x24000270
 80058c4:	40003c00 	.word	0x40003c00
 80058c8:	240002ac 	.word	0x240002ac
 80058cc:	40015000 	.word	0x40015000
 80058d0:	240002e8 	.word	0x240002e8
 80058d4:	58001400 	.word	0x58001400

080058d8 <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	460b      	mov	r3, r1
 80058e2:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 80058e4:	4b12      	ldr	r3, [pc, #72]	; (8005930 <rccEnableAPB2+0x58>)
 80058e6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80058ea:	4911      	ldr	r1, [pc, #68]	; (8005930 <rccEnableAPB2+0x58>)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 80058f4:	78fb      	ldrb	r3, [r7, #3]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d008      	beq.n	800590c <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 80058fa:	4b0d      	ldr	r3, [pc, #52]	; (8005930 <rccEnableAPB2+0x58>)
 80058fc:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8005900:	490b      	ldr	r1, [pc, #44]	; (8005930 <rccEnableAPB2+0x58>)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4313      	orrs	r3, r2
 8005906:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 800590a:	e008      	b.n	800591e <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 800590c:	4b08      	ldr	r3, [pc, #32]	; (8005930 <rccEnableAPB2+0x58>)
 800590e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	43db      	mvns	r3, r3
 8005916:	4906      	ldr	r1, [pc, #24]	; (8005930 <rccEnableAPB2+0x58>)
 8005918:	4013      	ands	r3, r2
 800591a:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 800591e:	4b04      	ldr	r3, [pc, #16]	; (8005930 <rccEnableAPB2+0x58>)
 8005920:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	bc80      	pop	{r7}
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	58024400 	.word	0x58024400

08005934 <sai_lld_is_rx>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static bool sai_lld_is_rx(const SAIDriver *saip) {
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  uint32_t mode = saip->config->cr1 & SAI_xCR1_MODE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	f003 0303 	and.w	r3, r3, #3
 8005946:	60fb      	str	r3, [r7, #12]

  return (mode == SAI_xCR1_MODE_0) || (mode == SAI_MODE_RX_MASK);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d002      	beq.n	8005954 <sai_lld_is_rx+0x20>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b03      	cmp	r3, #3
 8005952:	d101      	bne.n	8005958 <sai_lld_is_rx+0x24>
 8005954:	2301      	movs	r3, #1
 8005956:	e000      	b.n	800595a <sai_lld_is_rx+0x26>
 8005958:	2300      	movs	r3, #0
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	b2db      	uxtb	r3, r3
}
 8005960:	4618      	mov	r0, r3
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	bc80      	pop	{r7}
 8005968:	4770      	bx	lr
	...

0800596c <sai_lld_dma_request>:

static uint32_t sai_lld_dma_request(const SAIDriver *saip) {
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]

  if (saip->sai == SAI1) {
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	4a0b      	ldr	r2, [pc, #44]	; (80059a8 <sai_lld_dma_request+0x3c>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d107      	bne.n	800598e <sai_lld_dma_request+0x22>
    return (saip->block == STM32_SAI_BLOCK_A) ?
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	7c1b      	ldrb	r3, [r3, #16]
           SAI1A_DMA_REQUEST : SAI1B_DMA_REQUEST;
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <sai_lld_dma_request+0x1e>
 8005986:	2357      	movs	r3, #87	; 0x57
 8005988:	e008      	b.n	800599c <sai_lld_dma_request+0x30>
 800598a:	2358      	movs	r3, #88	; 0x58
 800598c:	e006      	b.n	800599c <sai_lld_dma_request+0x30>
  }

  return (saip->block == STM32_SAI_BLOCK_A) ?
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	7c1b      	ldrb	r3, [r3, #16]
         SAI2A_DMA_REQUEST : SAI2B_DMA_REQUEST;
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <sai_lld_dma_request+0x2e>
 8005996:	2359      	movs	r3, #89	; 0x59
 8005998:	e000      	b.n	800599c <sai_lld_dma_request+0x30>
 800599a:	235a      	movs	r3, #90	; 0x5a
}
 800599c:	4618      	mov	r0, r3
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bc80      	pop	{r7}
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	40015800 	.word	0x40015800

080059ac <sai_lld_serve_dma_interrupt>:

static void sai_lld_serve_dma_interrupt(SAIDriver *saip, uint32_t flags) {
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]

#if defined(STM32_SAI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	f003 030c 	and.w	r3, r3, #12
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d002      	beq.n	80059c6 <sai_lld_serve_dma_interrupt+0x1a>
    STM32_SAI_DMA_ERROR_HOOK(saip);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f002 fb8f 	bl	80080e4 <sai_dma_error_hook>
  }
#else
  (void)flags;
#endif

  if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	f003 0310 	and.w	r3, r3, #16
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00a      	beq.n	80059e6 <sai_lld_serve_dma_interrupt+0x3a>
    _sai_isr_half_code(saip);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d005      	beq.n	80059e6 <sai_lld_serve_dma_interrupt+0x3a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	2101      	movs	r1, #1
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	4798      	blx	r3
  }
  if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	f003 0320 	and.w	r3, r3, #32
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00a      	beq.n	8005a06 <sai_lld_serve_dma_interrupt+0x5a>
    _sai_isr_full_code(saip);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d005      	beq.n	8005a06 <sai_lld_serve_dma_interrupt+0x5a>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	2100      	movs	r1, #0
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	4798      	blx	r3
  }
}
 8005a06:	bf00      	nop
 8005a08:	3708      	adds	r7, #8
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
	...

08005a10 <sai_lld_stream_id>:

static uint32_t sai_lld_stream_id(const SAIDriver *saip, bool is_rx) {
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	460b      	mov	r3, r1
 8005a1a:	70fb      	strb	r3, [r7, #3]

  if (saip->sai == SAI1) {
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	4a0d      	ldr	r2, [pc, #52]	; (8005a58 <sai_lld_stream_id+0x48>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d107      	bne.n	8005a36 <sai_lld_stream_id+0x26>
    if (saip->block == STM32_SAI_BLOCK_A) {
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	7c1b      	ldrb	r3, [r3, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d101      	bne.n	8005a32 <sai_lld_stream_id+0x22>
      return is_rx ? STM32_SAI_SAI1A_RX_DMA_STREAM : STM32_SAI_SAI1A_TX_DMA_STREAM;
 8005a2e:	2310      	movs	r3, #16
 8005a30:	e00d      	b.n	8005a4e <sai_lld_stream_id+0x3e>
    }
    return is_rx ? STM32_SAI_SAI1B_RX_DMA_STREAM : STM32_SAI_SAI1B_TX_DMA_STREAM;
 8005a32:	2310      	movs	r3, #16
 8005a34:	e00b      	b.n	8005a4e <sai_lld_stream_id+0x3e>
  }

  if (saip->block == STM32_SAI_BLOCK_A) {
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	7c1b      	ldrb	r3, [r3, #16]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d106      	bne.n	8005a4c <sai_lld_stream_id+0x3c>
    return is_rx ? STM32_SAI_SAI2A_RX_DMA_STREAM : STM32_SAI_SAI2A_TX_DMA_STREAM;
 8005a3e:	78fb      	ldrb	r3, [r7, #3]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <sai_lld_stream_id+0x38>
 8005a44:	2309      	movs	r3, #9
 8005a46:	e002      	b.n	8005a4e <sai_lld_stream_id+0x3e>
 8005a48:	2308      	movs	r3, #8
 8005a4a:	e000      	b.n	8005a4e <sai_lld_stream_id+0x3e>
  }

  return is_rx ? STM32_SAI_SAI2B_RX_DMA_STREAM : STM32_SAI_SAI2B_TX_DMA_STREAM;
 8005a4c:	2310      	movs	r3, #16
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bc80      	pop	{r7}
 8005a56:	4770      	bx	lr
 8005a58:	40015800 	.word	0x40015800

08005a5c <sai_lld_irq_priority>:

static uint32_t sai_lld_irq_priority(const SAIDriver *saip) {
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]

  if (saip->sai == SAI1) {
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	4a08      	ldr	r2, [pc, #32]	; (8005a8c <sai_lld_irq_priority+0x30>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d101      	bne.n	8005a72 <sai_lld_irq_priority+0x16>
    return (saip->block == STM32_SAI_BLOCK_A) ? STM32_SAI_SAI1A_IRQ_PRIORITY
                                              : STM32_SAI_SAI1B_IRQ_PRIORITY;
 8005a6e:	230a      	movs	r3, #10
 8005a70:	e006      	b.n	8005a80 <sai_lld_irq_priority+0x24>
  }

  return (saip->block == STM32_SAI_BLOCK_A) ? STM32_SAI_SAI2A_IRQ_PRIORITY
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	7c1b      	ldrb	r3, [r3, #16]
                                            : STM32_SAI_SAI2B_IRQ_PRIORITY;
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <sai_lld_irq_priority+0x22>
 8005a7a:	2305      	movs	r3, #5
 8005a7c:	e000      	b.n	8005a80 <sai_lld_irq_priority+0x24>
 8005a7e:	230a      	movs	r3, #10
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bc80      	pop	{r7}
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	40015800 	.word	0x40015800

08005a90 <sai_lld_dma_priority>:

static uint32_t sai_lld_dma_priority(const SAIDriver *saip) {
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]

  if (saip->sai == SAI1) {
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	4a08      	ldr	r2, [pc, #32]	; (8005ac0 <sai_lld_dma_priority+0x30>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d101      	bne.n	8005aa6 <sai_lld_dma_priority+0x16>
    return (saip->block == STM32_SAI_BLOCK_A) ? STM32_SAI_SAI1A_DMA_PRIORITY
                                              : STM32_SAI_SAI1B_DMA_PRIORITY;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e006      	b.n	8005ab4 <sai_lld_dma_priority+0x24>
  }

  return (saip->block == STM32_SAI_BLOCK_A) ? STM32_SAI_SAI2A_DMA_PRIORITY
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	7c1b      	ldrb	r3, [r3, #16]
                                            : STM32_SAI_SAI2B_DMA_PRIORITY;
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <sai_lld_dma_priority+0x22>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	e000      	b.n	8005ab4 <sai_lld_dma_priority+0x24>
 8005ab2:	2301      	movs	r3, #1
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bc80      	pop	{r7}
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	40015800 	.word	0x40015800

08005ac4 <sai_lld_init>:

/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

void sai_lld_init(void) {
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	af00      	add	r7, sp, #0
  SAID1B.blockp = SAI1_Block_B;
  SAID1B.block = STM32_SAI_BLOCK_B;
#endif

#if STM32_SAI_USE_SAI2A
  saiObjectInit(&SAID2A);
 8005ac8:	4806      	ldr	r0, [pc, #24]	; (8005ae4 <sai_lld_init+0x20>)
 8005aca:	f7fb fa24 	bl	8000f16 <saiObjectInit>
  SAID2A.sai = SAI2;
 8005ace:	4b05      	ldr	r3, [pc, #20]	; (8005ae4 <sai_lld_init+0x20>)
 8005ad0:	4a05      	ldr	r2, [pc, #20]	; (8005ae8 <sai_lld_init+0x24>)
 8005ad2:	609a      	str	r2, [r3, #8]
  /* CMSIS mapping: stm32h743xx.h exposes SAI2_Block_A (SAI_Block_TypeDef). */
  SAID2A.blockp = SAI2_Block_A;
 8005ad4:	4b03      	ldr	r3, [pc, #12]	; (8005ae4 <sai_lld_init+0x20>)
 8005ad6:	4a05      	ldr	r2, [pc, #20]	; (8005aec <sai_lld_init+0x28>)
 8005ad8:	60da      	str	r2, [r3, #12]
  SAID2A.block = STM32_SAI_BLOCK_A;
 8005ada:	4b02      	ldr	r3, [pc, #8]	; (8005ae4 <sai_lld_init+0x20>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	741a      	strb	r2, [r3, #16]
  SAID2B.sai = SAI2;
  /* CMSIS mapping: stm32h743xx.h exposes SAI2_Block_B (SAI_Block_TypeDef). */
  SAID2B.blockp = SAI2_Block_B;
  SAID2B.block = STM32_SAI_BLOCK_B;
#endif
}
 8005ae0:	bf00      	nop
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	24000324 	.word	0x24000324
 8005ae8:	40015c00 	.word	0x40015c00
 8005aec:	40015c04 	.word	0x40015c04

08005af0 <sai_lld_start>:

void sai_lld_start(SAIDriver *saip) {
 8005af0:	b590      	push	{r4, r7, lr}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  uint32_t cr1;
  bool is_rx;

  if (saip->state == SAI_STOP) {
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d14e      	bne.n	8005b9e <sai_lld_start+0xae>
    if (saip->sai == SAI1) {
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	4a4d      	ldr	r2, [pc, #308]	; (8005c3c <sai_lld_start+0x14c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d10c      	bne.n	8005b24 <sai_lld_start+0x34>
      if (sai1_ref++ == 0U) {
 8005b0a:	4b4d      	ldr	r3, [pc, #308]	; (8005c40 <sai_lld_start+0x150>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	494b      	ldr	r1, [pc, #300]	; (8005c40 <sai_lld_start+0x150>)
 8005b12:	600a      	str	r2, [r1, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d111      	bne.n	8005b3c <sai_lld_start+0x4c>
        rccEnableSAI1(true);
 8005b18:	2101      	movs	r1, #1
 8005b1a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8005b1e:	f7ff fedb 	bl	80058d8 <rccEnableAPB2>
 8005b22:	e00b      	b.n	8005b3c <sai_lld_start+0x4c>
      }
    }
    else {
      if (sai2_ref++ == 0U) {
 8005b24:	4b47      	ldr	r3, [pc, #284]	; (8005c44 <sai_lld_start+0x154>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	1c5a      	adds	r2, r3, #1
 8005b2a:	4946      	ldr	r1, [pc, #280]	; (8005c44 <sai_lld_start+0x154>)
 8005b2c:	600a      	str	r2, [r1, #0]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d104      	bne.n	8005b3c <sai_lld_start+0x4c>
        rccEnableSAI2(true);
 8005b32:	2101      	movs	r1, #1
 8005b34:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8005b38:	f7ff fece 	bl	80058d8 <rccEnableAPB2>
      }
    }

    is_rx = sai_lld_is_rx(saip);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f7ff fef9 	bl	8005934 <sai_lld_is_rx>
 8005b42:	4603      	mov	r3, r0
 8005b44:	73fb      	strb	r3, [r7, #15]

    if (is_rx) {
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d014      	beq.n	8005b76 <sai_lld_start+0x86>
      saip->dmarx = dmaStreamAllocI(sai_lld_stream_id(saip, true),
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f7ff ff5e 	bl	8005a10 <sai_lld_stream_id>
 8005b54:	4604      	mov	r4, r0
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7ff ff80 	bl	8005a5c <sai_lld_irq_priority>
 8005b5c:	4601      	mov	r1, r0
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a39      	ldr	r2, [pc, #228]	; (8005c48 <sai_lld_start+0x158>)
 8005b62:	4620      	mov	r0, r4
 8005b64:	f7fd ff12 	bl	800398c <dmaStreamAllocI>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	615a      	str	r2, [r3, #20]
                                    sai_lld_irq_priority(saip),
                                    (stm32_dmaisr_t)sai_lld_serve_dma_interrupt,
                                    saip);
      osalDbgAssert(saip->dmarx != NULL, "DMA RX allocation failed");
      saip->dmatx = NULL;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	619a      	str	r2, [r3, #24]
 8005b74:	e013      	b.n	8005b9e <sai_lld_start+0xae>
    }
    else {
      saip->dmatx = dmaStreamAllocI(sai_lld_stream_id(saip, false),
 8005b76:	2100      	movs	r1, #0
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f7ff ff49 	bl	8005a10 <sai_lld_stream_id>
 8005b7e:	4604      	mov	r4, r0
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7ff ff6b 	bl	8005a5c <sai_lld_irq_priority>
 8005b86:	4601      	mov	r1, r0
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a2f      	ldr	r2, [pc, #188]	; (8005c48 <sai_lld_start+0x158>)
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	f7fd fefd 	bl	800398c <dmaStreamAllocI>
 8005b92:	4602      	mov	r2, r0
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	619a      	str	r2, [r3, #24]
                                    sai_lld_irq_priority(saip),
                                    (stm32_dmaisr_t)sai_lld_serve_dma_interrupt,
                                    saip);
      osalDbgAssert(saip->dmatx != NULL, "DMA TX allocation failed");
      saip->dmarx = NULL;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	615a      	str	r2, [r3, #20]
    }
  }

  cr1 = saip->config->cr1 & ~(SAI_xCR1_SAIEN | SAI_xCR1_DMAEN);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005ba8:	60bb      	str	r3, [r7, #8]
  saip->blockp->CR1 &= ~SAI_xCR1_SAIEN;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005bb8:	601a      	str	r2, [r3, #0]
  while ((saip->blockp->CR1 & SAI_xCR1_SAIEN) != 0U) {
 8005bba:	bf00      	nop
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1f8      	bne.n	8005bbc <sai_lld_start+0xcc>
  }
  saip->blockp->CR1 &= ~SAI_xCR1_DMAEN;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005bd8:	601a      	str	r2, [r3, #0]
  saip->blockp->CR1 &= ~SAI_xCR1_DMAEN;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005be8:	601a      	str	r2, [r3, #0]

  /* RM0433: SAI_GCR must be programmed when both blocks are disabled. */
  /* CMSIS mapping (stm32h743xx.h): block registers are in SAI_Block_TypeDef. */
  saip->sai->GCR = saip->config->gcr;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685a      	ldr	r2, [r3, #4]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	6912      	ldr	r2, [r2, #16]
 8005bf4:	601a      	str	r2, [r3, #0]
  saip->blockp->CR1 = cr1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	601a      	str	r2, [r3, #0]
  saip->blockp->CR2 = saip->config->cr2;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	6992      	ldr	r2, [r2, #24]
 8005c08:	605a      	str	r2, [r3, #4]
  saip->blockp->FRCR = saip->config->frcr;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685a      	ldr	r2, [r3, #4]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	69d2      	ldr	r2, [r2, #28]
 8005c14:	609a      	str	r2, [r3, #8]
  saip->blockp->SLOTR = saip->config->slotr;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	6a12      	ldr	r2, [r2, #32]
 8005c20:	60da      	str	r2, [r3, #12]
  saip->blockp->IMR = 0U;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	611a      	str	r2, [r3, #16]
  saip->blockp->CLRFR = 0xFFFFFFFFU;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c32:	619a      	str	r2, [r3, #24]
}
 8005c34:	bf00      	nop
 8005c36:	3714      	adds	r7, #20
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd90      	pop	{r4, r7, pc}
 8005c3c:	40015800 	.word	0x40015800
 8005c40:	24000354 	.word	0x24000354
 8005c44:	24000358 	.word	0x24000358
 8005c48:	080059ad 	.word	0x080059ad

08005c4c <sai_lld_set_buffers>:
}

void sai_lld_set_buffers(SAIDriver *saip,
                         const void *tx_buffer,
                         void *rx_buffer,
                         size_t size) {
 8005c4c:	b590      	push	{r4, r7, lr}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	603b      	str	r3, [r7, #0]

  osalDbgCheck(size > 0U);
  osalDbgCheck(size <= STM32_DMA_MAX_TRANSFER);
  osalDbgCheck((size & 1U) == 0U);

  saip->txbuf = tx_buffer;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	625a      	str	r2, [r3, #36]	; 0x24
  saip->rxbuf = rx_buffer;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	629a      	str	r2, [r3, #40]	; 0x28
  saip->bufsize = size;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	62da      	str	r2, [r3, #44]	; 0x2c

  request = sai_lld_dma_request(saip);
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f7ff fe7d 	bl	800596c <sai_lld_dma_request>
 8005c72:	6178      	str	r0, [r7, #20]
  is_rx = sai_lld_is_rx(saip);
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f7ff fe5d 	bl	8005934 <sai_lld_is_rx>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	74fb      	strb	r3, [r7, #19]

  if (is_rx) {
 8005c7e:	7cfb      	ldrb	r3, [r7, #19]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d05d      	beq.n	8005d40 <sai_lld_set_buffers+0xf4>
    osalDbgCheck(rx_buffer != NULL);
    osalDbgCheck(tx_buffer == NULL);
    osalDbgCheck(saip->dmarx != NULL);
    dmaStreamDisable(saip->dmarx);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f022 021f 	bic.w	r2, r2, #31
 8005c96:	601a      	str	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0301 	and.w	r3, r3, #1
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1f7      	bne.n	8005c98 <sai_lld_set_buffers+0x4c>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	695b      	ldr	r3, [r3, #20]
 8005cac:	7b1b      	ldrb	r3, [r3, #12]
 8005cae:	4619      	mov	r1, r3
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	223d      	movs	r2, #61	; 0x3d
 8005cb8:	408a      	lsls	r2, r1
 8005cba:	601a      	str	r2, [r3, #0]
    dmaStreamClearInterrupt(saip->dmarx);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	7b1b      	ldrb	r3, [r3, #12]
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	223d      	movs	r2, #61	; 0x3d
 8005ccc:	408a      	lsls	r2, r1
 8005cce:	601a      	str	r2, [r3, #0]
    (void)request;
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
    dmaSetRequestSource(saip->dmarx, request);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	6979      	ldr	r1, [r7, #20]
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fd fef2 	bl	8003ac0 <dmaSetRequestSource>
#endif
    dmaStreamSetPeripheral(saip->dmarx, &saip->blockp->DR);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	f103 021c 	add.w	r2, r3, #28
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	609a      	str	r2, [r3, #8]
    dmaStreamSetMemory0(saip->dmarx, rx_buffer);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	695b      	ldr	r3, [r3, #20]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	60da      	str	r2, [r3, #12]
    dmaStreamSetTransactionSize(saip->dmarx, size);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	605a      	str	r2, [r3, #4]
    saip->rxdmamode = saip->config->dma_mode | STM32_DMA_CR_DIR_P2M |
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	6a5c      	ldr	r4, [r3, #36]	; 0x24
                      STM32_DMA_CR_MINC | STM32_DMA_CR_CIRC |
                      STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE |
                      STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE |
                      STM32_DMA_CR_PL(sai_lld_dma_priority(saip));
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7ff fec2 	bl	8005a90 <sai_lld_dma_priority>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	041b      	lsls	r3, r3, #16
                      STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE |
 8005d10:	ea44 0203 	orr.w	r2, r4, r3
 8005d14:	f240 531e 	movw	r3, #1310	; 0x51e
 8005d18:	4313      	orrs	r3, r2
    saip->rxdmamode = saip->config->dma_mode | STM32_DMA_CR_DIR_P2M |
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	61d3      	str	r3, [r2, #28]
    dmaStreamSetMode(saip->dmarx, saip->rxdmamode);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	69d2      	ldr	r2, [r2, #28]
 8005d28:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(saip->dmarx);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f042 0201 	orr.w	r2, r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]
                      STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE |
                      STM32_DMA_CR_PL(sai_lld_dma_priority(saip));
    dmaStreamSetMode(saip->dmatx, saip->txdmamode);
    dmaStreamEnable(saip->dmatx);
  }
}
 8005d3e:	e05c      	b.n	8005dfa <sai_lld_set_buffers+0x1ae>
    dmaStreamDisable(saip->dmatx);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f022 021f 	bic.w	r2, r2, #31
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1f7      	bne.n	8005d54 <sai_lld_set_buffers+0x108>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	7b1b      	ldrb	r3, [r3, #12]
 8005d6a:	4619      	mov	r1, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	223d      	movs	r2, #61	; 0x3d
 8005d74:	408a      	lsls	r2, r1
 8005d76:	601a      	str	r2, [r3, #0]
    dmaStreamClearInterrupt(saip->dmatx);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	7b1b      	ldrb	r3, [r3, #12]
 8005d7e:	4619      	mov	r1, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	223d      	movs	r2, #61	; 0x3d
 8005d88:	408a      	lsls	r2, r1
 8005d8a:	601a      	str	r2, [r3, #0]
    dmaSetRequestSource(saip->dmatx, request);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	6979      	ldr	r1, [r7, #20]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fd fe94 	bl	8003ac0 <dmaSetRequestSource>
    dmaStreamSetPeripheral(saip->dmatx, &saip->blockp->DR);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	f103 021c 	add.w	r2, r3, #28
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	609a      	str	r2, [r3, #8]
    dmaStreamSetMemory0(saip->dmatx, tx_buffer);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	60da      	str	r2, [r3, #12]
    dmaStreamSetTransactionSize(saip->dmatx, size);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	605a      	str	r2, [r3, #4]
    saip->txdmamode = saip->config->dma_mode | STM32_DMA_CR_DIR_M2P |
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
                      STM32_DMA_CR_PL(sai_lld_dma_priority(saip));
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f7ff fe64 	bl	8005a90 <sai_lld_dma_priority>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	041b      	lsls	r3, r3, #16
                      STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE |
 8005dcc:	ea44 0203 	orr.w	r2, r4, r3
 8005dd0:	f240 535e 	movw	r3, #1374	; 0x55e
 8005dd4:	4313      	orrs	r3, r2
    saip->txdmamode = saip->config->dma_mode | STM32_DMA_CR_DIR_M2P |
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	6213      	str	r3, [r2, #32]
    dmaStreamSetMode(saip->dmatx, saip->txdmamode);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	6a12      	ldr	r2, [r2, #32]
 8005de4:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(saip->dmatx);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f042 0201 	orr.w	r2, r2, #1
 8005df8:	601a      	str	r2, [r3, #0]
}
 8005dfa:	bf00      	nop
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd90      	pop	{r4, r7, pc}

08005e02 <sai_lld_start_exchange>:

void sai_lld_start_exchange(SAIDriver *saip) {
 8005e02:	b480      	push	{r7}
 8005e04:	b083      	sub	sp, #12
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  osalDbgAssert(saip->bufsize > 0U, "buffers not set");

  saip->blockp->CR1 = (saip->blockp->CR1 | SAI_xCR1_DMAEN) & ~SAI_xCR1_SAIEN;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005e1c:	601a      	str	r2, [r3, #0]
  saip->blockp->CR1 |= SAI_xCR1_SAIEN;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005e2c:	601a      	str	r2, [r3, #0]
}
 8005e2e:	bf00      	nop
 8005e30:	370c      	adds	r7, #12
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bc80      	pop	{r7}
 8005e36:	4770      	bx	lr

08005e38 <sai_lld_stop_exchange>:

void sai_lld_stop_exchange(SAIDriver *saip) {
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  saip->blockp->CR1 &= ~SAI_xCR1_SAIEN;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005e4e:	601a      	str	r2, [r3, #0]
  while ((saip->blockp->CR1 & SAI_xCR1_SAIEN) != 0U) {
 8005e50:	bf00      	nop
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d1f8      	bne.n	8005e52 <sai_lld_stop_exchange+0x1a>
  }
  saip->blockp->CR1 &= ~SAI_xCR1_DMAEN;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005e6e:	601a      	str	r2, [r3, #0]

  if (saip->dmarx != NULL) {
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d01b      	beq.n	8005eb0 <sai_lld_stop_exchange+0x78>
    dmaStreamDisable(saip->dmarx);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f022 021f 	bic.w	r2, r2, #31
 8005e8a:	601a      	str	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0301 	and.w	r3, r3, #1
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1f7      	bne.n	8005e8c <sai_lld_stop_exchange+0x54>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	695b      	ldr	r3, [r3, #20]
 8005ea0:	7b1b      	ldrb	r3, [r3, #12]
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	223d      	movs	r2, #61	; 0x3d
 8005eac:	408a      	lsls	r2, r1
 8005eae:	601a      	str	r2, [r3, #0]
  }
  if (saip->dmatx != NULL) {
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d01b      	beq.n	8005ef0 <sai_lld_stop_exchange+0xb8>
    dmaStreamDisable(saip->dmatx);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 021f 	bic.w	r2, r2, #31
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d1f7      	bne.n	8005ecc <sai_lld_stop_exchange+0x94>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	7b1b      	ldrb	r3, [r3, #12]
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	223d      	movs	r2, #61	; 0x3d
 8005eec:	408a      	lsls	r2, r1
 8005eee:	601a      	str	r2, [r3, #0]
  }
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bc80      	pop	{r7}
 8005ef8:	4770      	bx	lr

08005efa <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8005efa:	b480      	push	{r7}
 8005efc:	b083      	sub	sp, #12
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	2330      	movs	r3, #48	; 0x30
 8005f02:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f383 8811 	msr	BASEPRI, r3
}
 8005f0a:	bf00      	nop
}
 8005f0c:	bf00      	nop
}
 8005f0e:	bf00      	nop
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bc80      	pop	{r7}
 8005f18:	4770      	bx	lr

08005f1a <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8005f1a:	b480      	push	{r7}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	2300      	movs	r3, #0
 8005f22:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f383 8811 	msr	BASEPRI, r3
}
 8005f2a:	bf00      	nop
}
 8005f2c:	bf00      	nop
}
 8005f2e:	bf00      	nop
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bc80      	pop	{r7}
 8005f38:	4770      	bx	lr

08005f3a <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8005f3e:	f7ff ffdc 	bl	8005efa <chSysLockFromISR>
}
 8005f42:	bf00      	nop
 8005f44:	bd80      	pop	{r7, pc}

08005f46 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8005f46:	b580      	push	{r7, lr}
 8005f48:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8005f4a:	f7ff ffe6 	bl	8005f1a <chSysUnlockFromISR>
}
 8005f4e:	bf00      	nop
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 8005f52:	b580      	push	{r7, lr}
 8005f54:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 8005f56:	f000 fc57 	bl	8006808 <chSysTimerHandlerI>
}
 8005f5a:	bf00      	nop
 8005f5c:	bd80      	pop	{r7, pc}
	...

08005f60 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	460b      	mov	r3, r1
 8005f6a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8005f6c:	4b12      	ldr	r3, [pc, #72]	; (8005fb8 <rccEnableAPB1L+0x58>)
 8005f6e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005f72:	4911      	ldr	r1, [pc, #68]	; (8005fb8 <rccEnableAPB1L+0x58>)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8005f7c:	78fb      	ldrb	r3, [r7, #3]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d008      	beq.n	8005f94 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8005f82:	4b0d      	ldr	r3, [pc, #52]	; (8005fb8 <rccEnableAPB1L+0x58>)
 8005f84:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005f88:	490b      	ldr	r1, [pc, #44]	; (8005fb8 <rccEnableAPB1L+0x58>)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8005f92:	e008      	b.n	8005fa6 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8005f94:	4b08      	ldr	r3, [pc, #32]	; (8005fb8 <rccEnableAPB1L+0x58>)
 8005f96:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	43db      	mvns	r3, r3
 8005f9e:	4906      	ldr	r1, [pc, #24]	; (8005fb8 <rccEnableAPB1L+0x58>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8005fa6:	4b04      	ldr	r3, [pc, #16]	; (8005fb8 <rccEnableAPB1L+0x58>)
 8005fa8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	58024400 	.word	0x58024400

08005fbc <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8005fc0:	2101      	movs	r1, #1
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	f7ff ffcc 	bl	8005f60 <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8005fc8:	4b14      	ldr	r3, [pc, #80]	; (800601c <st_lld_init+0x60>)
 8005fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fcc:	4a13      	ldr	r2, [pc, #76]	; (800601c <st_lld_init+0x60>)
 8005fce:	f043 0301 	orr.w	r3, r3, #1
 8005fd2:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8005fd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fd8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005fdc:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8005fde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe6:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8005fe8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fec:	2200      	movs	r2, #0
 8005fee:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8005ff0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8005ff8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8006000:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006004:	2200      	movs	r2, #0
 8006006:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8006008:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800600c:	2201      	movs	r2, #1
 800600e:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8006010:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006014:	2201      	movs	r2, #1
 8006016:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8006018:	bf00      	nop
 800601a:	bd80      	pop	{r7, pc}
 800601c:	5c001000 	.word	0x5c001000

08006020 <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 8006020:	b580      	push	{r7, lr}
 8006022:	b082      	sub	sp, #8
 8006024:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 8006026:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800602a:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	b2db      	uxtb	r3, r3
 8006038:	683a      	ldr	r2, [r7, #0]
 800603a:	4013      	ands	r3, r2
 800603c:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	43da      	mvns	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b00      	cmp	r3, #0
 800604e:	d005      	beq.n	800605c <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 8006050:	f7ff ff73 	bl	8005f3a <osalSysLockFromISR>
    osalOsTimerHandlerI();
 8006054:	f7ff ff7d 	bl	8005f52 <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 8006058:	f7ff ff75 	bl	8005f46 <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 800605c:	bf00      	nop
 800605e:	3708      	adds	r7, #8
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	2330      	movs	r3, #48	; 0x30
 800606c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f383 8811 	msr	BASEPRI, r3
}
 8006074:	bf00      	nop
}
 8006076:	bf00      	nop
}
 8006078:	bf00      	nop
}
 800607a:	bf00      	nop
 800607c:	370c      	adds	r7, #12
 800607e:	46bd      	mov	sp, r7
 8006080:	bc80      	pop	{r7}
 8006082:	4770      	bx	lr

08006084 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	2300      	movs	r3, #0
 800608c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f383 8811 	msr	BASEPRI, r3
}
 8006094:	bf00      	nop
}
 8006096:	bf00      	nop
}
 8006098:	bf00      	nop
}
 800609a:	bf00      	nop
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	bc80      	pop	{r7}
 80060a2:	4770      	bx	lr

080060a4 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80060a8:	f7ff ffdc 	bl	8006064 <chSysLockFromISR>
}
 80060ac:	bf00      	nop
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80060b4:	f7ff ffe6 	bl	8006084 <chSysUnlockFromISR>
}
 80060b8:	bf00      	nop
 80060ba:	bd80      	pop	{r7, pc}

080060bc <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 80060c6:	6839      	ldr	r1, [r7, #0]
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f001 fdca 	bl	8007c62 <chEvtBroadcastFlagsI>
}
 80060ce:	bf00      	nop
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
	...

080060d8 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	460b      	mov	r3, r1
 80060e2:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 80060e4:	4b12      	ldr	r3, [pc, #72]	; (8006130 <rccEnableAPB1L+0x58>)
 80060e6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80060ea:	4911      	ldr	r1, [pc, #68]	; (8006130 <rccEnableAPB1L+0x58>)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 80060f4:	78fb      	ldrb	r3, [r7, #3]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d008      	beq.n	800610c <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 80060fa:	4b0d      	ldr	r3, [pc, #52]	; (8006130 <rccEnableAPB1L+0x58>)
 80060fc:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006100:	490b      	ldr	r1, [pc, #44]	; (8006130 <rccEnableAPB1L+0x58>)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4313      	orrs	r3, r2
 8006106:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 800610a:	e008      	b.n	800611e <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 800610c:	4b08      	ldr	r3, [pc, #32]	; (8006130 <rccEnableAPB1L+0x58>)
 800610e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	43db      	mvns	r3, r3
 8006116:	4906      	ldr	r1, [pc, #24]	; (8006130 <rccEnableAPB1L+0x58>)
 8006118:	4013      	ands	r3, r2
 800611a:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 800611e:	4b04      	ldr	r3, [pc, #16]	; (8006130 <rccEnableAPB1L+0x58>)
 8006120:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	bc80      	pop	{r7}
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	58024400 	.word	0x58024400

08006134 <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	460b      	mov	r3, r1
 800613e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 8006140:	4b12      	ldr	r3, [pc, #72]	; (800618c <rccEnableAPB2+0x58>)
 8006142:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006146:	4911      	ldr	r1, [pc, #68]	; (800618c <rccEnableAPB2+0x58>)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4313      	orrs	r3, r2
 800614c:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 8006150:	78fb      	ldrb	r3, [r7, #3]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d008      	beq.n	8006168 <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 8006156:	4b0d      	ldr	r3, [pc, #52]	; (800618c <rccEnableAPB2+0x58>)
 8006158:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800615c:	490b      	ldr	r1, [pc, #44]	; (800618c <rccEnableAPB2+0x58>)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4313      	orrs	r3, r2
 8006162:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 8006166:	e008      	b.n	800617a <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 8006168:	4b08      	ldr	r3, [pc, #32]	; (800618c <rccEnableAPB2+0x58>)
 800616a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	43db      	mvns	r3, r3
 8006172:	4906      	ldr	r1, [pc, #24]	; (800618c <rccEnableAPB2+0x58>)
 8006174:	4013      	ands	r3, r2
 8006176:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 800617a:	4b04      	ldr	r3, [pc, #16]	; (800618c <rccEnableAPB2+0x58>)
 800617c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	bc80      	pop	{r7}
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	58024400 	.word	0x58024400

08006190 <usart_init>:
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] config    the architecture-dependent serial driver configuration
 */
static void usart_init(SerialDriver *sdp,
                       const SerialConfig *config) {
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t brr, clock;
  USART_TypeDef *u = sdp->usart;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800619e:	613b      	str	r3, [r7, #16]

  /* Baud rate setting.*/
  clock = sdp->clock;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061a4:	60fb      	str	r3, [r7, #12]
    osalDbgAssert((brr >= 0x300) && (brr < 0x100000), "invalid BRR value");
  }
  else
#endif
  {
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	085a      	lsrs	r2, r3, #1
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	441a      	add	r2, r3
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b8:	617b      	str	r3, [r7, #20]

    /* Correcting BRR value when oversampling by 8 instead of 16.
       Fraction is still 4 bits wide, but only lower 3 bits used.
       Mantissa is doubled, but Fraction is left the same.*/
    if (config->cr1 & USART_CR1_OVER8)
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d008      	beq.n	80061d8 <usart_init+0x48>
      brr = ((brr & ~7) * 2) | (brr & 7);
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	f023 0307 	bic.w	r3, r3, #7
 80061cc:	005a      	lsls	r2, r3, #1
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f003 0307 	and.w	r3, r3, #7
 80061d4:	4313      	orrs	r3, r2
 80061d6:	617b      	str	r3, [r7, #20]

    osalDbgAssert(brr < 0x10000, "invalid BRR value");
  }
  u->BRR = brr;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	60da      	str	r2, [r3, #12]

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	605a      	str	r2, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f043 0201 	orr.w	r2, r3, #1
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	609a      	str	r2, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685a      	ldr	r2, [r3, #4]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 80061fa:	f240 132d 	movw	r3, #301	; 0x12d
 80061fe:	4313      	orrs	r3, r2
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	6013      	str	r3, [r2, #0]
                         USART_CR1_RE;
  u->ICR = 0xFFFFFFFFU;
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	f04f 32ff 	mov.w	r2, #4294967295
 800620a:	621a      	str	r2, [r3, #32]

  /* Deciding mask to be applied on the data register on receive, this is
     required in order to mask out the parity bit.*/
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006214:	2b00      	cmp	r3, #0
 8006216:	d018      	beq.n	800624a <usart_init+0xba>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d003      	beq.n	800622c <usart_init+0x9c>
 8006224:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006228:	d005      	beq.n	8006236 <usart_init+0xa6>
 800622a:	e009      	b.n	8006240 <usart_init+0xb0>
    case 0:
      sdp->rxmask = 0x7F;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	227f      	movs	r2, #127	; 0x7f
 8006230:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      break;
 8006234:	e00e      	b.n	8006254 <usart_init+0xc4>
    case USART_CR1_M_1:
      sdp->rxmask = 0x3F;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	223f      	movs	r2, #63	; 0x3f
 800623a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      break;
 800623e:	e009      	b.n	8006254 <usart_init+0xc4>
    default:
      sdp->rxmask = 0xFF;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	22ff      	movs	r2, #255	; 0xff
 8006244:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    }
  }
  else {
    sdp->rxmask = 0xFF;
  }
}
 8006248:	e004      	b.n	8006254 <usart_init+0xc4>
    sdp->rxmask = 0xFF;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	22ff      	movs	r2, #255	; 0xff
 800624e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 8006252:	e7ff      	b.n	8006254 <usart_init+0xc4>
 8006254:	bf00      	nop
 8006256:	371c      	adds	r7, #28
 8006258:	46bd      	mov	sp, r7
 800625a:	bc80      	pop	{r7}
 800625c:	4770      	bx	lr

0800625e <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 800625e:	b580      	push	{r7, lr}
 8006260:	b084      	sub	sp, #16
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
 8006266:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 8006268:	2300      	movs	r3, #0
 800626a:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	f003 0308 	and.w	r3, r3, #8
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800627c:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f043 0320 	orr.w	r3, r3, #32
 800628e:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	f003 0302 	and.w	r3, r3, #2
 8006296:	2b00      	cmp	r3, #0
 8006298:	d003      	beq.n	80062a2 <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062a0:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	f003 0304 	and.w	r3, r3, #4
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d003      	beq.n	80062b4 <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062b2:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 80062b4:	f7ff fef6 	bl	80060a4 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	3304      	adds	r3, #4
 80062bc:	68f9      	ldr	r1, [r7, #12]
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff fefc 	bl	80060bc <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 80062c4:	f7ff fef4 	bl	80060b0 <osalSysUnlockFromISR>
}
 80062c8:	bf00      	nop
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80062d8:	4b05      	ldr	r3, [pc, #20]	; (80062f0 <notify1+0x20>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a04      	ldr	r2, [pc, #16]	; (80062f0 <notify1+0x20>)
 80062de:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80062e2:	6013      	str	r3, [r2, #0]
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bc80      	pop	{r7}
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40011000 	.word	0x40011000

080062f4 <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80062fc:	4b05      	ldr	r3, [pc, #20]	; (8006314 <notify5+0x20>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a04      	ldr	r2, [pc, #16]	; (8006314 <notify5+0x20>)
 8006302:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006306:	6013      	str	r3, [r2, #0]
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	40005000 	.word	0x40005000

08006318 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 800631e:	481a      	ldr	r0, [pc, #104]	; (8006388 <sd_lld_init+0x70>)
 8006320:	f7fa ff60 	bl	80011e4 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8006324:	4b18      	ldr	r3, [pc, #96]	; (8006388 <sd_lld_init+0x70>)
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	2300      	movs	r3, #0
 800632a:	2210      	movs	r2, #16
 800632c:	4917      	ldr	r1, [pc, #92]	; (800638c <sd_lld_init+0x74>)
 800632e:	4818      	ldr	r0, [pc, #96]	; (8006390 <sd_lld_init+0x78>)
 8006330:	f7fa fba3 	bl	8000a7a <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8006334:	4b14      	ldr	r3, [pc, #80]	; (8006388 <sd_lld_init+0x70>)
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	4b16      	ldr	r3, [pc, #88]	; (8006394 <sd_lld_init+0x7c>)
 800633a:	2210      	movs	r2, #16
 800633c:	4916      	ldr	r1, [pc, #88]	; (8006398 <sd_lld_init+0x80>)
 800633e:	4817      	ldr	r0, [pc, #92]	; (800639c <sd_lld_init+0x84>)
 8006340:	f7fa fc7d 	bl	8000c3e <oqObjectInit>
  SD1.usart = USART1;
 8006344:	4b10      	ldr	r3, [pc, #64]	; (8006388 <sd_lld_init+0x70>)
 8006346:	4a16      	ldr	r2, [pc, #88]	; (80063a0 <sd_lld_init+0x88>)
 8006348:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 800634a:	4b0f      	ldr	r3, [pc, #60]	; (8006388 <sd_lld_init+0x70>)
 800634c:	4a15      	ldr	r2, [pc, #84]	; (80063a4 <sd_lld_init+0x8c>)
 800634e:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8006350:	4815      	ldr	r0, [pc, #84]	; (80063a8 <sd_lld_init+0x90>)
 8006352:	f7fa ff47 	bl	80011e4 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8006356:	4b14      	ldr	r3, [pc, #80]	; (80063a8 <sd_lld_init+0x90>)
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	2300      	movs	r3, #0
 800635c:	2210      	movs	r2, #16
 800635e:	4913      	ldr	r1, [pc, #76]	; (80063ac <sd_lld_init+0x94>)
 8006360:	4813      	ldr	r0, [pc, #76]	; (80063b0 <sd_lld_init+0x98>)
 8006362:	f7fa fb8a 	bl	8000a7a <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 8006366:	4b10      	ldr	r3, [pc, #64]	; (80063a8 <sd_lld_init+0x90>)
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	4b12      	ldr	r3, [pc, #72]	; (80063b4 <sd_lld_init+0x9c>)
 800636c:	2210      	movs	r2, #16
 800636e:	4912      	ldr	r1, [pc, #72]	; (80063b8 <sd_lld_init+0xa0>)
 8006370:	4812      	ldr	r0, [pc, #72]	; (80063bc <sd_lld_init+0xa4>)
 8006372:	f7fa fc64 	bl	8000c3e <oqObjectInit>
  SD5.usart = UART5;
 8006376:	4b0c      	ldr	r3, [pc, #48]	; (80063a8 <sd_lld_init+0x90>)
 8006378:	4a11      	ldr	r2, [pc, #68]	; (80063c0 <sd_lld_init+0xa8>)
 800637a:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 800637c:	4b0a      	ldr	r3, [pc, #40]	; (80063a8 <sd_lld_init+0x90>)
 800637e:	4a09      	ldr	r2, [pc, #36]	; (80063a4 <sd_lld_init+0x8c>)
 8006380:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8006382:	bf00      	nop
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	2400035c 	.word	0x2400035c
 800638c:	2400041c 	.word	0x2400041c
 8006390:	24000368 	.word	0x24000368
 8006394:	080062d1 	.word	0x080062d1
 8006398:	2400042c 	.word	0x2400042c
 800639c:	2400038c 	.word	0x2400038c
 80063a0:	40011000 	.word	0x40011000
 80063a4:	05f5e100 	.word	0x05f5e100
 80063a8:	240003bc 	.word	0x240003bc
 80063ac:	2400043c 	.word	0x2400043c
 80063b0:	240003c8 	.word	0x240003c8
 80063b4:	080062f5 	.word	0x080062f5
 80063b8:	2400044c 	.word	0x2400044c
 80063bc:	240003ec 	.word	0x240003ec
 80063c0:	40005000 	.word	0x40005000

080063c4 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]

  if (config == NULL)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d101      	bne.n	80063d8 <sd_lld_start+0x14>
    config = &default_config;
 80063d4:	4b0f      	ldr	r3, [pc, #60]	; (8006414 <sd_lld_start+0x50>)
 80063d6:	603b      	str	r3, [r7, #0]

  if (sdp->state == SD_STOP) {
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	7a1b      	ldrb	r3, [r3, #8]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d110      	bne.n	8006402 <sd_lld_start+0x3e>
#if STM32_SERIAL_USE_USART1
    if (&SD1 == sdp) {
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	4a0d      	ldr	r2, [pc, #52]	; (8006418 <sd_lld_start+0x54>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d103      	bne.n	80063f0 <sd_lld_start+0x2c>
      rccEnableUSART1(true);
 80063e8:	2101      	movs	r1, #1
 80063ea:	2010      	movs	r0, #16
 80063ec:	f7ff fea2 	bl	8006134 <rccEnableAPB2>
    if (&SD4 == sdp) {
      rccEnableUART4(true);
    }
#endif
#if STM32_SERIAL_USE_UART5
    if (&SD5 == sdp) {
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a0a      	ldr	r2, [pc, #40]	; (800641c <sd_lld_start+0x58>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d104      	bne.n	8006402 <sd_lld_start+0x3e>
      rccEnableUART5(true);
 80063f8:	2101      	movs	r1, #1
 80063fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80063fe:	f7ff fe6b 	bl	80060d8 <rccEnableAPB1L>
    if (&LPSD1 == sdp) {
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
 8006402:	6839      	ldr	r1, [r7, #0]
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff fec3 	bl	8006190 <usart_init>
}
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	0800875c 	.word	0x0800875c
 8006418:	2400035c 	.word	0x2400035c
 800641c:	240003bc 	.word	0x240003bc

08006420 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800642c:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	69db      	ldr	r3, [r3, #28]
 8006432:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	f003 030f 	and.w	r3, r3, #15
 8006440:	2b00      	cmp	r3, #0
 8006442:	d003      	beq.n	800644c <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 8006444:	6939      	ldr	r1, [r7, #16]
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7ff ff09 	bl	800625e <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006452:	2b00      	cmp	r3, #0
 8006454:	d01e      	beq.n	8006494 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8006456:	f7ff fe25 	bl	80060a4 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3304      	adds	r3, #4
 800645e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff fe2a 	bl	80060bc <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 8006468:	f7ff fe22 	bl	80060b0 <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 800646c:	e012      	b.n	8006494 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 800646e:	f7ff fe19 	bl	80060a4 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006476:	b2da      	uxtb	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800647e:	4013      	ands	r3, r2
 8006480:	b2db      	uxtb	r3, r3
 8006482:	4619      	mov	r1, r3
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7fa feda 	bl	800123e <sdIncomingDataI>
    osalSysUnlockFromISR();
 800648a:	f7ff fe11 	bl	80060b0 <osalSysUnlockFromISR>

    isr = u->ISR;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	69db      	ldr	r3, [r3, #28]
 8006492:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1e7      	bne.n	800646e <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d025      	beq.n	80064fa <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 80064ae:	e01f      	b.n	80064f0 <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 80064b0:	f7ff fdf8 	bl	80060a4 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	3330      	adds	r3, #48	; 0x30
 80064b8:	4618      	mov	r0, r3
 80064ba:	f7fa fc26 	bl	8000d0a <oqGetI>
 80064be:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	da0c      	bge.n	80064e0 <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	3304      	adds	r3, #4
 80064ca:	2108      	movs	r1, #8
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff fdf5 	bl	80060bc <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064d8:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 80064da:	f7ff fde9 	bl	80060b0 <osalSysUnlockFromISR>
        break;
 80064de:	e00c      	b.n	80064fa <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 80064e0:	68ba      	ldr	r2, [r7, #8]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 80064e6:	f7ff fde3 	bl	80060b0 <osalSysUnlockFromISR>

      isr = u->ISR;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1da      	bne.n	80064b0 <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006500:	2b00      	cmp	r3, #0
 8006502:	d024      	beq.n	800654e <sd_lld_serve_interrupt+0x12e>
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800650a:	2b00      	cmp	r3, #0
 800650c:	d01f      	beq.n	800654e <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 800650e:	f7ff fdc9 	bl	80060a4 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800651a:	429a      	cmp	r2, r3
 800651c:	d105      	bne.n	800652a <sd_lld_serve_interrupt+0x10a>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <sd_lld_serve_interrupt+0x10a>
 8006526:	2301      	movs	r3, #1
 8006528:	e000      	b.n	800652c <sd_lld_serve_interrupt+0x10c>
 800652a:	2300      	movs	r3, #0
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b00      	cmp	r3, #0
 8006534:	d009      	beq.n	800654a <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	3304      	adds	r3, #4
 800653a:	2110      	movs	r1, #16
 800653c:	4618      	mov	r0, r3
 800653e:	f7ff fdbd 	bl	80060bc <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006548:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 800654a:	f7ff fdb1 	bl	80060b0 <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	601a      	str	r2, [r3, #0]
}
 8006554:	bf00      	nop
 8006556:	3718      	adds	r7, #24
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8006564:	4b0c      	ldr	r3, [pc, #48]	; (8006598 <__rccResetAHB4+0x3c>)
 8006566:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800656a:	490b      	ldr	r1, [pc, #44]	; (8006598 <__rccResetAHB4+0x3c>)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4313      	orrs	r3, r2
 8006570:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8006574:	4b08      	ldr	r3, [pc, #32]	; (8006598 <__rccResetAHB4+0x3c>)
 8006576:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	43db      	mvns	r3, r3
 800657e:	4906      	ldr	r1, [pc, #24]	; (8006598 <__rccResetAHB4+0x3c>)
 8006580:	4013      	ands	r3, r2
 8006582:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8006586:	4b04      	ldr	r3, [pc, #16]	; (8006598 <__rccResetAHB4+0x3c>)
 8006588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	bc80      	pop	{r7}
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	58024400 	.word	0x58024400

0800659c <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	460b      	mov	r3, r1
 80065a6:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 80065a8:	4b12      	ldr	r3, [pc, #72]	; (80065f4 <rccEnableAHB4+0x58>)
 80065aa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80065ae:	4911      	ldr	r1, [pc, #68]	; (80065f4 <rccEnableAHB4+0x58>)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 80065b8:	78fb      	ldrb	r3, [r7, #3]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d008      	beq.n	80065d0 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 80065be:	4b0d      	ldr	r3, [pc, #52]	; (80065f4 <rccEnableAHB4+0x58>)
 80065c0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80065c4:	490b      	ldr	r1, [pc, #44]	; (80065f4 <rccEnableAHB4+0x58>)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 80065ce:	e008      	b.n	80065e2 <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 80065d0:	4b08      	ldr	r3, [pc, #32]	; (80065f4 <rccEnableAHB4+0x58>)
 80065d2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	43db      	mvns	r3, r3
 80065da:	4906      	ldr	r1, [pc, #24]	; (80065f4 <rccEnableAHB4+0x58>)
 80065dc:	4013      	ands	r3, r2
 80065de:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 80065e2:	4b04      	ldr	r3, [pc, #16]	; (80065f4 <rccEnableAHB4+0x58>)
 80065e4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 80065e8:	bf00      	nop
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bc80      	pop	{r7}
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	58024400 	.word	0x58024400

080065f8 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	689a      	ldr	r2, [r3, #8]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68da      	ldr	r2, [r3, #12]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	691a      	ldr	r2, [r3, #16]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	695a      	ldr	r2, [r3, #20]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	699a      	ldr	r2, [r3, #24]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	601a      	str	r2, [r3, #0]
}
 800663a:	bf00      	nop
 800663c:	370c      	adds	r7, #12
 800663e:	46bd      	mov	sp, r7
 8006640:	bc80      	pop	{r7}
 8006642:	4770      	bx	lr

08006644 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 8006644:	b580      	push	{r7, lr}
 8006646:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 8006648:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800664c:	f7ff ff86 	bl	800655c <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 8006650:	2101      	movs	r1, #1
 8006652:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006656:	f7ff ffa1 	bl	800659c <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 800665a:	4917      	ldr	r1, [pc, #92]	; (80066b8 <stm32_gpio_init+0x74>)
 800665c:	4817      	ldr	r0, [pc, #92]	; (80066bc <stm32_gpio_init+0x78>)
 800665e:	f7ff ffcb 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 8006662:	4917      	ldr	r1, [pc, #92]	; (80066c0 <stm32_gpio_init+0x7c>)
 8006664:	4817      	ldr	r0, [pc, #92]	; (80066c4 <stm32_gpio_init+0x80>)
 8006666:	f7ff ffc7 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 800666a:	4917      	ldr	r1, [pc, #92]	; (80066c8 <stm32_gpio_init+0x84>)
 800666c:	4817      	ldr	r0, [pc, #92]	; (80066cc <stm32_gpio_init+0x88>)
 800666e:	f7ff ffc3 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 8006672:	4917      	ldr	r1, [pc, #92]	; (80066d0 <stm32_gpio_init+0x8c>)
 8006674:	4817      	ldr	r0, [pc, #92]	; (80066d4 <stm32_gpio_init+0x90>)
 8006676:	f7ff ffbf 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 800667a:	4917      	ldr	r1, [pc, #92]	; (80066d8 <stm32_gpio_init+0x94>)
 800667c:	4817      	ldr	r0, [pc, #92]	; (80066dc <stm32_gpio_init+0x98>)
 800667e:	f7ff ffbb 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 8006682:	4917      	ldr	r1, [pc, #92]	; (80066e0 <stm32_gpio_init+0x9c>)
 8006684:	4817      	ldr	r0, [pc, #92]	; (80066e4 <stm32_gpio_init+0xa0>)
 8006686:	f7ff ffb7 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 800668a:	4917      	ldr	r1, [pc, #92]	; (80066e8 <stm32_gpio_init+0xa4>)
 800668c:	4817      	ldr	r0, [pc, #92]	; (80066ec <stm32_gpio_init+0xa8>)
 800668e:	f7ff ffb3 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 8006692:	4917      	ldr	r1, [pc, #92]	; (80066f0 <stm32_gpio_init+0xac>)
 8006694:	4817      	ldr	r0, [pc, #92]	; (80066f4 <stm32_gpio_init+0xb0>)
 8006696:	f7ff ffaf 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 800669a:	4917      	ldr	r1, [pc, #92]	; (80066f8 <stm32_gpio_init+0xb4>)
 800669c:	4817      	ldr	r0, [pc, #92]	; (80066fc <stm32_gpio_init+0xb8>)
 800669e:	f7ff ffab 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 80066a2:	4917      	ldr	r1, [pc, #92]	; (8006700 <stm32_gpio_init+0xbc>)
 80066a4:	4817      	ldr	r0, [pc, #92]	; (8006704 <stm32_gpio_init+0xc0>)
 80066a6:	f7ff ffa7 	bl	80065f8 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 80066aa:	4917      	ldr	r1, [pc, #92]	; (8006708 <stm32_gpio_init+0xc4>)
 80066ac:	4817      	ldr	r0, [pc, #92]	; (800670c <stm32_gpio_init+0xc8>)
 80066ae:	f7ff ffa3 	bl	80065f8 <gpio_init>
#endif
}
 80066b2:	bf00      	nop
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	0800876c 	.word	0x0800876c
 80066bc:	58020000 	.word	0x58020000
 80066c0:	08008788 	.word	0x08008788
 80066c4:	58020400 	.word	0x58020400
 80066c8:	080087a4 	.word	0x080087a4
 80066cc:	58020800 	.word	0x58020800
 80066d0:	080087c0 	.word	0x080087c0
 80066d4:	58020c00 	.word	0x58020c00
 80066d8:	080087dc 	.word	0x080087dc
 80066dc:	58021000 	.word	0x58021000
 80066e0:	080087f8 	.word	0x080087f8
 80066e4:	58021400 	.word	0x58021400
 80066e8:	08008814 	.word	0x08008814
 80066ec:	58021800 	.word	0x58021800
 80066f0:	08008830 	.word	0x08008830
 80066f4:	58021c00 	.word	0x58021c00
 80066f8:	0800884c 	.word	0x0800884c
 80066fc:	58022000 	.word	0x58022000
 8006700:	08008868 	.word	0x08008868
 8006704:	58022400 	.word	0x58022400
 8006708:	08008884 	.word	0x08008884
 800670c:	58022800 	.word	0x58022800

08006710 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 8006714:	f7ff ff96 	bl	8006644 <stm32_gpio_init>
  stm32_clock_init();
 8006718:	f7fc f9ee 	bl	8002af8 <stm32_clock_init>
}
 800671c:	bf00      	nop
 800671e:	bd80      	pop	{r7, pc}

08006720 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 8006720:	b480      	push	{r7}
 8006722:	af00      	add	r7, sp, #0
}
 8006724:	bf00      	nop
 8006726:	46bd      	mov	sp, r7
 8006728:	bc80      	pop	{r7}
 800672a:	4770      	bx	lr

0800672c <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 800672c:	b580      	push	{r7, lr}
 800672e:	b08a      	sub	sp, #40	; 0x28
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 800673a:	f107 0308 	add.w	r3, r7, #8
 800673e:	4618      	mov	r0, r3
 8006740:	f001 fa01 	bl	8007b46 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 8006744:	2304      	movs	r3, #4
 8006746:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 8006748:	f107 0308 	add.w	r3, r7, #8
 800674c:	4618      	mov	r0, r3
 800674e:	f001 fa17 	bl	8007b80 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8006752:	f107 0308 	add.w	r3, r7, #8
 8006756:	4618      	mov	r0, r3
 8006758:	f001 fa22 	bl	8007ba0 <chTMStopMeasurementX>
    i--;
 800675c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675e:	3b01      	subs	r3, #1
 8006760:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 8006762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1ef      	bne.n	8006748 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	601a      	str	r2, [r3, #0]
}
 800676e:	bf00      	nop
 8006770:	3728      	adds	r7, #40	; 0x28
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	2300      	movs	r3, #0
 800677e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f383 8811 	msr	BASEPRI, r3
}
 8006786:	bf00      	nop
}
 8006788:	bf00      	nop
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	bc80      	pop	{r7}
 8006792:	4770      	bx	lr

08006794 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8006798:	f001 faae 	bl	8007cf8 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 800679c:	f001 fb00 	bl	8007da0 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 80067a0:	f001 fb58 	bl	8007e54 <__factory_init>
#endif
}
 80067a4:	bf00      	nop
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 80067ae:	4b12      	ldr	r3, [pc, #72]	; (80067f8 <chSysInit+0x50>)
 80067b0:	2201      	movs	r2, #1
 80067b2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80067b4:	2300      	movs	r3, #0
 80067b6:	607b      	str	r3, [r7, #4]
 80067b8:	e008      	b.n	80067cc <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 80067ba:	4a0f      	ldr	r2, [pc, #60]	; (80067f8 <chSysInit+0x50>)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	4413      	add	r3, r2
 80067c2:	2200      	movs	r2, #0
 80067c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	3301      	adds	r3, #1
 80067ca:	607b      	str	r3, [r7, #4]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d0f3      	beq.n	80067ba <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 80067d2:	480a      	ldr	r0, [pc, #40]	; (80067fc <chSysInit+0x54>)
 80067d4:	f7ff ffaa 	bl	800672c <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 80067d8:	f7ff ffdc 	bl	8006794 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 80067dc:	4908      	ldr	r1, [pc, #32]	; (8006800 <chSysInit+0x58>)
 80067de:	4809      	ldr	r0, [pc, #36]	; (8006804 <chSysInit+0x5c>)
 80067e0:	f000 ff0e 	bl	8007600 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 80067e4:	4b04      	ldr	r3, [pc, #16]	; (80067f8 <chSysInit+0x50>)
 80067e6:	2202      	movs	r2, #2
 80067e8:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 80067ea:	f7ff ffc4 	bl	8006776 <chSysUnlock>
}
 80067ee:	bf00      	nop
 80067f0:	3708      	adds	r7, #8
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	2400045c 	.word	0x2400045c
 80067fc:	24000464 	.word	0x24000464
 8006800:	080088a0 	.word	0x080088a0
 8006804:	24000468 	.word	0x24000468

08006808 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8006808:	b580      	push	{r7, lr}
 800680a:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 800680c:	f000 fbf0 	bl	8006ff0 <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 8006810:	bf00      	nop
 8006812:	bd80      	pop	{r7, pc}

08006814 <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 8006826:	6879      	ldr	r1, [r7, #4]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 800682c:	429a      	cmp	r2, r3
 800682e:	bf34      	ite	cc
 8006830:	2301      	movcc	r3, #1
 8006832:	2300      	movcs	r3, #0
 8006834:	b2db      	uxtb	r3, r3
}
 8006836:	4618      	mov	r0, r3
 8006838:	3714      	adds	r7, #20
 800683a:	46bd      	mov	sp, r7
 800683c:	bc80      	pop	{r7}
 800683e:	4770      	bx	lr

08006840 <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8006848:	4b0b      	ldr	r3, [pc, #44]	; (8006878 <chSysPolledDelayX+0x38>)
 800684a:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 800684c:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 800684e:	68fa      	ldr	r2, [r7, #12]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4413      	add	r3, r2
 8006854:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8006856:	bf00      	nop
 8006858:	4b07      	ldr	r3, [pc, #28]	; (8006878 <chSysPolledDelayX+0x38>)
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	68f9      	ldr	r1, [r7, #12]
 8006860:	4618      	mov	r0, r3
 8006862:	f7ff ffd7 	bl	8006814 <chSysIsCounterWithinX>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d1f5      	bne.n	8006858 <chSysPolledDelayX+0x18>
  }
}
 800686c:	bf00      	nop
 800686e:	bf00      	nop
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	e0001000 	.word	0xe0001000

0800687c <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8006884:	4b05      	ldr	r3, [pc, #20]	; (800689c <chRFCUCollectFaultsI+0x20>)
 8006886:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4313      	orrs	r3, r2
 800688c:	4a03      	ldr	r2, [pc, #12]	; (800689c <chRFCUCollectFaultsI+0x20>)
 800688e:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8006890:	bf00      	nop
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	bc80      	pop	{r7}
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	24000468 	.word	0x24000468

080068a0 <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	af00      	add	r7, sp, #0

  return stGetCounter();
 80068a4:	f7f9 ffa1 	bl	80007ea <stGetCounter>
 80068a8:	4603      	mov	r3, r0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	bd80      	pop	{r7, pc}

080068ae <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 80068ae:	b580      	push	{r7, lr}
 80068b0:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 80068b2:	f7ff fff5 	bl	80068a0 <port_timer_get_time>
 80068b6:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	bd80      	pop	{r7, pc}

080068bc <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 80068bc:	b590      	push	{r4, r7, lr}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80068ca:	f7ff fff0 	bl	80068ae <chVTGetSystemTimeX>
 80068ce:	4603      	mov	r3, r0
 80068d0:	6063      	str	r3, [r4, #4]
 80068d2:	4b12      	ldr	r3, [pc, #72]	; (800691c <trace_next+0x60>)
 80068d4:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80068dc:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 80068e0:	6813      	ldr	r3, [r2, #0]
 80068e2:	f361 231f 	bfi	r3, r1, #8, #24
 80068e6:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068ee:	f103 0210 	add.w	r2, r3, #16
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 8006904:	429a      	cmp	r2, r3
 8006906:	d305      	bcc.n	8006914 <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	bd90      	pop	{r4, r7, pc}
 800691c:	e0001000 	.word	0xe0001000

08006920 <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800692e:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2280      	movs	r2, #128	; 0x80
 8006934:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f103 0208 	add.w	r2, r3, #8
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8006940:	2300      	movs	r3, #0
 8006942:	60fb      	str	r3, [r7, #12]
 8006944:	e00c      	b.n	8006960 <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	011b      	lsls	r3, r3, #4
 800694c:	4413      	add	r3, r2
 800694e:	f103 0208 	add.w	r2, r3, #8
 8006952:	7813      	ldrb	r3, [r2, #0]
 8006954:	f36f 0302 	bfc	r3, #0, #3
 8006958:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	3301      	adds	r3, #1
 800695e:	60fb      	str	r3, [r7, #12]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2b7f      	cmp	r3, #127	; 0x7f
 8006964:	d9ef      	bls.n	8006946 <__trace_object_init+0x26>
  }
}
 8006966:	bf00      	nop
 8006968:	bf00      	nop
 800696a:	3714      	adds	r7, #20
 800696c:	46bd      	mov	sp, r7
 800696e:	bc80      	pop	{r7}
 8006970:	4770      	bx	lr
	...

08006974 <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 800697e:	4b18      	ldr	r3, [pc, #96]	; (80069e0 <__trace_ready+0x6c>)
 8006980:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	2b00      	cmp	r3, #0
 800698e:	d122      	bne.n	80069d6 <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006996:	7813      	ldrb	r3, [r2, #0]
 8006998:	2101      	movs	r1, #1
 800699a:	f361 0302 	bfi	r3, r1, #0, #3
 800699e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80069ac:	460b      	mov	r3, r1
 80069ae:	f003 031f 	and.w	r3, r3, #31
 80069b2:	b2d9      	uxtb	r1, r3
 80069b4:	7813      	ldrb	r3, [r2, #0]
 80069b6:	f361 03c7 	bfi	r3, r1, #3, #5
 80069ba:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f7ff ff73 	bl	80068bc <trace_next>
  }
}
 80069d6:	bf00      	nop
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	24000468 	.word	0x24000468

080069e4 <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 80069ee:	4b18      	ldr	r3, [pc, #96]	; (8006a50 <__trace_switch+0x6c>)
 80069f0:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80069f8:	f003 0302 	and.w	r3, r3, #2
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d123      	bne.n	8006a48 <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006a06:	7813      	ldrb	r3, [r2, #0]
 8006a08:	2102      	movs	r1, #2
 8006a0a:	f361 0302 	bfi	r3, r1, #0, #3
 8006a0e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	f003 031f 	and.w	r3, r3, #31
 8006a22:	b2d9      	uxtb	r1, r3
 8006a24:	7813      	ldrb	r3, [r2, #0]
 8006a26:	f361 03c7 	bfi	r3, r1, #3, #5
 8006a2a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a3c:	683a      	ldr	r2, [r7, #0]
 8006a3e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006a40:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f7ff ff3a 	bl	80068bc <trace_next>
  }
}
 8006a48:	bf00      	nop
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	24000468 	.word	0x24000468

08006a54 <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b086      	sub	sp, #24
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006a5c:	4b19      	ldr	r3, [pc, #100]	; (8006ac4 <__trace_isr_enter+0x70>)
 8006a5e:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d126      	bne.n	8006abc <__trace_isr_enter+0x68>
 8006a6e:	2330      	movs	r3, #48	; 0x30
 8006a70:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f383 8811 	msr	BASEPRI, r3
}
 8006a78:	bf00      	nop
}
 8006a7a:	bf00      	nop
}
 8006a7c:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006a84:	7813      	ldrb	r3, [r2, #0]
 8006a86:	2103      	movs	r1, #3
 8006a88:	f361 0302 	bfi	r3, r1, #0, #3
 8006a8c:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006a94:	7813      	ldrb	r3, [r2, #0]
 8006a96:	f36f 03c7 	bfc	r3, #3, #5
 8006a9a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006aa6:	6978      	ldr	r0, [r7, #20]
 8006aa8:	f7ff ff08 	bl	80068bc <trace_next>
 8006aac:	2300      	movs	r3, #0
 8006aae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	f383 8811 	msr	BASEPRI, r3
}
 8006ab6:	bf00      	nop
}
 8006ab8:	bf00      	nop
}
 8006aba:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8006abc:	bf00      	nop
 8006abe:	3718      	adds	r7, #24
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	24000468 	.word	0x24000468

08006ac8 <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006ad0:	4b19      	ldr	r3, [pc, #100]	; (8006b38 <__trace_isr_leave+0x70>)
 8006ad2:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006ada:	f003 0304 	and.w	r3, r3, #4
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d126      	bne.n	8006b30 <__trace_isr_leave+0x68>
 8006ae2:	2330      	movs	r3, #48	; 0x30
 8006ae4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f383 8811 	msr	BASEPRI, r3
}
 8006aec:	bf00      	nop
}
 8006aee:	bf00      	nop
}
 8006af0:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006af8:	7813      	ldrb	r3, [r2, #0]
 8006afa:	2104      	movs	r1, #4
 8006afc:	f361 0302 	bfi	r3, r1, #0, #3
 8006b00:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006b08:	7813      	ldrb	r3, [r2, #0]
 8006b0a:	f36f 03c7 	bfc	r3, #3, #5
 8006b0e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006b1a:	6978      	ldr	r0, [r7, #20]
 8006b1c:	f7ff fece 	bl	80068bc <trace_next>
 8006b20:	2300      	movs	r3, #0
 8006b22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	f383 8811 	msr	BASEPRI, r3
}
 8006b2a:	bf00      	nop
}
 8006b2c:	bf00      	nop
}
 8006b2e:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8006b30:	bf00      	nop
 8006b32:	3718      	adds	r7, #24
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	24000468 	.word	0x24000468

08006b3c <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	4413      	add	r3, r2
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bc80      	pop	{r7}
 8006b54:	4770      	bx	lr

08006b56 <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8006b56:	b480      	push	{r7}
 8006b58:	b083      	sub	sp, #12
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
 8006b5e:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8006b60:	683a      	ldr	r2, [r7, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	370c      	adds	r7, #12
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bc80      	pop	{r7}
 8006b6e:	4770      	bx	lr

08006b70 <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	bf0c      	ite	eq
 8006b82:	2301      	moveq	r3, #1
 8006b84:	2300      	movne	r3, #0
 8006b86:	b2db      	uxtb	r3, r3
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bc80      	pop	{r7}
 8006b90:	4770      	bx	lr

08006b92 <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 8006b92:	b480      	push	{r7}
 8006b94:	b083      	sub	sp, #12
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
 8006b9a:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	683a      	ldr	r2, [r7, #0]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	bf0c      	ite	eq
 8006ba6:	2301      	moveq	r3, #1
 8006ba8:	2300      	movne	r3, #0
 8006baa:	b2db      	uxtb	r3, r3
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bc80      	pop	{r7}
 8006bb4:	4770      	bx	lr

08006bb6 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8006bb6:	b480      	push	{r7}
 8006bb8:	b085      	sub	sp, #20
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	60f8      	str	r0, [r7, #12]
 8006bbe:	60b9      	str	r1, [r7, #8]
 8006bc0:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	601a      	str	r2, [r3, #0]
}
 8006be6:	bf00      	nop
 8006be8:	3714      	adds	r7, #20
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bc80      	pop	{r7}
 8006bee:	4770      	bx	lr

08006bf0 <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	60f8      	str	r0, [r7, #12]
 8006bf8:	60b9      	str	r1, [r7, #8]
 8006bfa:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	68ba      	ldr	r2, [r7, #8]
 8006c18:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	605a      	str	r2, [r3, #4]
}
 8006c20:	bf00      	nop
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bc80      	pop	{r7}
 8006c28:	4770      	bx	lr

08006c2a <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b086      	sub	sp, #24
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	60f8      	str	r0, [r7, #12]
 8006c32:	60b9      	str	r1, [r7, #8]
 8006c34:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8006c3c:	e007      	b.n	8006c4e <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	bf8c      	ite	hi
 8006c58:	2301      	movhi	r3, #1
 8006c5a:	2300      	movls	r3, #0
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d1ed      	bne.n	8006c3e <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	68b9      	ldr	r1, [r7, #8]
 8006c66:	6978      	ldr	r0, [r7, #20]
 8006c68:	f7ff ffc2 	bl	8006bf0 <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	689a      	ldr	r2, [r3, #8]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	1ad2      	subs	r2, r2, r3
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c7e:	609a      	str	r2, [r3, #8]
}
 8006c80:	bf00      	nop
 8006c82:	3718      	adds	r7, #24
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	605a      	str	r2, [r3, #4]

  return dlp;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3714      	adds	r7, #20
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bc80      	pop	{r7}
 8006cb0:	4770      	bx	lr

08006cb2 <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8006cb2:	b480      	push	{r7}
 8006cb4:	b083      	sub	sp, #12
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	6812      	ldr	r2, [r2, #0]
 8006cc2:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	6852      	ldr	r2, [r2, #4]
 8006ccc:	605a      	str	r2, [r3, #4]

  return dlp;
 8006cce:	687b      	ldr	r3, [r7, #4]
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bc80      	pop	{r7}
 8006cd8:	4770      	bx	lr

08006cda <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b082      	sub	sp, #8
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7f9 fd88 	bl	80007f8 <stStartAlarm>
}
 8006ce8:	bf00      	nop
 8006cea:	3708      	adds	r7, #8
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	af00      	add	r7, sp, #0
  stStopAlarm();
 8006cf4:	f7f9 fd8b 	bl	800080e <stStopAlarm>
}
 8006cf8:	bf00      	nop
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7f9 fd88 	bl	800081a <stSetAlarm>
}
 8006d0a:	bf00      	nop
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8006d12:	b580      	push	{r7, lr}
 8006d14:	af00      	add	r7, sp, #0
  return stGetCounter();
 8006d16:	f7f9 fd68 	bl	80007ea <stGetCounter>
 8006d1a:	4603      	mov	r3, r0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	2330      	movs	r3, #48	; 0x30
 8006d28:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f383 8811 	msr	BASEPRI, r3
}
 8006d30:	bf00      	nop
}
 8006d32:	bf00      	nop
}
 8006d34:	bf00      	nop
}
 8006d36:	bf00      	nop
 8006d38:	370c      	adds	r7, #12
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bc80      	pop	{r7}
 8006d3e:	4770      	bx	lr

08006d40 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	2300      	movs	r3, #0
 8006d48:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f383 8811 	msr	BASEPRI, r3
}
 8006d50:	bf00      	nop
}
 8006d52:	bf00      	nop
}
 8006d54:	bf00      	nop
}
 8006d56:	bf00      	nop
 8006d58:	370c      	adds	r7, #12
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bc80      	pop	{r7}
 8006d5e:	4770      	bx	lr

08006d60 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8006d60:	b580      	push	{r7, lr}
 8006d62:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8006d64:	f7ff ffd5 	bl	8006d12 <port_timer_get_time>
 8006d68:	4603      	mov	r3, r0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b086      	sub	sp, #24
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	6078      	str	r0, [r7, #4]
 8006d76:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8006d78:	2302      	movs	r3, #2
 8006d7a:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d201      	bcs.n	8006d88 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8006d88:	6839      	ldr	r1, [r7, #0]
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7ff fed6 	bl	8006b3c <chTimeAddX>
 8006d90:	4603      	mov	r3, r0
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7ff ffb2 	bl	8006cfc <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8006d98:	f7ff ffe2 	bl	8006d60 <chVTGetSystemTimeX>
 8006d9c:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 8006d9e:	6939      	ldr	r1, [r7, #16]
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f7ff fed8 	bl	8006b56 <chTimeDiffX>
 8006da6:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	bf34      	ite	cc
 8006db0:	2301      	movcc	r3, #1
 8006db2:	2300      	movcs	r3, #0
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d107      	bne.n	8006dca <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	603b      	str	r3, [r7, #0]
  while (true) {
 8006dc8:	e7de      	b.n	8006d88 <vt_set_alarm+0x1a>
      break;
 8006dca:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d902      	bls.n	8006dd8 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8006dd2:	2001      	movs	r0, #1
 8006dd4:	f7ff fd52 	bl	800687c <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8006dd8:	bf00      	nop
 8006dda:	3718      	adds	r7, #24
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
 8006dec:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	68b9      	ldr	r1, [r7, #8]
 8006df8:	683a      	ldr	r2, [r7, #0]
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7ff fedb 	bl	8006bb6 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8006e00:	2302      	movs	r3, #2
 8006e02:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d201      	bcs.n	8006e10 <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	6839      	ldr	r1, [r7, #0]
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7ff fe90 	bl	8006b3c <chTimeAddX>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7ff ff5b 	bl	8006cda <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8006e24:	f7ff ff9c 	bl	8006d60 <chVTGetSystemTimeX>
 8006e28:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8006e2a:	6939      	ldr	r1, [r7, #16]
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff fe92 	bl	8006b56 <chTimeDiffX>
 8006e32:	4602      	mov	r2, r0
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	4293      	cmp	r3, r2
 8006e38:	bf8c      	ite	hi
 8006e3a:	2301      	movhi	r3, #1
 8006e3c:	2300      	movls	r3, #0
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d10f      	bne.n	8006e64 <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	3301      	adds	r3, #1
 8006e48:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8006e4a:	6979      	ldr	r1, [r7, #20]
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7ff fe75 	bl	8006b3c <chTimeAddX>
 8006e52:	4603      	mov	r3, r0
 8006e54:	4618      	mov	r0, r3
 8006e56:	f7ff ff51 	bl	8006cfc <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	603b      	str	r3, [r7, #0]
  while (true) {
 8006e62:	e7df      	b.n	8006e24 <vt_insert_first+0x44>
      break;
 8006e64:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d902      	bls.n	8006e72 <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8006e6c:	2001      	movs	r0, #1
 8006e6e:	f7ff fd05 	bl	800687c <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8006e72:	bf00      	nop
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b088      	sub	sp, #32
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	60f8      	str	r0, [r7, #12]
 8006e82:	60b9      	str	r1, [r7, #8]
 8006e84:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 8006e86:	f7ff ff6b 	bl	8006d60 <chVTGetSystemTimeX>
 8006e8a:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7ff fe6e 	bl	8006b70 <ch_dlist_isempty>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d006      	beq.n	8006ea8 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	68b9      	ldr	r1, [r7, #8]
 8006ea0:	68f8      	ldr	r0, [r7, #12]
 8006ea2:	f7ff ff9d 	bl	8006de0 <vt_insert_first>

      return;
 8006ea6:	e020      	b.n	8006eea <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	69b9      	ldr	r1, [r7, #24]
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f7ff fe51 	bl	8006b56 <chTimeDiffX>
 8006eb4:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4413      	add	r3, r2
 8006ebc:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 8006ebe:	69fa      	ldr	r2, [r7, #28]
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d201      	bcs.n	8006eca <vt_enqueue+0x50>
      delta = delay;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	69fa      	ldr	r2, [r7, #28]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d203      	bcs.n	8006ede <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 8006ed6:	6879      	ldr	r1, [r7, #4]
 8006ed8:	69b8      	ldr	r0, [r7, #24]
 8006eda:	f7ff ff48 	bl	8006d6e <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	68b9      	ldr	r1, [r7, #8]
 8006ee2:	69fa      	ldr	r2, [r7, #28]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7ff fea0 	bl	8006c2a <ch_dlist_insert>
}
 8006eea:	3720      	adds	r7, #32
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b086      	sub	sp, #24
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	607a      	str	r2, [r7, #4]
 8006efc:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8006efe:	4b0a      	ldr	r3, [pc, #40]	; (8006f28 <chVTDoSetI+0x38>)
 8006f00:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	683a      	ldr	r2, [r7, #0]
 8006f06:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2200      	movs	r2, #0
 8006f12:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	68f9      	ldr	r1, [r7, #12]
 8006f18:	6978      	ldr	r0, [r7, #20]
 8006f1a:	f7ff ffae 	bl	8006e7a <vt_enqueue>
}
 8006f1e:	bf00      	nop
 8006f20:	3718      	adds	r7, #24
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	24000478 	.word	0x24000478

08006f2c <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b086      	sub	sp, #24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8006f34:	4b2d      	ldr	r3, [pc, #180]	; (8006fec <chVTDoResetI+0xc0>)
 8006f36:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f7ff fe27 	bl	8006b92 <ch_dlist_isfirst>
 8006f44:	4603      	mov	r3, r0
 8006f46:	f083 0301 	eor.w	r3, r3, #1
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d014      	beq.n	8006f7a <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7ff fead 	bl	8006cb2 <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	6899      	ldr	r1, [r3, #8]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	689a      	ldr	r2, [r3, #8]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	440a      	add	r2, r1
 8006f68:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	f04f 32ff 	mov.w	r2, #4294967295
 8006f76:	609a      	str	r2, [r3, #8]

    return;
 8006f78:	e035      	b.n	8006fe6 <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f7ff fe83 	bl	8006c88 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7ff fdf0 	bl	8006b70 <ch_dlist_isempty>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 8006f96:	f7ff feab 	bl	8006cf0 <port_timer_stop_alarm>

    return;
 8006f9a:	e024      	b.n	8006fe6 <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	6899      	ldr	r1, [r3, #8]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	689a      	ldr	r2, [r3, #8]
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	440a      	add	r2, r1
 8006fac:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 8006fae:	f7ff fed7 	bl	8006d60 <chVTGetSystemTimeX>
 8006fb2:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	6939      	ldr	r1, [r7, #16]
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7ff fdcb 	bl	8006b56 <chTimeDiffX>
 8006fc0:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	d20a      	bcs.n	8006fe4 <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689a      	ldr	r2, [r3, #8]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8006fda:	68b9      	ldr	r1, [r7, #8]
 8006fdc:	6938      	ldr	r0, [r7, #16]
 8006fde:	f7ff fec6 	bl	8006d6e <vt_set_alarm>
 8006fe2:	e000      	b.n	8006fe6 <chVTDoResetI+0xba>
    return;
 8006fe4:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8006fe6:	3718      	adds	r7, #24
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	24000478 	.word	0x24000478

08006ff0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b088      	sub	sp, #32
 8006ff4:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8006ff6:	4b4d      	ldr	r3, [pc, #308]	; (800712c <chVTDoTickI+0x13c>)
 8006ff8:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 8007000:	f7ff feae 	bl	8006d60 <chVTGetSystemTimeX>
 8007004:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	68f9      	ldr	r1, [r7, #12]
 800700c:	4618      	mov	r0, r3
 800700e:	f7ff fda2 	bl	8006b56 <chTimeDiffX>
 8007012:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	429a      	cmp	r2, r3
 800701c:	d366      	bcc.n	80070ec <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	4619      	mov	r1, r3
 8007028:	4610      	mov	r0, r2
 800702a:	f7ff fd87 	bl	8006b3c <chTimeAddX>
 800702e:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	4618      	mov	r0, r3
 800703a:	f7ff fe3a 	bl	8006cb2 <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	2200      	movs	r2, #0
 8007042:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	4618      	mov	r0, r3
 8007048:	f7ff fd92 	bl	8006b70 <ch_dlist_isempty>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 8007052:	f7ff fe4d 	bl	8006cf0 <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 8007056:	f7ff fe73 	bl	8006d40 <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	693a      	ldr	r2, [r7, #16]
 8007060:	6912      	ldr	r2, [r2, #16]
 8007062:	4611      	mov	r1, r2
 8007064:	6938      	ldr	r0, [r7, #16]
 8007066:	4798      	blx	r3

    chSysLockFromISR();
 8007068:	f7ff fe5a 	bl	8006d20 <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	695b      	ldr	r3, [r3, #20]
 8007070:	2b00      	cmp	r3, #0
 8007072:	bf14      	ite	ne
 8007074:	2301      	movne	r3, #1
 8007076:	2300      	moveq	r3, #0
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0bd      	beq.n	8006ffa <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 800707e:	f7ff fe6f 	bl	8006d60 <chVTGetSystemTimeX>
 8007082:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 8007084:	68f9      	ldr	r1, [r7, #12]
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f7ff fd65 	bl	8006b56 <chTimeDiffX>
 800708c:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	695b      	ldr	r3, [r3, #20]
 8007092:	68ba      	ldr	r2, [r7, #8]
 8007094:	429a      	cmp	r2, r3
 8007096:	d905      	bls.n	80070a4 <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8007098:	2002      	movs	r0, #2
 800709a:	f7ff fbef 	bl	800687c <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 800709e:	2300      	movs	r3, #0
 80070a0:	61bb      	str	r3, [r7, #24]
 80070a2:	e004      	b.n	80070ae <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	695a      	ldr	r2, [r3, #20]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	4618      	mov	r0, r3
 80070b2:	f7ff fd5d 	bl	8006b70 <ch_dlist_isempty>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d006      	beq.n	80070ca <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	6939      	ldr	r1, [r7, #16]
 80070c2:	6978      	ldr	r0, [r7, #20]
 80070c4:	f7ff fe8c 	bl	8006de0 <vt_insert_first>

        return;
 80070c8:	e02c      	b.n	8007124 <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	4413      	add	r3, r2
 80070d0:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 80070d2:	69fa      	ldr	r2, [r7, #28]
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d201      	bcs.n	80070de <chVTDoTickI+0xee>
        delta = delay;
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	6939      	ldr	r1, [r7, #16]
 80070e2:	69fa      	ldr	r2, [r7, #28]
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7ff fda0 	bl	8006c2a <ch_dlist_insert>
  while (true) {
 80070ea:	e786      	b.n	8006ffa <chVTDoTickI+0xa>
      break;
 80070ec:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	4618      	mov	r0, r3
 80070f2:	f7ff fd3d 	bl	8006b70 <ch_dlist_isempty>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d112      	bne.n	8007122 <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	68da      	ldr	r2, [r3, #12]
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	441a      	add	r2, r3
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	689a      	ldr	r2, [r3, #8]
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	1ad2      	subs	r2, r2, r3
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	4619      	mov	r1, r3
 800711a:	68f8      	ldr	r0, [r7, #12]
 800711c:	f7ff fe27 	bl	8006d6e <vt_set_alarm>
 8007120:	e000      	b.n	8007124 <chVTDoTickI+0x134>
    return;
 8007122:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007124:	3720      	adds	r7, #32
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	24000478 	.word	0x24000478

08007130 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	6812      	ldr	r2, [r2, #0]
 8007140:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	6852      	ldr	r2, [r2, #4]
 800714a:	605a      	str	r2, [r3, #4]
  return p;
 800714c:	687b      	ldr	r3, [r7, #4]
}
 800714e:	4618      	mov	r0, r3
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	bc80      	pop	{r7}
 8007156:	4770      	bx	lr

08007158 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	687a      	ldr	r2, [r7, #4]
 8007174:	605a      	str	r2, [r3, #4]
  return p;
 8007176:	68fb      	ldr	r3, [r7, #12]
}
 8007178:	4618      	mov	r0, r3
 800717a:	3714      	adds	r7, #20
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr

08007182 <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 8007182:	b480      	push	{r7}
 8007184:	b083      	sub	sp, #12
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	689a      	ldr	r2, [r3, #8]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	429a      	cmp	r2, r3
 800719c:	bf2c      	ite	cs
 800719e:	2301      	movcs	r3, #1
 80071a0:	2300      	movcc	r3, #0
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1f1      	bne.n	800718c <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	683a      	ldr	r2, [r7, #0]
 80071c2:	605a      	str	r2, [r3, #4]
  return p;
 80071c4:	683b      	ldr	r3, [r7, #0]
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	370c      	adds	r7, #12
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bc80      	pop	{r7}
 80071ce:	4770      	bx	lr

080071d0 <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	bf8c      	ite	hi
 80071ec:	2301      	movhi	r3, #1
 80071ee:	2300      	movls	r3, #0
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1f1      	bne.n	80071da <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	685a      	ldr	r2, [r3, #4]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	605a      	str	r2, [r3, #4]
  return p;
 8007212:	683b      	ldr	r3, [r7, #0]
}
 8007214:	4618      	mov	r0, r3
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	bc80      	pop	{r7}
 800721c:	4770      	bx	lr

0800721e <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800721e:	b480      	push	{r7}
 8007220:	b083      	sub	sp, #12
 8007222:	af00      	add	r7, sp, #0
 8007224:	2330      	movs	r3, #48	; 0x30
 8007226:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f383 8811 	msr	BASEPRI, r3
}
 800722e:	bf00      	nop
}
 8007230:	bf00      	nop
}
 8007232:	bf00      	nop
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	bc80      	pop	{r7}
 800723c:	4770      	bx	lr

0800723e <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800723e:	b480      	push	{r7}
 8007240:	b083      	sub	sp, #12
 8007242:	af00      	add	r7, sp, #0
 8007244:	2300      	movs	r3, #0
 8007246:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f383 8811 	msr	BASEPRI, r3
}
 800724e:	bf00      	nop
}
 8007250:	bf00      	nop
}
 8007252:	bf00      	nop
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	bc80      	pop	{r7}
 800725c:	4770      	bx	lr

0800725e <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 800725e:	b480      	push	{r7}
 8007260:	b083      	sub	sp, #12
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	bf14      	ite	ne
 800726e:	2301      	movne	r3, #1
 8007270:	2300      	moveq	r3, #0
 8007272:	b2db      	uxtb	r3, r3
}
 8007274:	4618      	mov	r0, r3
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	bc80      	pop	{r7}
 800727c:	4770      	bx	lr

0800727e <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 800727e:	b480      	push	{r7}
 8007280:	b083      	sub	sp, #12
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	1c5a      	adds	r2, r3, #1
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	609a      	str	r2, [r3, #8]
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	bc80      	pop	{r7}
 8007298:	4770      	bx	lr

0800729a <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 800729a:	b580      	push	{r7, lr}
 800729c:	b082      	sub	sp, #8
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a6:	4619      	mov	r1, r3
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f7ff fb63 	bl	8006974 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	461a      	mov	r2, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4619      	mov	r1, r3
 80072c0:	4610      	mov	r0, r2
 80072c2:	f7ff ff5e 	bl	8007182 <ch_pqueue_insert_behind>
 80072c6:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072dc:	4619      	mov	r1, r3
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f7ff fb48 	bl	8006974 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	461a      	mov	r2, r3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4619      	mov	r1, r3
 80072f6:	4610      	mov	r0, r2
 80072f8:	f7ff ff6a 	bl	80071d0 <ch_pqueue_insert_ahead>
 80072fc:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
	...

08007308 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 8007316:	f7ff ff82 	bl	800721e <chSysLockFromISR>
  switch (tp->state) {
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007320:	2b0c      	cmp	r3, #12
 8007322:	d82f      	bhi.n	8007384 <__sch_wakeup+0x7c>
 8007324:	a201      	add	r2, pc, #4	; (adr r2, 800732c <__sch_wakeup+0x24>)
 8007326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732a:	bf00      	nop
 800732c:	08007361 	.word	0x08007361
 8007330:	08007385 	.word	0x08007385
 8007334:	08007385 	.word	0x08007385
 8007338:	08007367 	.word	0x08007367
 800733c:	0800737b 	.word	0x0800737b
 8007340:	08007371 	.word	0x08007371
 8007344:	08007385 	.word	0x08007385
 8007348:	0800737b 	.word	0x0800737b
 800734c:	08007385 	.word	0x08007385
 8007350:	08007385 	.word	0x08007385
 8007354:	08007385 	.word	0x08007385
 8007358:	08007385 	.word	0x08007385
 800735c:	0800737b 	.word	0x0800737b
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 8007360:	f7ff ff6d 	bl	800723e <chSysUnlockFromISR>
    return;
 8007364:	e019      	b.n	800739a <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800736a:	2200      	movs	r2, #0
 800736c:	601a      	str	r2, [r3, #0]
    break;
 800736e:	e00a      	b.n	8007386 <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007374:	4618      	mov	r0, r3
 8007376:	f7ff ff82 	bl	800727e <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	4618      	mov	r0, r3
 800737e:	f7ff fed7 	bl	8007130 <ch_queue_dequeue>
    break;
 8007382:	e000      	b.n	8007386 <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 8007384:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f04f 32ff 	mov.w	r2, #4294967295
 800738c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f7ff ff83 	bl	800729a <__sch_ready_behind>
  chSysUnlockFromISR();
 8007394:	f7ff ff53 	bl	800723e <chSysUnlockFromISR>

  return;
 8007398:	bf00      	nop
}
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f7ff ff76 	bl	800729a <__sch_ready_behind>
 80073ae:	4603      	mov	r3, r0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b086      	sub	sp, #24
 80073bc:	af00      	add	r7, sp, #0
 80073be:	4603      	mov	r3, r0
 80073c0:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 80073c2:	4b10      	ldr	r3, [pc, #64]	; (8007404 <chSchGoSleepS+0x4c>)
 80073c4:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	79fa      	ldrb	r2, [r7, #7]
 80073d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7ff febe 	bl	8007158 <ch_pqueue_remove_highest>
 80073dc:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	2201      	movs	r2, #1
 80073e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80073ec:	68f9      	ldr	r1, [r7, #12]
 80073ee:	6978      	ldr	r0, [r7, #20]
 80073f0:	f7ff faf8 	bl	80069e4 <__trace_switch>
 80073f4:	68f9      	ldr	r1, [r7, #12]
 80073f6:	6978      	ldr	r0, [r7, #20]
 80073f8:	f7f8 ffe2 	bl	80003c0 <__port_switch>
}
 80073fc:	bf00      	nop
 80073fe:	3718      	adds	r7, #24
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	24000468 	.word	0x24000468

08007408 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8007408:	b580      	push	{r7, lr}
 800740a:	b08a      	sub	sp, #40	; 0x28
 800740c:	af00      	add	r7, sp, #0
 800740e:	4603      	mov	r3, r0
 8007410:	6039      	str	r1, [r7, #0]
 8007412:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 8007414:	4b14      	ldr	r3, [pc, #80]	; (8007468 <chSchGoSleepTimeoutS+0x60>)
 8007416:	68db      	ldr	r3, [r3, #12]
 8007418:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007420:	d018      	beq.n	8007454 <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8007422:	f107 000c 	add.w	r0, r7, #12
 8007426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007428:	4a10      	ldr	r2, [pc, #64]	; (800746c <chSchGoSleepTimeoutS+0x64>)
 800742a:	6839      	ldr	r1, [r7, #0]
 800742c:	f7ff fd60 	bl	8006ef0 <chVTDoSetI>
    chSchGoSleepS(newstate);
 8007430:	79fb      	ldrb	r3, [r7, #7]
 8007432:	4618      	mov	r0, r3
 8007434:	f7ff ffc0 	bl	80073b8 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8007438:	f107 030c 	add.w	r3, r7, #12
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff ff0e 	bl	800725e <chVTIsArmedI>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d009      	beq.n	800745c <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8007448:	f107 030c 	add.w	r3, r7, #12
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff fd6d 	bl	8006f2c <chVTDoResetI>
 8007452:	e003      	b.n	800745c <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 8007454:	79fb      	ldrb	r3, [r7, #7]
 8007456:	4618      	mov	r0, r3
 8007458:	f7ff ffae 	bl	80073b8 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 800745c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8007460:	4618      	mov	r0, r3
 8007462:	3728      	adds	r7, #40	; 0x28
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	24000468 	.word	0x24000468
 800746c:	08007309 	.word	0x08007309

08007470 <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 8007476:	4b0c      	ldr	r3, [pc, #48]	; (80074a8 <chSchIsPreemptionRequired+0x38>)
 8007478:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	429a      	cmp	r2, r3
 8007494:	bf8c      	ite	hi
 8007496:	2301      	movhi	r3, #1
 8007498:	2300      	movls	r3, #0
 800749a:	b2db      	uxtb	r3, r3
#endif
}
 800749c:	4618      	mov	r0, r3
 800749e:	3714      	adds	r7, #20
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bc80      	pop	{r7}
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	24000468 	.word	0x24000468

080074ac <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80074b2:	4b10      	ldr	r3, [pc, #64]	; (80074f4 <chSchDoPreemption+0x48>)
 80074b4:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	68db      	ldr	r3, [r3, #12]
 80074ba:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	4618      	mov	r0, r3
 80074c0:	f7ff fe4a 	bl	8007158 <ch_pqueue_remove_highest>
 80074c4:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 80074d4:	68b8      	ldr	r0, [r7, #8]
 80074d6:	f7ff fefb 	bl	80072d0 <__sch_ready_ahead>
 80074da:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80074dc:	68b9      	ldr	r1, [r7, #8]
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7ff fa80 	bl	80069e4 <__trace_switch>
 80074e4:	68b9      	ldr	r1, [r7, #8]
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7f8 ff6a 	bl	80003c0 <__port_switch>
}
 80074ec:	bf00      	nop
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	24000468 	.word	0x24000468

080074f8 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	601a      	str	r2, [r3, #0]
}
 8007506:	bf00      	nop
 8007508:	370c      	adds	r7, #12
 800750a:	46bd      	mov	sp, r7
 800750c:	bc80      	pop	{r7}
 800750e:	4770      	bx	lr

08007510 <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 800751e:	bf00      	nop
 8007520:	370c      	adds	r7, #12
 8007522:	46bd      	mov	sp, r7
 8007524:	bc80      	pop	{r7}
 8007526:	4770      	bx	lr

08007528 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	605a      	str	r2, [r3, #4]
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	bc80      	pop	{r7}
 8007544:	4770      	bx	lr

08007546 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	609a      	str	r2, [r3, #8]
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	bc80      	pop	{r7}
 8007568:	4770      	bx	lr

0800756a <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 800756a:	b480      	push	{r7}
 800756c:	b083      	sub	sp, #12
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	687a      	ldr	r2, [r7, #4]
 8007576:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f04f 32ff 	mov.w	r2, #4294967295
 8007584:	609a      	str	r2, [r3, #8]
}
 8007586:	bf00      	nop
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	bc80      	pop	{r7}
 800758e:	4770      	bx	lr

08007590 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8007590:	b580      	push	{r7, lr}
 8007592:	af00      	add	r7, sp, #0
  return stGetCounter();
 8007594:	f7f9 f929 	bl	80007ea <stGetCounter>
 8007598:	4603      	mov	r3, r0
}
 800759a:	4618      	mov	r0, r3
 800759c:	bd80      	pop	{r7, pc}

0800759e <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 800759e:	b580      	push	{r7, lr}
 80075a0:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 80075a2:	f7ff fff5 	bl	8007590 <port_timer_get_time>
 80075a6:	4603      	mov	r3, r0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	bd80      	pop	{r7, pc}

080075ac <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 80075ac:	b5b0      	push	{r4, r5, r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7ff ffd7 	bl	800756a <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 80075c2:	f7ff ffec 	bl	800759e <chVTGetSystemTimeX>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2200      	movs	r2, #0
 80075ca:	461c      	mov	r4, r3
 80075cc:	4615      	mov	r5, r2
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 80075d4:	bf00      	nop
 80075d6:	3708      	adds	r7, #8
 80075d8:	46bd      	mov	sp, r7
 80075da:	bdb0      	pop	{r4, r5, r7, pc}

080075dc <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7ff ff9e 	bl	8007528 <ch_queue_init>
}
 80075ec:	bf00      	nop
 80075ee:	3708      	adds	r7, #8
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
}
 80075fc:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 80075fe:	e7fd      	b.n	80075fc <__idle_thread+0x8>

08007600 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8007600:	b580      	push	{r7, lr}
 8007602:	b08a      	sub	sp, #40	; 0x28
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 800760e:	4a2c      	ldr	r2, [pc, #176]	; (80076c0 <chInstanceObjectInit+0xc0>)
 8007610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800761e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	683a      	ldr	r2, [r7, #0]
 8007624:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 fcb8 	bl	8007f9c <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4618      	mov	r0, r3
 8007630:	f7ff ff89 	bl	8007546 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	3328      	adds	r3, #40	; 0x28
 8007638:	4618      	mov	r0, r3
 800763a:	f7ff ffcf 	bl	80075dc <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	3334      	adds	r3, #52	; 0x34
 8007642:	4618      	mov	r0, r3
 8007644:	f7ff ff58 	bl	80074f8 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	3310      	adds	r3, #16
 800764c:	4618      	mov	r0, r3
 800764e:	f7ff ffad 	bl	80075ac <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	3384      	adds	r3, #132	; 0x84
 8007656:	4618      	mov	r0, r3
 8007658:	f7ff ff5a 	bl	8007510 <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	3388      	adds	r3, #136	; 0x88
 8007660:	4618      	mov	r0, r3
 8007662:	f7ff f95d 	bl	8006920 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800766c:	2380      	movs	r3, #128	; 0x80
 800766e:	4a15      	ldr	r2, [pc, #84]	; (80076c4 <chInstanceObjectInit+0xc4>)
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 f905 	bl	8007880 <__thd_object_init>
 8007676:	4602      	mov	r2, r0
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	683a      	ldr	r2, [r7, #0]
 8007682:	6852      	ldr	r2, [r2, #4]
 8007684:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8007690:	4b0d      	ldr	r3, [pc, #52]	; (80076c8 <chInstanceObjectInit+0xc8>)
 8007692:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 8007698:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	2301      	movs	r3, #1
 80076a2:	61bb      	str	r3, [r7, #24]
 80076a4:	4b09      	ldr	r3, [pc, #36]	; (80076cc <chInstanceObjectInit+0xcc>)
 80076a6:	61fb      	str	r3, [r7, #28]
 80076a8:	2300      	movs	r3, #0
 80076aa:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 80076ac:	f107 030c 	add.w	r3, r7, #12
 80076b0:	4618      	mov	r0, r3
 80076b2:	f000 f953 	bl	800795c <chThdCreateI>
  }
#endif
}
 80076b6:	bf00      	nop
 80076b8:	3728      	adds	r7, #40	; 0x28
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	2400045c 	.word	0x2400045c
 80076c4:	080088b4 	.word	0x080088b4
 80076c8:	08008278 	.word	0x08008278
 80076cc:	080075f5 	.word	0x080075f5

080076d0 <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	601a      	str	r2, [r3, #0]
}
 80076de:	bf00      	nop
 80076e0:	370c      	adds	r7, #12
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bc80      	pop	{r7}
 80076e6:	4770      	bx	lr

080076e8 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	429a      	cmp	r2, r3
 80076f8:	bf14      	ite	ne
 80076fa:	2301      	movne	r3, #1
 80076fc:	2300      	moveq	r3, #0
 80076fe:	b2db      	uxtb	r3, r3
}
 8007700:	4618      	mov	r0, r3
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	bc80      	pop	{r7}
 8007708:	4770      	bx	lr

0800770a <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 800770a:	b480      	push	{r7}
 800770c:	b085      	sub	sp, #20
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	601a      	str	r2, [r3, #0]
  return p;
 8007720:	68fb      	ldr	r3, [r7, #12]
}
 8007722:	4618      	mov	r0, r3
 8007724:	3714      	adds	r7, #20
 8007726:	46bd      	mov	sp, r7
 8007728:	bc80      	pop	{r7}
 800772a:	4770      	bx	lr

0800772c <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	605a      	str	r2, [r3, #4]
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	bc80      	pop	{r7}
 8007748:	4770      	bx	lr

0800774a <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 800774a:	b480      	push	{r7}
 800774c:	b083      	sub	sp, #12
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	429a      	cmp	r2, r3
 800775a:	bf14      	ite	ne
 800775c:	2301      	movne	r3, #1
 800775e:	2300      	moveq	r3, #0
 8007760:	b2db      	uxtb	r3, r3
}
 8007762:	4618      	mov	r0, r3
 8007764:	370c      	adds	r7, #12
 8007766:	46bd      	mov	sp, r7
 8007768:	bc80      	pop	{r7}
 800776a:	4770      	bx	lr

0800776c <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	683a      	ldr	r2, [r7, #0]
 800778a:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	605a      	str	r2, [r3, #4]
}
 8007792:	bf00      	nop
 8007794:	370c      	adds	r7, #12
 8007796:	46bd      	mov	sp, r7
 8007798:	bc80      	pop	{r7}
 800779a:	4770      	bx	lr

0800779c <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 800779c:	b480      	push	{r7}
 800779e:	b085      	sub	sp, #20
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	605a      	str	r2, [r3, #4]
  return p;
 80077ba:	68fb      	ldr	r3, [r7, #12]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3714      	adds	r7, #20
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bc80      	pop	{r7}
 80077c4:	4770      	bx	lr

080077c6 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 80077c6:	b480      	push	{r7}
 80077c8:	b083      	sub	sp, #12
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	6812      	ldr	r2, [r2, #0]
 80077d6:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	6852      	ldr	r2, [r2, #4]
 80077e0:	605a      	str	r2, [r3, #4]
  return p;
 80077e2:	687b      	ldr	r3, [r7, #4]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bc80      	pop	{r7}
 80077ec:	4770      	bx	lr

080077ee <chSysLock>:
static inline void chSysLock(void) {
 80077ee:	b480      	push	{r7}
 80077f0:	b083      	sub	sp, #12
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	2330      	movs	r3, #48	; 0x30
 80077f6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f383 8811 	msr	BASEPRI, r3
}
 80077fe:	bf00      	nop
}
 8007800:	bf00      	nop
}
 8007802:	bf00      	nop
 8007804:	370c      	adds	r7, #12
 8007806:	46bd      	mov	sp, r7
 8007808:	bc80      	pop	{r7}
 800780a:	4770      	bx	lr

0800780c <chSysUnlock>:
static inline void chSysUnlock(void) {
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	2300      	movs	r3, #0
 8007814:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f383 8811 	msr	BASEPRI, r3
}
 800781c:	bf00      	nop
}
 800781e:	bf00      	nop
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	bc80      	pop	{r7}
 8007828:	4770      	bx	lr
	...

0800782c <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8007830:	4b02      	ldr	r3, [pc, #8]	; (800783c <chThdGetSelfX+0x10>)
 8007832:	68db      	ldr	r3, [r3, #12]
}
 8007834:	4618      	mov	r0, r3
 8007836:	46bd      	mov	sp, r7
 8007838:	bc80      	pop	{r7}
 800783a:	4770      	bx	lr
 800783c:	24000468 	.word	0x24000468

08007840 <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 8007840:	b580      	push	{r7, lr}
 8007842:	b082      	sub	sp, #8
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8007848:	6879      	ldr	r1, [r7, #4]
 800784a:	2008      	movs	r0, #8
 800784c:	f7ff fddc 	bl	8007408 <chSchGoSleepTimeoutS>
}
 8007850:	bf00      	nop
 8007852:	3708      	adds	r7, #8
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4618      	mov	r0, r3
 8007866:	f7ff ff99 	bl	800779c <ch_queue_fifo_remove>
 800786a:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	683a      	ldr	r2, [r7, #0]
 8007870:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f7ff fd94 	bl	80073a0 <chSchReadyI>
}
 8007878:	bf00      	nop
 800787a:	3710      	adds	r7, #16
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8007880:	b580      	push	{r7, lr}
 8007882:	b084      	sub	sp, #16
 8007884:	af00      	add	r7, sp, #0
 8007886:	60f8      	str	r0, [r7, #12]
 8007888:	60b9      	str	r1, [r7, #8]
 800788a:	607a      	str	r2, [r7, #4]
 800788c:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2202      	movs	r2, #2
 8007898:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	2200      	movs	r2, #0
 80078a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	2200      	movs	r2, #0
 80078b4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	2200      	movs	r2, #0
 80078ba:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	3310      	adds	r3, #16
 80078d4:	4619      	mov	r1, r3
 80078d6:	4610      	mov	r0, r2
 80078d8:	f7ff ff48 	bl	800776c <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	332c      	adds	r3, #44	; 0x2c
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7ff fef5 	bl	80076d0 <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	3330      	adds	r3, #48	; 0x30
 80078ea:	4618      	mov	r0, r3
 80078ec:	f7ff ff1e 	bl	800772c <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 80078f0:	68bb      	ldr	r3, [r7, #8]
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3710      	adds	r7, #16
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
	...

080078fc <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	3b48      	subs	r3, #72	; 0x48
 800790a:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685a      	ldr	r2, [r3, #4]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	60da      	str	r2, [r3, #12]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	691a      	ldr	r2, [r3, #16]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	601a      	str	r2, [r3, #0]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	695a      	ldr	r2, [r3, #20]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	605a      	str	r2, [r3, #4]
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	4a07      	ldr	r2, [pc, #28]	; (8007954 <chThdCreateSuspendedI+0x58>)
 8007938:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	68f9      	ldr	r1, [r7, #12]
 8007944:	4804      	ldr	r0, [pc, #16]	; (8007958 <chThdCreateSuspendedI+0x5c>)
 8007946:	f7ff ff9b 	bl	8007880 <__thd_object_init>
 800794a:	4603      	mov	r3, r0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3710      	adds	r7, #16
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	080003d1 	.word	0x080003d1
 8007958:	24000468 	.word	0x24000468

0800795c <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7ff ffc9 	bl	80078fc <chThdCreateSuspendedI>
 800796a:	4603      	mov	r3, r0
 800796c:	4618      	mov	r0, r3
 800796e:	f7ff fd17 	bl	80073a0 <chSchReadyI>
 8007972:	4603      	mov	r3, r0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007984:	f7ff ff33 	bl	80077ee <chSysLock>
  chThdExitS(msg);
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f000 f804 	bl	8007996 <chThdExitS>
  /* The thread never returns here.*/
}
 800798e:	bf00      	nop
 8007990:	3708      	adds	r7, #8
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8007996:	b580      	push	{r7, lr}
 8007998:	b084      	sub	sp, #16
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 800799e:	f7ff ff45 	bl	800782c <chThdGetSelfX>
 80079a2:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80079aa:	e008      	b.n	80079be <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	332c      	adds	r3, #44	; 0x2c
 80079b0:	4618      	mov	r0, r3
 80079b2:	f7ff feaa 	bl	800770a <ch_list_unlink>
 80079b6:	4603      	mov	r3, r0
 80079b8:	4618      	mov	r0, r3
 80079ba:	f7ff fcf1 	bl	80073a0 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	332c      	adds	r3, #44	; 0x2c
 80079c2:	4618      	mov	r0, r3
 80079c4:	f7ff fe90 	bl	80076e8 <ch_list_notempty>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1ee      	bne.n	80079ac <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	bf0c      	ite	eq
 80079d8:	2301      	moveq	r3, #1
 80079da:	2300      	movne	r3, #0
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d010      	beq.n	8007a04 <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80079e8:	f003 0303 	and.w	r3, r3, #3
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	bf0c      	ite	eq
 80079f0:	2301      	moveq	r3, #1
 80079f2:	2300      	movne	r3, #0
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d004      	beq.n	8007a04 <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	3310      	adds	r3, #16
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7ff fee1 	bl	80077c6 <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8007a04:	200f      	movs	r0, #15
 8007a06:	f7ff fcd7 	bl	80073b8 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 8007a0a:	bf00      	nop
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b082      	sub	sp, #8
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007a1a:	f7ff fee8 	bl	80077ee <chSysLock>
  chThdSleepS(time);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f7ff ff0e 	bl	8007840 <chThdSleepS>
  chSysUnlock();
 8007a24:	f7ff fef2 	bl	800780c <chSysUnlock>
}
 8007a28:	bf00      	nop
 8007a2a:	3708      	adds	r7, #8
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00b      	beq.n	8007a5a <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	683a      	ldr	r2, [r7, #0]
 8007a52:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8007a54:	68f8      	ldr	r0, [r7, #12]
 8007a56:	f7ff fca3 	bl	80073a0 <chSchReadyI>
  }
}
 8007a5a:	bf00      	nop
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b084      	sub	sp, #16
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 8007a6c:	f7ff fede 	bl	800782c <chThdGetSelfX>
 8007a70:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	bf0c      	ite	eq
 8007a78:	2301      	moveq	r3, #1
 8007a7a:	2300      	movne	r3, #0
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8007a82:	f04f 33ff 	mov.w	r3, #4294967295
 8007a86:	e009      	b.n	8007a9c <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	68f9      	ldr	r1, [r7, #12]
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7ff fe6d 	bl	800776c <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8007a92:	6839      	ldr	r1, [r7, #0]
 8007a94:	2004      	movs	r0, #4
 8007a96:	f7ff fcb7 	bl	8007408 <chSchGoSleepTimeoutS>
 8007a9a:	4603      	mov	r3, r0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b082      	sub	sp, #8
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7ff fe4a 	bl	800774a <ch_queue_notempty>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d003      	beq.n	8007ac4 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 8007abc:	6839      	ldr	r1, [r7, #0]
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f7ff feca 	bl	8007858 <chThdDoDequeueNextI>
  }
}
 8007ac4:	bf00      	nop
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 8007acc:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8007ad0:	b085      	sub	sp, #20
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	60f8      	str	r0, [r7, #12]
 8007ad6:	60b9      	str	r1, [r7, #8]
 8007ad8:	607a      	str	r2, [r7, #4]

  tmp->n++;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	1c5a      	adds	r2, r3, #1
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	1ad2      	subs	r2, r2, r3
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	1ad2      	subs	r2, r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007afa:	68f9      	ldr	r1, [r7, #12]
 8007afc:	6889      	ldr	r1, [r1, #8]
 8007afe:	2000      	movs	r0, #0
 8007b00:	460c      	mov	r4, r1
 8007b02:	4605      	mov	r5, r0
 8007b04:	eb12 0804 	adds.w	r8, r2, r4
 8007b08:	eb43 0905 	adc.w	r9, r3, r5
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	689a      	ldr	r2, [r3, #8]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d903      	bls.n	8007b26 <tm_stop+0x5a>
    tmp->worst = tmp->last;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	689a      	ldr	r2, [r3, #8]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	689a      	ldr	r2, [r3, #8]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d203      	bcs.n	8007b3a <tm_stop+0x6e>
    tmp->best = tmp->last;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	689a      	ldr	r2, [r3, #8]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	601a      	str	r2, [r3, #0]
  }
}
 8007b3a:	bf00      	nop
 8007b3c:	3714      	adds	r7, #20
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8007b44:	4770      	bx	lr

08007b46 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8007b46:	b480      	push	{r7}
 8007b48:	b083      	sub	sp, #12
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f04f 32ff 	mov.w	r2, #4294967295
 8007b54:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8007b68:	6879      	ldr	r1, [r7, #4]
 8007b6a:	f04f 0200 	mov.w	r2, #0
 8007b6e:	f04f 0300 	mov.w	r3, #0
 8007b72:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8007b76:	bf00      	nop
 8007b78:	370c      	adds	r7, #12
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bc80      	pop	{r7}
 8007b7e:	4770      	bx	lr

08007b80 <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 8007b88:	4b04      	ldr	r3, [pc, #16]	; (8007b9c <chTMStartMeasurementX+0x1c>)
 8007b8a:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	609a      	str	r2, [r3, #8]
}
 8007b90:	bf00      	nop
 8007b92:	370c      	adds	r7, #12
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bc80      	pop	{r7}
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	e0001000 	.word	0xe0001000

08007ba0 <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b082      	sub	sp, #8
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	4b05      	ldr	r3, [pc, #20]	; (8007bc0 <chTMStopMeasurementX+0x20>)
 8007baa:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8007bac:	4a05      	ldr	r2, [pc, #20]	; (8007bc4 <chTMStopMeasurementX+0x24>)
 8007bae:	6892      	ldr	r2, [r2, #8]
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f7ff ff8a 	bl	8007acc <tm_stop>
}
 8007bb8:	bf00      	nop
 8007bba:	3708      	adds	r7, #8
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	e0001000 	.word	0xe0001000
 8007bc4:	2400045c 	.word	0x2400045c

08007bc8 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	605a      	str	r2, [r3, #4]
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bc80      	pop	{r7}
 8007be4:	4770      	bx	lr

08007be6 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b082      	sub	sp, #8
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f7ff ffe9 	bl	8007bc8 <ch_queue_init>
  mp->owner = NULL;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8007bfc:	bf00      	nop
 8007bfe:	3708      	adds	r7, #8
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	431a      	orrs	r2, r3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007c20:	2b0a      	cmp	r3, #10
 8007c22:	d106      	bne.n	8007c32 <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c2c:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10d      	bne.n	8007c4e <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8007c38:	2b0b      	cmp	r3, #11
 8007c3a:	d10e      	bne.n	8007c5a <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c44:	401a      	ands	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d105      	bne.n	8007c5a <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f7ff fba3 	bl	80073a0 <chSchReadyI>
  }
}
 8007c5a:	bf00      	nop
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b084      	sub	sp, #16
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
 8007c6a:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8007c72:	e019      	b.n	8007ca8 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	68da      	ldr	r2, [r3, #12]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	431a      	orrs	r2, r3
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d005      	beq.n	8007c92 <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	691a      	ldr	r2, [r3, #16]
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d007      	beq.n	8007ca2 <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	685a      	ldr	r2, [r3, #4]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	4610      	mov	r0, r2
 8007c9e:	f7ff ffb1 	bl	8007c04 <chEvtSignalI>
    }
    elp = elp->next;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d1e1      	bne.n	8007c74 <chEvtBroadcastFlagsI+0x12>
  }
}
 8007cb0:	bf00      	nop
 8007cb2:	bf00      	nop
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <chSysLock>:
static inline void chSysLock(void) {
 8007cba:	b480      	push	{r7}
 8007cbc:	b083      	sub	sp, #12
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	2330      	movs	r3, #48	; 0x30
 8007cc2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f383 8811 	msr	BASEPRI, r3
}
 8007cca:	bf00      	nop
}
 8007ccc:	bf00      	nop
}
 8007cce:	bf00      	nop
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bc80      	pop	{r7}
 8007cd6:	4770      	bx	lr

08007cd8 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	2300      	movs	r3, #0
 8007ce0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f383 8811 	msr	BASEPRI, r3
}
 8007ce8:	bf00      	nop
}
 8007cea:	bf00      	nop
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bc80      	pop	{r7}
 8007cf4:	4770      	bx	lr
	...

08007cf8 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 8007cf8:	b480      	push	{r7}
 8007cfa:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8007cfc:	4b04      	ldr	r3, [pc, #16]	; (8007d10 <__core_init+0x18>)
 8007cfe:	4a05      	ldr	r2, [pc, #20]	; (8007d14 <__core_init+0x1c>)
 8007d00:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8007d02:	4b03      	ldr	r3, [pc, #12]	; (8007d10 <__core_init+0x18>)
 8007d04:	4a04      	ldr	r2, [pc, #16]	; (8007d18 <__core_init+0x20>)
 8007d06:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8007d08:	bf00      	nop
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bc80      	pop	{r7}
 8007d0e:	4770      	bx	lr
 8007d10:	24000e28 	.word	0x24000e28
 8007d14:	240012a8 	.word	0x240012a8
 8007d18:	24080000 	.word	0x24080000

08007d1c <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8007d1c:	b480      	push	{r7}
 8007d1e:	b087      	sub	sp, #28
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8007d28:	4b11      	ldr	r3, [pc, #68]	; (8007d70 <chCoreAllocFromTopI+0x54>)
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	425b      	negs	r3, r3
 8007d30:	4413      	add	r3, r2
 8007d32:	461a      	mov	r2, r3
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	425b      	negs	r3, r3
 8007d38:	4013      	ands	r3, r2
 8007d3a:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	425b      	negs	r3, r3
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	4413      	add	r3, r2
 8007d44:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8007d46:	4b0a      	ldr	r3, [pc, #40]	; (8007d70 <chCoreAllocFromTopI+0x54>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d304      	bcc.n	8007d5a <chCoreAllocFromTopI+0x3e>
 8007d50:	4b07      	ldr	r3, [pc, #28]	; (8007d70 <chCoreAllocFromTopI+0x54>)
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d901      	bls.n	8007d5e <chCoreAllocFromTopI+0x42>
    return NULL;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	e003      	b.n	8007d66 <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 8007d5e:	4a04      	ldr	r2, [pc, #16]	; (8007d70 <chCoreAllocFromTopI+0x54>)
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	6053      	str	r3, [r2, #4]

  return p;
 8007d64:	697b      	ldr	r3, [r7, #20]
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	371c      	adds	r7, #28
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bc80      	pop	{r7}
 8007d6e:	4770      	bx	lr
 8007d70:	24000e28 	.word	0x24000e28

08007d74 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8007d80:	f7ff ff9b 	bl	8007cba <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	68b9      	ldr	r1, [r7, #8]
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f7ff ffc7 	bl	8007d1c <chCoreAllocFromTopI>
 8007d8e:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8007d90:	f7ff ffa2 	bl	8007cd8 <chSysUnlock>

  return p;
 8007d94:	697b      	ldr	r3, [r7, #20]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3718      	adds	r7, #24
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
	...

08007da0 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8007da0:	b580      	push	{r7, lr}
 8007da2:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8007da4:	4b06      	ldr	r3, [pc, #24]	; (8007dc0 <__heap_init+0x20>)
 8007da6:	4a07      	ldr	r2, [pc, #28]	; (8007dc4 <__heap_init+0x24>)
 8007da8:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 8007daa:	4b05      	ldr	r3, [pc, #20]	; (8007dc0 <__heap_init+0x20>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 8007db0:	4b03      	ldr	r3, [pc, #12]	; (8007dc0 <__heap_init+0x20>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8007db6:	4804      	ldr	r0, [pc, #16]	; (8007dc8 <__heap_init+0x28>)
 8007db8:	f7ff ff15 	bl	8007be6 <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 8007dbc:	bf00      	nop
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	24000e30 	.word	0x24000e30
 8007dc4:	08007d75 	.word	0x08007d75
 8007dc8:	24000e3c 	.word	0x24000e3c

08007dcc <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8007dcc:	b480      	push	{r7}
 8007dce:	b085      	sub	sp, #20
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	607a      	str	r2, [r7, #4]
 8007dd8:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	68ba      	ldr	r2, [r7, #8]
 8007de4:	605a      	str	r2, [r3, #4]
  mp->align = align;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	60da      	str	r2, [r3, #12]
}
 8007df2:	bf00      	nop
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bc80      	pop	{r7}
 8007dfa:	4770      	bx	lr

08007dfc <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8007e06:	2200      	movs	r2, #0
 8007e08:	6839      	ldr	r1, [r7, #0]
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7ff ff86 	bl	8007d1c <chCoreAllocFromTopI>
 8007e10:	4603      	mov	r3, r0
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3708      	adds	r7, #8
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b084      	sub	sp, #16
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	60f8      	str	r0, [r7, #12]
 8007e22:	60b9      	str	r1, [r7, #8]
 8007e24:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2204      	movs	r2, #4
 8007e2a:	68b9      	ldr	r1, [r7, #8]
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f7ff ffcd 	bl	8007dcc <chPoolObjectInitAligned>
}
 8007e32:	bf00      	nop
 8007e34:	3710      	adds	r7, #16
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}

08007e3a <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 8007e3a:	b480      	push	{r7}
 8007e3c:	b083      	sub	sp, #12
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	601a      	str	r2, [r3, #0]
}
 8007e48:	bf00      	nop
 8007e4a:	370c      	adds	r7, #12
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bc80      	pop	{r7}
 8007e50:	4770      	bx	lr
	...

08007e54 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8007e54:	b580      	push	{r7, lr}
 8007e56:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8007e58:	4810      	ldr	r0, [pc, #64]	; (8007e9c <__factory_init+0x48>)
 8007e5a:	f7ff fec4 	bl	8007be6 <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 8007e5e:	4810      	ldr	r0, [pc, #64]	; (8007ea0 <__factory_init+0x4c>)
 8007e60:	f7ff ffeb 	bl	8007e3a <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 8007e64:	4a0f      	ldr	r2, [pc, #60]	; (8007ea4 <__factory_init+0x50>)
 8007e66:	2114      	movs	r1, #20
 8007e68:	480f      	ldr	r0, [pc, #60]	; (8007ea8 <__factory_init+0x54>)
 8007e6a:	f7ff ffd6 	bl	8007e1a <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 8007e6e:	480f      	ldr	r0, [pc, #60]	; (8007eac <__factory_init+0x58>)
 8007e70:	f7ff ffe3 	bl	8007e3a <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 8007e74:	480e      	ldr	r0, [pc, #56]	; (8007eb0 <__factory_init+0x5c>)
 8007e76:	f7ff ffe0 	bl	8007e3a <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 8007e7a:	4a0a      	ldr	r2, [pc, #40]	; (8007ea4 <__factory_init+0x50>)
 8007e7c:	211c      	movs	r1, #28
 8007e7e:	480d      	ldr	r0, [pc, #52]	; (8007eb4 <__factory_init+0x60>)
 8007e80:	f7ff ffcb 	bl	8007e1a <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 8007e84:	480c      	ldr	r0, [pc, #48]	; (8007eb8 <__factory_init+0x64>)
 8007e86:	f7ff ffd8 	bl	8007e3a <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 8007e8a:	480c      	ldr	r0, [pc, #48]	; (8007ebc <__factory_init+0x68>)
 8007e8c:	f7ff ffd5 	bl	8007e3a <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8007e90:	480b      	ldr	r0, [pc, #44]	; (8007ec0 <__factory_init+0x6c>)
 8007e92:	f7ff ffd2 	bl	8007e3a <dyn_list_init>
#endif
}
 8007e96:	bf00      	nop
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	24000e4c 	.word	0x24000e4c
 8007ea0:	24000e5c 	.word	0x24000e5c
 8007ea4:	08007dfd 	.word	0x08007dfd
 8007ea8:	24000e60 	.word	0x24000e60
 8007eac:	24000e70 	.word	0x24000e70
 8007eb0:	24000e74 	.word	0x24000e74
 8007eb4:	24000e78 	.word	0x24000e78
 8007eb8:	24000e88 	.word	0x24000e88
 8007ebc:	24000e8c 	.word	0x24000e8c
 8007ec0:	24000e90 	.word	0x24000e90

08007ec4 <__NVIC_SetPriorityGrouping>:
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f003 0307 	and.w	r3, r3, #7
 8007ed2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ed4:	4b0b      	ldr	r3, [pc, #44]	; (8007f04 <__NVIC_SetPriorityGrouping+0x40>)
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007eda:	68ba      	ldr	r2, [r7, #8]
 8007edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007eec:	4b06      	ldr	r3, [pc, #24]	; (8007f08 <__NVIC_SetPriorityGrouping+0x44>)
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ef2:	4a04      	ldr	r2, [pc, #16]	; (8007f04 <__NVIC_SetPriorityGrouping+0x40>)
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	60d3      	str	r3, [r2, #12]
}
 8007ef8:	bf00      	nop
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bc80      	pop	{r7}
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	e000ed00 	.word	0xe000ed00
 8007f08:	05fa0000 	.word	0x05fa0000

08007f0c <__NVIC_SetPriority>:
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	4603      	mov	r3, r0
 8007f14:	6039      	str	r1, [r7, #0]
 8007f16:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007f18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	db0a      	blt.n	8007f36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	490c      	ldr	r1, [pc, #48]	; (8007f58 <__NVIC_SetPriority+0x4c>)
 8007f26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f2a:	0112      	lsls	r2, r2, #4
 8007f2c:	b2d2      	uxtb	r2, r2
 8007f2e:	440b      	add	r3, r1
 8007f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007f34:	e00a      	b.n	8007f4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	b2da      	uxtb	r2, r3
 8007f3a:	4908      	ldr	r1, [pc, #32]	; (8007f5c <__NVIC_SetPriority+0x50>)
 8007f3c:	88fb      	ldrh	r3, [r7, #6]
 8007f3e:	f003 030f 	and.w	r3, r3, #15
 8007f42:	3b04      	subs	r3, #4
 8007f44:	0112      	lsls	r2, r2, #4
 8007f46:	b2d2      	uxtb	r2, r2
 8007f48:	440b      	add	r3, r1
 8007f4a:	761a      	strb	r2, [r3, #24]
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bc80      	pop	{r7}
 8007f54:	4770      	bx	lr
 8007f56:	bf00      	nop
 8007f58:	e000e100 	.word	0xe000e100
 8007f5c:	e000ed00 	.word	0xe000ed00

08007f60 <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8007f66:	f3ef 8309 	mrs	r3, PSP
 8007f6a:	603b      	str	r3, [r7, #0]
  return(result);
 8007f6c:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 8007f6e:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	3320      	adds	r3, #32
 8007f74:	60fb      	str	r3, [r7, #12]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f383 8809 	msr	PSP, r3
}
 8007f80:	bf00      	nop
 8007f82:	2300      	movs	r3, #0
 8007f84:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f383 8811 	msr	BASEPRI, r3
}
 8007f8c:	bf00      	nop
 8007f8e:	bf00      	nop
}
 8007f90:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8007f92:	bf00      	nop
 8007f94:	3714      	adds	r7, #20
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bc80      	pop	{r7}
 8007f9a:	4770      	bx	lr

08007f9c <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	2330      	movs	r3, #48	; 0x30
 8007fa6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f383 8811 	msr	BASEPRI, r3
}
 8007fae:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8007fb0:	b662      	cpsie	i
}
 8007fb2:	bf00      	nop
}
 8007fb4:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 8007fb6:	2003      	movs	r0, #3
 8007fb8:	f7ff ff84 	bl	8007ec4 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8007fbc:	4b0e      	ldr	r3, [pc, #56]	; (8007ff8 <port_init+0x5c>)
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	4a0d      	ldr	r2, [pc, #52]	; (8007ff8 <port_init+0x5c>)
 8007fc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007fc6:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8007fc8:	4b0c      	ldr	r3, [pc, #48]	; (8007ffc <port_init+0x60>)
 8007fca:	4a0d      	ldr	r2, [pc, #52]	; (8008000 <port_init+0x64>)
 8007fcc:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8007fd0:	4b0a      	ldr	r3, [pc, #40]	; (8007ffc <port_init+0x60>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a09      	ldr	r2, [pc, #36]	; (8007ffc <port_init+0x60>)
 8007fd6:	f043 0301 	orr.w	r3, r3, #1
 8007fda:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 8007fdc:	2102      	movs	r1, #2
 8007fde:	f06f 0004 	mvn.w	r0, #4
 8007fe2:	f7ff ff93 	bl	8007f0c <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 8007fe6:	2103      	movs	r1, #3
 8007fe8:	f06f 0001 	mvn.w	r0, #1
 8007fec:	f7ff ff8e 	bl	8007f0c <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8007ff0:	bf00      	nop
 8007ff2:	3710      	adds	r7, #16
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	e000edf0 	.word	0xe000edf0
 8007ffc:	e0001000 	.word	0xe0001000
 8008000:	c5acce55 	.word	0xc5acce55

08008004 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8008004:	b580      	push	{r7, lr}
 8008006:	b086      	sub	sp, #24
 8008008:	af00      	add	r7, sp, #0
 800800a:	2330      	movs	r3, #48	; 0x30
 800800c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f383 8811 	msr	BASEPRI, r3
}
 8008014:	bf00      	nop
}
 8008016:	bf00      	nop
}
 8008018:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800801a:	4b19      	ldr	r3, [pc, #100]	; (8008080 <__port_irq_epilogue+0x7c>)
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008022:	2b00      	cmp	r3, #0
 8008024:	d020      	beq.n	8008068 <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8008026:	f3ef 8309 	mrs	r3, PSP
 800802a:	607b      	str	r3, [r7, #4]
  return(result);
 800802c:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 800802e:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	3b20      	subs	r3, #32
 8008034:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008040:	61da      	str	r2, [r3, #28]
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f383 8809 	msr	PSP, r3
}
 800804c:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800804e:	f7ff fa0f 	bl	8007470 <chSchIsPreemptionRequired>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d003      	beq.n	8008060 <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8008058:	4a0a      	ldr	r2, [pc, #40]	; (8008084 <__port_irq_epilogue+0x80>)
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 800805e:	e00b      	b.n	8008078 <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8008060:	4a09      	ldr	r2, [pc, #36]	; (8008088 <__port_irq_epilogue+0x84>)
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	619a      	str	r2, [r3, #24]
    return;
 8008066:	e007      	b.n	8008078 <__port_irq_epilogue+0x74>
 8008068:	2300      	movs	r3, #0
 800806a:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	f383 8811 	msr	BASEPRI, r3
}
 8008072:	bf00      	nop
}
 8008074:	bf00      	nop
}
 8008076:	bf00      	nop
  }
  port_unlock_from_isr();
}
 8008078:	3718      	adds	r7, #24
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	e000ed00 	.word	0xe000ed00
 8008084:	080003e3 	.word	0x080003e3
 8008088:	080003e6 	.word	0x080003e6

0800808c <sai_test_callback>:
static volatile uint32_t dma_error_count = 0U;
static volatile uint32_t sai_error_flags = 0U;

static uint32_t sai_tx_buffer[SAI_DMA_ITEMS];

static void sai_test_callback(SAIDriver *saip, bool half) {
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	460b      	mov	r3, r1
 8008096:	70fb      	strb	r3, [r7, #3]
  (void)saip;

  if (half) {
 8008098:	78fb      	ldrb	r3, [r7, #3]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00b      	beq.n	80080b6 <sai_test_callback+0x2a>
    ht_count++;
 800809e:	4b0e      	ldr	r3, [pc, #56]	; (80080d8 <sai_test_callback+0x4c>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	3301      	adds	r3, #1
 80080a4:	4a0c      	ldr	r2, [pc, #48]	; (80080d8 <sai_test_callback+0x4c>)
 80080a6:	6013      	str	r3, [r2, #0]
    palToggleLine(LINE_DBG_HT);
 80080a8:	4b0c      	ldr	r3, [pc, #48]	; (80080dc <sai_test_callback+0x50>)
 80080aa:	695b      	ldr	r3, [r3, #20]
 80080ac:	4a0b      	ldr	r2, [pc, #44]	; (80080dc <sai_test_callback+0x50>)
 80080ae:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 80080b2:	6153      	str	r3, [r2, #20]
  }
  else {
    tc_count++;
    palToggleLine(LINE_DBG_TC);
  }
}
 80080b4:	e00a      	b.n	80080cc <sai_test_callback+0x40>
    tc_count++;
 80080b6:	4b0a      	ldr	r3, [pc, #40]	; (80080e0 <sai_test_callback+0x54>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3301      	adds	r3, #1
 80080bc:	4a08      	ldr	r2, [pc, #32]	; (80080e0 <sai_test_callback+0x54>)
 80080be:	6013      	str	r3, [r2, #0]
    palToggleLine(LINE_DBG_TC);
 80080c0:	4b06      	ldr	r3, [pc, #24]	; (80080dc <sai_test_callback+0x50>)
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	4a05      	ldr	r2, [pc, #20]	; (80080dc <sai_test_callback+0x50>)
 80080c6:	f483 7380 	eor.w	r3, r3, #256	; 0x100
 80080ca:	6153      	str	r3, [r2, #20]
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bc80      	pop	{r7}
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	24000e94 	.word	0x24000e94
 80080dc:	58021c00 	.word	0x58021c00
 80080e0:	24000e98 	.word	0x24000e98

080080e4 <sai_dma_error_hook>:

void sai_dma_error_hook(SAIDriver *saip) {
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  (void)saip;
  dma_error_count++;
 80080ec:	4b04      	ldr	r3, [pc, #16]	; (8008100 <sai_dma_error_hook+0x1c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	3301      	adds	r3, #1
 80080f2:	4a03      	ldr	r2, [pc, #12]	; (8008100 <sai_dma_error_hook+0x1c>)
 80080f4:	6013      	str	r3, [r2, #0]
}
 80080f6:	bf00      	nop
 80080f8:	370c      	adds	r7, #12
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bc80      	pop	{r7}
 80080fe:	4770      	bx	lr
 8008100:	24000e9c 	.word	0x24000e9c

08008104 <sai_gpio_init>:

static void sai_gpio_init(void) {
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
  palSetLineMode(LINE_SAI2A_SCK, PAL_MODE_ALTERNATE(10) | PAL_STM32_OSPEED_HIGHEST);
 8008108:	f240 521a 	movw	r2, #1306	; 0x51a
 800810c:	2120      	movs	r1, #32
 800810e:	4811      	ldr	r0, [pc, #68]	; (8008154 <sai_gpio_init+0x50>)
 8008110:	f7fb fcea 	bl	8003ae8 <_pal_lld_setgroupmode>
  palSetLineMode(LINE_SAI2A_FS,  PAL_MODE_ALTERNATE(10) | PAL_STM32_OSPEED_HIGHEST);
 8008114:	f240 521a 	movw	r2, #1306	; 0x51a
 8008118:	2180      	movs	r1, #128	; 0x80
 800811a:	480e      	ldr	r0, [pc, #56]	; (8008154 <sai_gpio_init+0x50>)
 800811c:	f7fb fce4 	bl	8003ae8 <_pal_lld_setgroupmode>
  palSetLineMode(LINE_SAI2A_SD,  PAL_MODE_ALTERNATE(10) | PAL_STM32_OSPEED_HIGHEST);
 8008120:	f240 521a 	movw	r2, #1306	; 0x51a
 8008124:	2140      	movs	r1, #64	; 0x40
 8008126:	480b      	ldr	r0, [pc, #44]	; (8008154 <sai_gpio_init+0x50>)
 8008128:	f7fb fcde 	bl	8003ae8 <_pal_lld_setgroupmode>

  palSetLineMode(LINE_DBG_HT, PAL_MODE_OUTPUT_PUSHPULL);
 800812c:	2201      	movs	r2, #1
 800812e:	2180      	movs	r1, #128	; 0x80
 8008130:	4809      	ldr	r0, [pc, #36]	; (8008158 <sai_gpio_init+0x54>)
 8008132:	f7fb fcd9 	bl	8003ae8 <_pal_lld_setgroupmode>
  palSetLineMode(LINE_DBG_TC, PAL_MODE_OUTPUT_PUSHPULL);
 8008136:	2201      	movs	r2, #1
 8008138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800813c:	4806      	ldr	r0, [pc, #24]	; (8008158 <sai_gpio_init+0x54>)
 800813e:	f7fb fcd3 	bl	8003ae8 <_pal_lld_setgroupmode>
  palClearLine(LINE_DBG_HT);
 8008142:	4b05      	ldr	r3, [pc, #20]	; (8008158 <sai_gpio_init+0x54>)
 8008144:	2280      	movs	r2, #128	; 0x80
 8008146:	835a      	strh	r2, [r3, #26]
  palClearLine(LINE_DBG_TC);
 8008148:	4b03      	ldr	r3, [pc, #12]	; (8008158 <sai_gpio_init+0x54>)
 800814a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800814e:	835a      	strh	r2, [r3, #26]
}
 8008150:	bf00      	nop
 8008152:	bd80      	pop	{r7, pc}
 8008154:	58022000 	.word	0x58022000
 8008158:	58021c00 	.word	0x58021c00

0800815c <sai_fill_silence>:

static void sai_fill_silence(void) {
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
  for (size_t i = 0; i < SAI_DMA_ITEMS; i++) {
 8008162:	2300      	movs	r3, #0
 8008164:	607b      	str	r3, [r7, #4]
 8008166:	e007      	b.n	8008178 <sai_fill_silence+0x1c>
    sai_tx_buffer[i] = 0U;
 8008168:	4a08      	ldr	r2, [pc, #32]	; (800818c <sai_fill_silence+0x30>)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2100      	movs	r1, #0
 800816e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (size_t i = 0; i < SAI_DMA_ITEMS; i++) {
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	3301      	adds	r3, #1
 8008176:	607b      	str	r3, [r7, #4]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2bff      	cmp	r3, #255	; 0xff
 800817c:	d9f4      	bls.n	8008168 <sai_fill_silence+0xc>
  }
}
 800817e:	bf00      	nop
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	bc80      	pop	{r7}
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	24000ea4 	.word	0x24000ea4

08008190 <main>:
           (1U << SAI_xSLOTR_NBSLOT_Pos) |
           (0x3U << SAI_xSLOTR_SLOTEN_Pos),
  .dma_mode = STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD
};

int main(void) {
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af02      	add	r7, sp, #8
  halInit();
 8008196:	f7f8 facf 	bl	8000738 <halInit>
  chSysInit();
 800819a:	f7fe fb05 	bl	80067a8 <chSysInit>

  sdStart(&SD1, &uart_cfg);
 800819e:	4925      	ldr	r1, [pc, #148]	; (8008234 <main+0xa4>)
 80081a0:	4825      	ldr	r0, [pc, #148]	; (8008238 <main+0xa8>)
 80081a2:	f7f9 f835 	bl	8001210 <sdStart>
  chprintf((BaseSequentialStream *)&SD1, "\r\nSAI LLD bring-up test\r\n");
 80081a6:	4925      	ldr	r1, [pc, #148]	; (800823c <main+0xac>)
 80081a8:	4823      	ldr	r0, [pc, #140]	; (8008238 <main+0xa8>)
 80081aa:	f7fa f8e9 	bl	8002380 <chprintf>
  chprintf((BaseSequentialStream *)&SD1,
 80081ae:	4924      	ldr	r1, [pc, #144]	; (8008240 <main+0xb0>)
 80081b0:	4821      	ldr	r0, [pc, #132]	; (8008238 <main+0xa8>)
 80081b2:	f7fa f8e5 	bl	8002380 <chprintf>
           "Verify SAI2A pins and AF before running.\r\n");

  sai_gpio_init();
 80081b6:	f7ff ffa5 	bl	8008104 <sai_gpio_init>
  sai_fill_silence();
 80081ba:	f7ff ffcf 	bl	800815c <sai_fill_silence>

  saiStart(&SAID2A, &sai_cfg);
 80081be:	4921      	ldr	r1, [pc, #132]	; (8008244 <main+0xb4>)
 80081c0:	4821      	ldr	r0, [pc, #132]	; (8008248 <main+0xb8>)
 80081c2:	f7f8 feb7 	bl	8000f34 <saiStart>
  saiSetBuffers(&SAID2A, sai_tx_buffer, NULL, SAI_DMA_ITEMS);
 80081c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081ca:	2200      	movs	r2, #0
 80081cc:	491f      	ldr	r1, [pc, #124]	; (800824c <main+0xbc>)
 80081ce:	481e      	ldr	r0, [pc, #120]	; (8008248 <main+0xb8>)
 80081d0:	f7f8 fec9 	bl	8000f66 <saiSetBuffers>
  saiStartExchange(&SAID2A);
 80081d4:	481c      	ldr	r0, [pc, #112]	; (8008248 <main+0xb8>)
 80081d6:	f7f8 fedb 	bl	8000f90 <saiStartExchange>

  chprintf((BaseSequentialStream *)&SD1, "SAI started\r\n");
 80081da:	491d      	ldr	r1, [pc, #116]	; (8008250 <main+0xc0>)
 80081dc:	4816      	ldr	r0, [pc, #88]	; (8008238 <main+0xa8>)
 80081de:	f7fa f8cf 	bl	8002380 <chprintf>

  while (true) {
    chThdSleepSeconds(5);
 80081e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80081e6:	f7ff fc14 	bl	8007a12 <chThdSleep>

    saiStopExchange(&SAID2A);
 80081ea:	4817      	ldr	r0, [pc, #92]	; (8008248 <main+0xb8>)
 80081ec:	f7f8 fee2 	bl	8000fb4 <saiStopExchange>
    /* CMSIS (stm32h743xx.h): status flags are in SAI_Block_TypeDef::SR. */
    sai_error_flags = SAID2A.blockp->SR;
 80081f0:	4b15      	ldr	r3, [pc, #84]	; (8008248 <main+0xb8>)
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	695b      	ldr	r3, [r3, #20]
 80081f6:	4a17      	ldr	r2, [pc, #92]	; (8008254 <main+0xc4>)
 80081f8:	6013      	str	r3, [r2, #0]
    chprintf((BaseSequentialStream *)&SD1,
 80081fa:	4b17      	ldr	r3, [pc, #92]	; (8008258 <main+0xc8>)
 80081fc:	6819      	ldr	r1, [r3, #0]
 80081fe:	4b17      	ldr	r3, [pc, #92]	; (800825c <main+0xcc>)
 8008200:	6818      	ldr	r0, [r3, #0]
 8008202:	4b17      	ldr	r3, [pc, #92]	; (8008260 <main+0xd0>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a13      	ldr	r2, [pc, #76]	; (8008254 <main+0xc4>)
 8008208:	6812      	ldr	r2, [r2, #0]
 800820a:	9201      	str	r2, [sp, #4]
 800820c:	9300      	str	r3, [sp, #0]
 800820e:	4603      	mov	r3, r0
 8008210:	460a      	mov	r2, r1
 8008212:	4914      	ldr	r1, [pc, #80]	; (8008264 <main+0xd4>)
 8008214:	4808      	ldr	r0, [pc, #32]	; (8008238 <main+0xa8>)
 8008216:	f7fa f8b3 	bl	8002380 <chprintf>
             "SAI stopped ht=%lu tc=%lu dma_err=%lu sr=0x%08lx\r\n",
             ht_count, tc_count, dma_error_count, sai_error_flags);

    chThdSleepSeconds(1);
 800821a:	f242 7010 	movw	r0, #10000	; 0x2710
 800821e:	f7ff fbf8 	bl	8007a12 <chThdSleep>

    saiStartExchange(&SAID2A);
 8008222:	4809      	ldr	r0, [pc, #36]	; (8008248 <main+0xb8>)
 8008224:	f7f8 feb4 	bl	8000f90 <saiStartExchange>
    chprintf((BaseSequentialStream *)&SD1, "SAI restarted\r\n");
 8008228:	490f      	ldr	r1, [pc, #60]	; (8008268 <main+0xd8>)
 800822a:	4803      	ldr	r0, [pc, #12]	; (8008238 <main+0xa8>)
 800822c:	f7fa f8a8 	bl	8002380 <chprintf>
    chThdSleepSeconds(5);
 8008230:	e7d7      	b.n	80081e2 <main+0x52>
 8008232:	bf00      	nop
 8008234:	080088e0 	.word	0x080088e0
 8008238:	2400035c 	.word	0x2400035c
 800823c:	08008280 	.word	0x08008280
 8008240:	0800829c 	.word	0x0800829c
 8008244:	080088f0 	.word	0x080088f0
 8008248:	24000324 	.word	0x24000324
 800824c:	24000ea4 	.word	0x24000ea4
 8008250:	080082c8 	.word	0x080082c8
 8008254:	24000ea0 	.word	0x24000ea0
 8008258:	24000e94 	.word	0x24000e94
 800825c:	24000e98 	.word	0x24000e98
 8008260:	24000e9c 	.word	0x24000e9c
 8008264:	080082d8 	.word	0x080082d8
 8008268:	0800830c 	.word	0x0800830c
