# Bluespec REPL

A read-eval-print loop (REPL) debugging interface Bluespec System Verilog designs.

This is currently a work in progress.

## Modules

### bsvproject

Management, compilation, and simulation of BSV projects in python.

### pyverilator

Python interface for verilator simulation.

#### pyverilatorbsv

BSV-specific version of pyverilator that allows for opening up GTKWave and viewing signals using their BSV type.

### tclwrapper

Python interface for programs with tcl interface.

