<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Thomas Schmidt â€“ Projects</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <h1>Thomas Schmidt</h1>
        <p>B.S. Computer Engineering | University of Idaho | Expected December 2025</p>
        <nav>
            <a href="index.html">Home</a> |
            <a href="resume.html">Resume</a> |
            <a href="projects.html">Projects</a> |
            <a href="samples.html">Sample Work</a> |
            <a href="contact.html">Contact</a>
        </nav>
    </header>

   <section class="sections">
        <h2>Projects</h2>
    
        <div class="project-details">
            <h3>Modbus/DNP Simulation Platform (Capstone, Spring 2025)</h3>
            <p>Led design and testing of a low-cost Modbus/DNP simulation platform using Raspberry Pi to emulate substation IEDs. Configured Ethernet/RS-232 interfaces, troubleshooted hardware issues, and developed test plans. Tools: Raspberry Pi, Linux, oscilloscopes, multimeters.</p>
            <p><a href="https://github.com/TWi5td/CAPSTONE_SCADA_sim_pi" target="_blank">GitHub Repository</a> | <a href="assets/capstone_summary.pdf" target="_blank">Summary</a></p>
        </div>
        
        <div class="project-details">
            <h3>CS 4771 Undergraduate Final Project</h3>
            <p>The goal of this project is to build models that can automatically classify songs into genres such as rock, pop, jazz, and classical, using machine learning.</p>
            <p><a href="https://github.com/TWi5td/cs4771-music-genre-classification" target="_blank">GitHub Repository</a> | <a href="assets/cs4771/project_proposal.md" target="_blank">Summary</a></p>
        </div>
  
        <div class="project-details">
            <h3>Mealy FSM GCD Calculator (Spring 2024)</h3>
            <p>Designed and implemented a Mealy Finite State Machine (FSM) in Verilog to compute the Greatest Common Divisor (GCD) of two 8-bit integers using the Euclidean algorithm on a Zybo FPGA. Verified functionality through behavioral and post-synthesis simulations in Vivado 2016.4, testing input pairs like (8,20)=4, (18,45)=9, and (28,49)=7. Tools: Vivado 2016.4, Verilog, Zybo FPGA.</p>
            <p><a href="https://github.com/TWi5td/fpga-gcd-vhdl" target="_blank">GitHub Repository</a> | <a href="assets/ECE_440_Lab_1_Report.pdf" target="_blank">Lab Report</a></p>
        </div>
    
        <div class="project-details">
            <h3>4-bit LFSR with BRAM Interface (Spring 2024)</h3>
            <p>Designed a 4-bit Linear Feedback Shift Register (LFSR) interfaced with an 8-entry BRAM on a Zybo FPGA, generating and storing pseudo-random sequences. Managed multi-clock domains (125 MHz for BRAM, 10 MHz for LFSR) and implemented a circular buffer. Simulated in Vivado 2016.4, verifying storage and overwriting behavior over 11 cycles. Tools: Vivado 2016.4, Verilog, Zybo FPGA.</p>
            <p><a href="https://github.com/TWi5/lfsr-bram-verilog" target="_blank">GitHub Repository</a> | <a href="assets/ECE_440_Lab_4_Report.pdf" target="_blank">Lab Report</a></p>
        </div>
    
        <div class="project-details">
            <h3>Transistor Characterization (VLSI Design, Spring 2025)</h3>
            <p>Analyzed NMOS transistor behavior in Cadence, plotting ID(VDS) and ID(VGS) curves to identify cut-off, linear, and saturation regions. Documented threshold voltages and subthreshold slopes. Tools: Cadence, Multisim.</p>
            <p><a href="assets/ECE_445_Lab_1_Report.pdf" target="_blank">Lab Report</a></p>
        </div>
    </section>

    <footer>
        <p>Contact: <a href="mailto:twschmidt2001@gmail.com">twschmidt2001@gmail.com</a> | (208) 660-0234 | <a href="https://www.linkedin.com/in/thomaschmidt">LinkedIn</a> | <a href="https://github.com/TWi5td">GitHub</a></p>
        <p>&copy; 2025 Thomas Schmidt. All rights reserved.</p>
    </footer>
</body>
</html>
