{"vcs1":{"timestamp_begin":1728395869.086505505, "rt":20.75, "ut":18.93, "st":1.20}}
{"vcselab":{"timestamp_begin":1728395889.928074171, "rt":4.74, "ut":3.64, "st":0.23}}
{"link":{"timestamp_begin":1728395894.759923863, "rt":0.60, "ut":0.59, "st":0.57}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728395868.334167002}
{"VCS_COMP_START_TIME": 1728395868.334167002}
{"VCS_COMP_END_TIME": 1728396815.385483664}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 669500}}
{"stitch_vcselab": {"peak_mem": 417212}}
