SETPROJECT f:\pt8612\xilinx\vhdl\test
SET OverwriteFiles=true
SET SimulationOutputProducts = Verilog VHDL
SET XilinxFamily = Virtex2P
EXECUTE fifo.xcp
