INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab4/memory/memory.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2458] undeclared symbol o_shutdown_n, assumed default net type wire [C:/Users/haoxu/Documents/m152a/lab4/memory/memory.srcs/sources_1/new/memory.v:69]
INFO: [VRFC 10-2458] undeclared symbol o_gain, assumed default net type wire [C:/Users/haoxu/Documents/m152a/lab4/memory/memory.srcs/sources_1/new/memory.v:70]
INFO: [VRFC 10-311] analyzing module delay_chk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab4/memory/memory.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
