$date
	Mon Sep 14 18:09:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! f [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$scope module DUT $end
$var wire 16 $ a [15:0] $end
$var wire 16 % b [15:0] $end
$var wire 16 & f [15:0] $end
$scope begin xorloop[0] $end
$upscope $end
$scope begin xorloop[1] $end
$upscope $end
$scope begin xorloop[2] $end
$upscope $end
$scope begin xorloop[3] $end
$upscope $end
$scope begin xorloop[4] $end
$upscope $end
$scope begin xorloop[5] $end
$upscope $end
$scope begin xorloop[6] $end
$upscope $end
$scope begin xorloop[7] $end
$upscope $end
$scope begin xorloop[8] $end
$upscope $end
$scope begin xorloop[9] $end
$upscope $end
$scope begin xorloop[10] $end
$upscope $end
$scope begin xorloop[11] $end
$upscope $end
$scope begin xorloop[12] $end
$upscope $end
$scope begin xorloop[13] $end
$upscope $end
$scope begin xorloop[14] $end
$upscope $end
$scope begin xorloop[15] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010101001010101 &
b11111111 %
b1010101010101010 $
b11111111 #
b1010101010101010 "
b1010101001010101 !
$end
#10
b11110000111100 !
b11110000111100 &
b11001100110011 #
b11001100110011 %
b111100001111 "
b111100001111 $
#25
