#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x209a700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x209a890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x208d2d0 .functor NOT 1, L_0x20e8550, C4<0>, C4<0>, C4<0>;
L_0x20e8330 .functor XOR 2, L_0x20e81d0, L_0x20e8290, C4<00>, C4<00>;
L_0x20e8440 .functor XOR 2, L_0x20e8330, L_0x20e83a0, C4<00>, C4<00>;
v0x20e3e30_0 .net *"_ivl_10", 1 0, L_0x20e83a0;  1 drivers
v0x20e3f30_0 .net *"_ivl_12", 1 0, L_0x20e8440;  1 drivers
v0x20e4010_0 .net *"_ivl_2", 1 0, L_0x20e71f0;  1 drivers
v0x20e40d0_0 .net *"_ivl_4", 1 0, L_0x20e81d0;  1 drivers
v0x20e41b0_0 .net *"_ivl_6", 1 0, L_0x20e8290;  1 drivers
v0x20e42e0_0 .net *"_ivl_8", 1 0, L_0x20e8330;  1 drivers
v0x20e43c0_0 .net "a", 0 0, v0x20e0f60_0;  1 drivers
v0x20e4460_0 .net "b", 0 0, v0x20e1000_0;  1 drivers
v0x20e4500_0 .net "c", 0 0, v0x20e10a0_0;  1 drivers
v0x20e45a0_0 .var "clk", 0 0;
v0x20e4640_0 .net "d", 0 0, v0x20e11e0_0;  1 drivers
v0x20e46e0_0 .net "out_pos_dut", 0 0, L_0x20e8050;  1 drivers
v0x20e4780_0 .net "out_pos_ref", 0 0, L_0x20e5cb0;  1 drivers
v0x20e4820_0 .net "out_sop_dut", 0 0, L_0x20e6c10;  1 drivers
v0x20e48c0_0 .net "out_sop_ref", 0 0, L_0x20bb710;  1 drivers
v0x20e4960_0 .var/2u "stats1", 223 0;
v0x20e4a00_0 .var/2u "strobe", 0 0;
v0x20e4aa0_0 .net "tb_match", 0 0, L_0x20e8550;  1 drivers
v0x20e4b70_0 .net "tb_mismatch", 0 0, L_0x208d2d0;  1 drivers
v0x20e4c10_0 .net "wavedrom_enable", 0 0, v0x20e14b0_0;  1 drivers
v0x20e4ce0_0 .net "wavedrom_title", 511 0, v0x20e1550_0;  1 drivers
L_0x20e71f0 .concat [ 1 1 0 0], L_0x20e5cb0, L_0x20bb710;
L_0x20e81d0 .concat [ 1 1 0 0], L_0x20e5cb0, L_0x20bb710;
L_0x20e8290 .concat [ 1 1 0 0], L_0x20e8050, L_0x20e6c10;
L_0x20e83a0 .concat [ 1 1 0 0], L_0x20e5cb0, L_0x20bb710;
L_0x20e8550 .cmp/eeq 2, L_0x20e71f0, L_0x20e8440;
S_0x209aa20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x209a890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x208d6b0 .functor AND 1, v0x20e10a0_0, v0x20e11e0_0, C4<1>, C4<1>;
L_0x208da90 .functor NOT 1, v0x20e0f60_0, C4<0>, C4<0>, C4<0>;
L_0x208de70 .functor NOT 1, v0x20e1000_0, C4<0>, C4<0>, C4<0>;
L_0x208e0f0 .functor AND 1, L_0x208da90, L_0x208de70, C4<1>, C4<1>;
L_0x20a5310 .functor AND 1, L_0x208e0f0, v0x20e10a0_0, C4<1>, C4<1>;
L_0x20bb710 .functor OR 1, L_0x208d6b0, L_0x20a5310, C4<0>, C4<0>;
L_0x20e5130 .functor NOT 1, v0x20e1000_0, C4<0>, C4<0>, C4<0>;
L_0x20e51a0 .functor OR 1, L_0x20e5130, v0x20e11e0_0, C4<0>, C4<0>;
L_0x20e52b0 .functor AND 1, v0x20e10a0_0, L_0x20e51a0, C4<1>, C4<1>;
L_0x20e5370 .functor NOT 1, v0x20e0f60_0, C4<0>, C4<0>, C4<0>;
L_0x20e5440 .functor OR 1, L_0x20e5370, v0x20e1000_0, C4<0>, C4<0>;
L_0x20e54b0 .functor AND 1, L_0x20e52b0, L_0x20e5440, C4<1>, C4<1>;
L_0x20e5630 .functor NOT 1, v0x20e1000_0, C4<0>, C4<0>, C4<0>;
L_0x20e56a0 .functor OR 1, L_0x20e5630, v0x20e11e0_0, C4<0>, C4<0>;
L_0x20e55c0 .functor AND 1, v0x20e10a0_0, L_0x20e56a0, C4<1>, C4<1>;
L_0x20e5830 .functor NOT 1, v0x20e0f60_0, C4<0>, C4<0>, C4<0>;
L_0x20e5930 .functor OR 1, L_0x20e5830, v0x20e11e0_0, C4<0>, C4<0>;
L_0x20e59f0 .functor AND 1, L_0x20e55c0, L_0x20e5930, C4<1>, C4<1>;
L_0x20e5ba0 .functor XNOR 1, L_0x20e54b0, L_0x20e59f0, C4<0>, C4<0>;
v0x208cc00_0 .net *"_ivl_0", 0 0, L_0x208d6b0;  1 drivers
v0x208d000_0 .net *"_ivl_12", 0 0, L_0x20e5130;  1 drivers
v0x208d3e0_0 .net *"_ivl_14", 0 0, L_0x20e51a0;  1 drivers
v0x208d7c0_0 .net *"_ivl_16", 0 0, L_0x20e52b0;  1 drivers
v0x208dba0_0 .net *"_ivl_18", 0 0, L_0x20e5370;  1 drivers
v0x208df80_0 .net *"_ivl_2", 0 0, L_0x208da90;  1 drivers
v0x208e200_0 .net *"_ivl_20", 0 0, L_0x20e5440;  1 drivers
v0x20df4d0_0 .net *"_ivl_24", 0 0, L_0x20e5630;  1 drivers
v0x20df5b0_0 .net *"_ivl_26", 0 0, L_0x20e56a0;  1 drivers
v0x20df690_0 .net *"_ivl_28", 0 0, L_0x20e55c0;  1 drivers
v0x20df770_0 .net *"_ivl_30", 0 0, L_0x20e5830;  1 drivers
v0x20df850_0 .net *"_ivl_32", 0 0, L_0x20e5930;  1 drivers
v0x20df930_0 .net *"_ivl_36", 0 0, L_0x20e5ba0;  1 drivers
L_0x7f6cf997a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20df9f0_0 .net *"_ivl_38", 0 0, L_0x7f6cf997a018;  1 drivers
v0x20dfad0_0 .net *"_ivl_4", 0 0, L_0x208de70;  1 drivers
v0x20dfbb0_0 .net *"_ivl_6", 0 0, L_0x208e0f0;  1 drivers
v0x20dfc90_0 .net *"_ivl_8", 0 0, L_0x20a5310;  1 drivers
v0x20dfd70_0 .net "a", 0 0, v0x20e0f60_0;  alias, 1 drivers
v0x20dfe30_0 .net "b", 0 0, v0x20e1000_0;  alias, 1 drivers
v0x20dfef0_0 .net "c", 0 0, v0x20e10a0_0;  alias, 1 drivers
v0x20dffb0_0 .net "d", 0 0, v0x20e11e0_0;  alias, 1 drivers
v0x20e0070_0 .net "out_pos", 0 0, L_0x20e5cb0;  alias, 1 drivers
v0x20e0130_0 .net "out_sop", 0 0, L_0x20bb710;  alias, 1 drivers
v0x20e01f0_0 .net "pos0", 0 0, L_0x20e54b0;  1 drivers
v0x20e02b0_0 .net "pos1", 0 0, L_0x20e59f0;  1 drivers
L_0x20e5cb0 .functor MUXZ 1, L_0x7f6cf997a018, L_0x20e54b0, L_0x20e5ba0, C4<>;
S_0x20e0430 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x209a890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20e0f60_0 .var "a", 0 0;
v0x20e1000_0 .var "b", 0 0;
v0x20e10a0_0 .var "c", 0 0;
v0x20e1140_0 .net "clk", 0 0, v0x20e45a0_0;  1 drivers
v0x20e11e0_0 .var "d", 0 0;
v0x20e12d0_0 .var/2u "fail", 0 0;
v0x20e1370_0 .var/2u "fail1", 0 0;
v0x20e1410_0 .net "tb_match", 0 0, L_0x20e8550;  alias, 1 drivers
v0x20e14b0_0 .var "wavedrom_enable", 0 0;
v0x20e1550_0 .var "wavedrom_title", 511 0;
E_0x2099070/0 .event negedge, v0x20e1140_0;
E_0x2099070/1 .event posedge, v0x20e1140_0;
E_0x2099070 .event/or E_0x2099070/0, E_0x2099070/1;
S_0x20e0760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20e0430;
 .timescale -12 -12;
v0x20e09a0_0 .var/2s "i", 31 0;
E_0x2098f10 .event posedge, v0x20e1140_0;
S_0x20e0aa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20e0430;
 .timescale -12 -12;
v0x20e0ca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20e0d80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20e0430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20e1730 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x209a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20e5e60 .functor NOT 1, v0x20e0f60_0, C4<0>, C4<0>, C4<0>;
L_0x20e5ef0 .functor NOT 1, v0x20e1000_0, C4<0>, C4<0>, C4<0>;
L_0x20e6090 .functor AND 1, L_0x20e5e60, L_0x20e5ef0, C4<1>, C4<1>;
L_0x20e61a0 .functor NOT 1, v0x20e10a0_0, C4<0>, C4<0>, C4<0>;
L_0x20e6350 .functor AND 1, L_0x20e6090, L_0x20e61a0, C4<1>, C4<1>;
L_0x20e6460 .functor AND 1, L_0x20e6350, v0x20e11e0_0, C4<1>, C4<1>;
L_0x20e6670 .functor AND 1, v0x20e0f60_0, v0x20e1000_0, C4<1>, C4<1>;
L_0x20e67f0 .functor NOT 1, v0x20e10a0_0, C4<0>, C4<0>, C4<0>;
L_0x20e68b0 .functor AND 1, L_0x20e6670, L_0x20e67f0, C4<1>, C4<1>;
L_0x20e69c0 .functor AND 1, L_0x20e68b0, v0x20e11e0_0, C4<1>, C4<1>;
L_0x20e6ae0 .functor OR 1, L_0x20e6460, L_0x20e69c0, C4<0>, C4<0>;
L_0x20e6ba0 .functor AND 1, v0x20e0f60_0, v0x20e1000_0, C4<1>, C4<1>;
L_0x20e6c80 .functor AND 1, L_0x20e6ba0, v0x20e10a0_0, C4<1>, C4<1>;
L_0x20e6d40 .functor AND 1, L_0x20e6c80, v0x20e11e0_0, C4<1>, C4<1>;
L_0x20e6c10 .functor OR 1, L_0x20e6ae0, L_0x20e6d40, C4<0>, C4<0>;
L_0x20e6f70 .functor NOT 1, v0x20e0f60_0, C4<0>, C4<0>, C4<0>;
L_0x20e7070 .functor NOT 1, v0x20e1000_0, C4<0>, C4<0>, C4<0>;
L_0x20e70e0 .functor OR 1, L_0x20e6f70, L_0x20e7070, C4<0>, C4<0>;
L_0x20e7290 .functor NOT 1, v0x20e10a0_0, C4<0>, C4<0>, C4<0>;
L_0x20e7300 .functor OR 1, L_0x20e70e0, L_0x20e7290, C4<0>, C4<0>;
L_0x20e74c0 .functor OR 1, L_0x20e7300, v0x20e11e0_0, C4<0>, C4<0>;
L_0x20e7580 .functor NOT 1, v0x20e1000_0, C4<0>, C4<0>, C4<0>;
L_0x20e76b0 .functor OR 1, v0x20e0f60_0, L_0x20e7580, C4<0>, C4<0>;
L_0x20e7770 .functor OR 1, L_0x20e76b0, v0x20e10a0_0, C4<0>, C4<0>;
L_0x20e7900 .functor NOT 1, v0x20e11e0_0, C4<0>, C4<0>, C4<0>;
L_0x20e7970 .functor OR 1, L_0x20e7770, L_0x20e7900, C4<0>, C4<0>;
L_0x20e7b60 .functor AND 1, L_0x20e74c0, L_0x20e7970, C4<1>, C4<1>;
L_0x20e7c70 .functor OR 1, v0x20e0f60_0, v0x20e1000_0, C4<0>, C4<0>;
L_0x20e7dd0 .functor OR 1, L_0x20e7c70, v0x20e10a0_0, C4<0>, C4<0>;
L_0x20e7e90 .functor OR 1, L_0x20e7dd0, v0x20e11e0_0, C4<0>, C4<0>;
L_0x20e8050 .functor AND 1, L_0x20e7b60, L_0x20e7e90, C4<1>, C4<1>;
v0x20e18f0_0 .net *"_ivl_0", 0 0, L_0x20e5e60;  1 drivers
v0x20e19d0_0 .net *"_ivl_10", 0 0, L_0x20e6460;  1 drivers
v0x20e1ab0_0 .net *"_ivl_12", 0 0, L_0x20e6670;  1 drivers
v0x20e1ba0_0 .net *"_ivl_14", 0 0, L_0x20e67f0;  1 drivers
v0x20e1c80_0 .net *"_ivl_16", 0 0, L_0x20e68b0;  1 drivers
v0x20e1db0_0 .net *"_ivl_18", 0 0, L_0x20e69c0;  1 drivers
v0x20e1e90_0 .net *"_ivl_2", 0 0, L_0x20e5ef0;  1 drivers
v0x20e1f70_0 .net *"_ivl_20", 0 0, L_0x20e6ae0;  1 drivers
v0x20e2050_0 .net *"_ivl_22", 0 0, L_0x20e6ba0;  1 drivers
v0x20e21c0_0 .net *"_ivl_24", 0 0, L_0x20e6c80;  1 drivers
v0x20e22a0_0 .net *"_ivl_26", 0 0, L_0x20e6d40;  1 drivers
v0x20e2380_0 .net *"_ivl_30", 0 0, L_0x20e6f70;  1 drivers
v0x20e2460_0 .net *"_ivl_32", 0 0, L_0x20e7070;  1 drivers
v0x20e2540_0 .net *"_ivl_34", 0 0, L_0x20e70e0;  1 drivers
v0x20e2620_0 .net *"_ivl_36", 0 0, L_0x20e7290;  1 drivers
v0x20e2700_0 .net *"_ivl_38", 0 0, L_0x20e7300;  1 drivers
v0x20e27e0_0 .net *"_ivl_4", 0 0, L_0x20e6090;  1 drivers
v0x20e29d0_0 .net *"_ivl_40", 0 0, L_0x20e74c0;  1 drivers
v0x20e2ab0_0 .net *"_ivl_42", 0 0, L_0x20e7580;  1 drivers
v0x20e2b90_0 .net *"_ivl_44", 0 0, L_0x20e76b0;  1 drivers
v0x20e2c70_0 .net *"_ivl_46", 0 0, L_0x20e7770;  1 drivers
v0x20e2d50_0 .net *"_ivl_48", 0 0, L_0x20e7900;  1 drivers
v0x20e2e30_0 .net *"_ivl_50", 0 0, L_0x20e7970;  1 drivers
v0x20e2f10_0 .net *"_ivl_52", 0 0, L_0x20e7b60;  1 drivers
v0x20e2ff0_0 .net *"_ivl_54", 0 0, L_0x20e7c70;  1 drivers
v0x20e30d0_0 .net *"_ivl_56", 0 0, L_0x20e7dd0;  1 drivers
v0x20e31b0_0 .net *"_ivl_58", 0 0, L_0x20e7e90;  1 drivers
v0x20e3290_0 .net *"_ivl_6", 0 0, L_0x20e61a0;  1 drivers
v0x20e3370_0 .net *"_ivl_8", 0 0, L_0x20e6350;  1 drivers
v0x20e3450_0 .net "a", 0 0, v0x20e0f60_0;  alias, 1 drivers
v0x20e34f0_0 .net "b", 0 0, v0x20e1000_0;  alias, 1 drivers
v0x20e35e0_0 .net "c", 0 0, v0x20e10a0_0;  alias, 1 drivers
v0x20e36d0_0 .net "d", 0 0, v0x20e11e0_0;  alias, 1 drivers
v0x20e39d0_0 .net "out_pos", 0 0, L_0x20e8050;  alias, 1 drivers
v0x20e3a90_0 .net "out_sop", 0 0, L_0x20e6c10;  alias, 1 drivers
S_0x20e3c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x209a890;
 .timescale -12 -12;
E_0x20829f0 .event anyedge, v0x20e4a00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20e4a00_0;
    %nor/r;
    %assign/vec4 v0x20e4a00_0, 0;
    %wait E_0x20829f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20e0430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e12d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e1370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20e0430;
T_4 ;
    %wait E_0x2099070;
    %load/vec4 v0x20e1410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20e12d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20e0430;
T_5 ;
    %wait E_0x2098f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %wait E_0x2098f10;
    %load/vec4 v0x20e12d0_0;
    %store/vec4 v0x20e1370_0, 0, 1;
    %fork t_1, S_0x20e0760;
    %jmp t_0;
    .scope S_0x20e0760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20e09a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20e09a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2098f10;
    %load/vec4 v0x20e09a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e09a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20e09a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20e0430;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2099070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20e11e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e1000_0, 0;
    %assign/vec4 v0x20e0f60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20e12d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20e1370_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x209a890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e45a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e4a00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x209a890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20e45a0_0;
    %inv;
    %store/vec4 v0x20e45a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x209a890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20e1140_0, v0x20e4b70_0, v0x20e43c0_0, v0x20e4460_0, v0x20e4500_0, v0x20e4640_0, v0x20e48c0_0, v0x20e4820_0, v0x20e4780_0, v0x20e46e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x209a890;
T_9 ;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x209a890;
T_10 ;
    %wait E_0x2099070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e4960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e4960_0, 4, 32;
    %load/vec4 v0x20e4aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e4960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e4960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e4960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20e48c0_0;
    %load/vec4 v0x20e48c0_0;
    %load/vec4 v0x20e4820_0;
    %xor;
    %load/vec4 v0x20e48c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e4960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e4960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20e4780_0;
    %load/vec4 v0x20e4780_0;
    %load/vec4 v0x20e46e0_0;
    %xor;
    %load/vec4 v0x20e4780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e4960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20e4960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e4960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter1/response4/top_module.sv";
