{"&cites=15340818427040798350&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Hybrid cache architecture with disparate memory technologies","url":"https://dl.acm.org/doi/abs/10.1145/1555815.1555761","authors":["X Wu","X Wu J Li","X Wu J Li L Zhang","X Wu J Li L Zhang E Speight","X Wu J Li L Zhang E Speight R Rajamony…"],"year":2009,"numCitations":413,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/2009-ISCA.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12466897642247448043&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:62VQaVpRA60J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12466897642247448043&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org","p":1,"exp":1596896405117},{"title":"Relaxing non-volatility for fast and energy-efficient STT-RAM caches","url":"https://ieeexplore.ieee.org/abstract/document/5749716/","authors":["CW Smullen","CW Smullen V Mohan","CW Smullen V Mohan A Nigam…"],"year":2011,"numCitations":416,"pdf":"https://www.researchgate.net/profile/Mircea_Stan/publication/221574223_Relaxing_non-volatility_for_fast_and_energy-efficient_STT-RAM_caches/links/0912f5134a7267dcb3000000/Relaxing-non-volatility-for-fast-and-energy-efficient-STT-RAM-caches.pdf","citationUrl":"http://scholar.google.com/scholar?cites=822374215815804850&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:sjck_v2oaQsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=822374215815804850&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Evaluating STT-RAM as an energy-efficient main memory alternative","url":"https://ieeexplore.ieee.org/abstract/document/6557176/","authors":["E Kültürsay","E Kültürsay M Kandemir…"],"year":2013,"numCitations":410,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.976.7321&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15495710311237867311&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:L9ewo23SC9cJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15495710311237867311&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Energy reduction for STT-RAM using early write termination","url":"https://ieeexplore.ieee.org/abstract/document/5361281/","authors":["P Zhou","P Zhou B Zhao","P Zhou B Zhao J Yang","P Zhou B Zhao J Yang Y Zhang"],"year":2009,"numCitations":361,"pdf":"http://www.pitt.edu/~juy9/papers/ping_iccad_318.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10230251561047507230&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:HkEfs5cn-Y0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10230251561047507230&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Improving read performance of phase change memories via write cancellation and write pausing","url":"https://ieeexplore.ieee.org/abstract/document/5416645/","authors":["MK Qureshi","MK Qureshi MM Franceschini…"],"year":2010,"numCitations":316,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.154.3505&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=17696981792813346769&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0e8xjS1PmPUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17696981792813346769&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth","url":"https://ieeexplore.ieee.org/abstract/document/5416628/","authors":["DH Woo","DH Woo NH Seong","DH Woo NH Seong DL Lewis…"],"year":2010,"numCitations":301,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.604.4875&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=11306841147639665185&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:IRLVGB746ZwJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11306841147639665185&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs","url":"https://ieeexplore.ieee.org/abstract/document/6241517/","authors":["A Jog","A Jog AK Mishra","A Jog AK Mishra C Xu","A Jog AK Mishra C Xu Y Xie…"],"year":2012,"numCitations":282,"pdf":"https://seal.ece.ucsb.edu/sites/default/files/publications/06241517.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2847761355335109049&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:uYnVVd1HhScJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2847761355335109049&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Spintronics based random access memory: a review","url":"https://www.sciencedirect.com/science/article/pii/S1369702117304285","authors":["S Bhatti","S Bhatti R Sbiaa","S Bhatti R Sbiaa A Hirohata","S Bhatti R Sbiaa A Hirohata H Ohno","S Bhatti R Sbiaa A Hirohata H Ohno S Fukami…"],"year":2017,"numCitations":285,"pdf":"https://www.sciencedirect.com/science/article/pii/S1369702117304285","citationUrl":"http://scholar.google.com/scholar?cites=4166074490112882489&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Obf-Cq3e0DkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4166074490112882489&hl=en&as_sdt=2005&sciodt=0,5","publication":"Elsevier"},{"title":"Exploring phase change memory and 3D die-stacking for power/thermal friendly, fast and durable memory architectures","url":"https://ieeexplore.ieee.org/abstract/document/5260554/","authors":["W Zhang","W Zhang T Li"],"year":2009,"numCitations":254,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.452.8986&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=17091123073207800667&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:W5MI5-HdL-0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17091123073207800667&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Multi retention level STT-RAM cache designs with a dynamic refresh scheme","url":"https://dl.acm.org/doi/abs/10.1145/2155620.2155659","authors":["Z Sun","Z Sun X Bi","Z Sun X Bi H Li","Z Sun X Bi H Li WF Wong","Z Sun X Bi H Li WF Wong ZL Ong","Z Sun X Bi H Li WF Wong ZL Ong X Zhu…"],"year":2011,"numCitations":240,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.939.9091&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15812441524124661226&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:6jUWzckTcdsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15812441524124661226&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"}]}