#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: hz
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Sat Jul 26 21:38:15 2025
License checkout: fabric_ads from D:\FPGA\new_pds_b025aa8008d1.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Analyzing module mask_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Analyzing module cmos_data_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Analyzing module rgb2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Analyzing module dvp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Analyzing module cmos_tailor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Analyzing module cmos_capture_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Analyzing module ov7725_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Analyzing module i2c_ov7725_rgb565_cfg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Analyzing module i2c_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v(line number: 1)] Analyzing module i2c_slave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v successfully.
I: Module "mask_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.961s wall, 0.016s user + 0.000s system = 0.016s CPU (0.5%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Elaborating module mask_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 24)] Elaborating instance u_i2c_slave
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v(line number: 1)] Elaborating module i2c_slave
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 61)] Elaborating instance u_cmos_data_top
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Elaborating module cmos_data_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 35)] Elaborating instance u_cmos_tailor
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Elaborating module cmos_tailor
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 53)] Elaborating instance u_cmos_capture_data
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Elaborating module cmos_capture_data
I: Module instance {mask_top/u_cmos_data_top/u_cmos_capture_data} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 66)] Elaborating instance u_rgb2gray
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Elaborating module rgb2gray
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 80)] Elaborating instance u_dvp_tx
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Elaborating module dvp_tx
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (95.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (117.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 37)] Removed register node u_dvp_tx/cnt[3] that is stuck at constant 0.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.267s wall, 0.141s user + 0.125s system = 0.266s CPU (99.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (128.3%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.027s wall, 0.000s user + 0.031s system = 0.031s CPU (115.2%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N109 (bmsWIDEINV).
I: Constant propagation done on N10[7] (bmsWIDEMUX).
I: Constant propagation done on N82[7] (bmsWIDEMUX).
I: Constant propagation done on N116 (bmsREDAND).
I: Constant propagation done on N115 (bmsREDAND).
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (57.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jul 26 21:38:20 2025
Action compile: Peak memory pool usage is 143 MB
