
*** Running vivado
    with args -log drone_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source drone_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source drone_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/students/r0713047/Eagle/Eagle7/IP_Repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/data/ip'.
Command: synth_design -top drone_wrapper -part xc7z010clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -retiming -fsm_extraction off -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4653 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1593.727 ; gain = 91.840 ; free physical = 2494 ; free virtual = 37522
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'drone_wrapper' [/users/students/r0713047/Eagle/Eagle7/src/bd/hdl/drone_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'drone' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:13]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_0_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'PWM_AXI_triple_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_v1_0_S00_AXI_triple' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:5' bound to instance 'PWM_AXI_v1_0_S00_AXI_triple_inst' of component 'PWM_AXI_v1_0_S00_AXI_triple' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'PWM_AXI_v1_0_S00_AXI_triple' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:241]
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:371]
INFO: [Synth 8-3491] module 'PWM_AXI' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI.vhd:34' bound to instance 'pwm0' of component 'PWM_AXI' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:405]
INFO: [Synth 8-638] synthesizing module 'PWM_AXI' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PWM_AXI' (2#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'PWM_AXI_v1_0_S00_AXI_triple' (3#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'PWM_AXI_triple_v1_0' (4#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_0_0' (5#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_3_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_3_0' (6#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:85]
WARNING: [Synth 8-350] instance 'PWM_AXI_triple_3' of module 'drone_PWM_AXI_triple_3_0' requires 24 connections, but only 22 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:506]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_4_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_4_0' (7#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85]
WARNING: [Synth 8-350] instance 'PWM_AXI_triple_4' of module 'drone_PWM_AXI_triple_4_0' requires 24 connections, but only 22 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:529]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_5_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_5_0' (8#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85]
WARNING: [Synth 8-350] instance 'PWM_AXI_triple_5' of module 'drone_PWM_AXI_triple_5_0' requires 24 connections, but only 22 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:552]
INFO: [Synth 8-638] synthesizing module 'drone_RC_0_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RC_v1_0' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:5' bound to instance 'U0' of component 'RC_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'RC_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RC_v1_0_S00_AXI' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:5' bound to instance 'RC_v1_0_S00_AXI_inst' of component 'RC_v1_0_S00_AXI' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'RC_v1_0_S00_AXI' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:250]
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:380]
WARNING: [Synth 8-614] signal 'slv_reg0' is read in the process but is not in the sensitivity list [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:375]
INFO: [Synth 8-3491] module 'PWM_measure' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/src/PWM_measure.vhd:34' bound to instance 'PWM_measure_0' of component 'PWM_measure' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:414]
INFO: [Synth 8-638] synthesizing module 'PWM_measure' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/src/PWM_measure.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'PWM_measure' (9#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/src/PWM_measure.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'RC_v1_0_S00_AXI' (10#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'RC_v1_0' (11#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'drone_RC_0_0' (12#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'drone_RC_1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_RC_1_0/synth/drone_RC_1_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RC_v1_0' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:5' bound to instance 'U0' of component 'RC_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_RC_1_0/synth/drone_RC_1_0.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'drone_RC_1_0' (13#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_RC_1_0/synth/drone_RC_1_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'drone_SWIPT_2020_0_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_SWIPT_2020_0_0/synth/drone_SWIPT_2020_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/SWIPT_2020_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/SWIPT_2020_v1_0_S00_AXI.v:257]
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/SWIPT_2020_v1_0_S00_AXI.v:440]
INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:22]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'EnvelopeFollower' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/EnvelopeFollower.v:19]
	Parameter threshold bound to: 12'sb000011001000 
INFO: [Synth 8-155] case statement is not full and has no default [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/EnvelopeFollower.v:36]
INFO: [Synth 8-6155] done synthesizing module 'EnvelopeFollower' (14#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/EnvelopeFollower.v:19]
WARNING: [Synth 8-350] instance 'inst_EnvelopeFollower' of module 'EnvelopeFollower' requires 4 connections, but only 3 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:144]
INFO: [Synth 8-6157] synthesizing module 'FrequencyTrackerII' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:3]
	Parameter frequency bound to: 1 - type: integer 
	Parameter delay bound to: 2 - type: integer 
	Parameter sampling bound to: 3 - type: integer 
	Parameter disabled bound to: 4 - type: integer 
	Parameter processing bound to: 66 - type: integer 
	Parameter equilibrium bound to: 99 - type: integer 
	Parameter equilibrium_freq bound to: 991 - type: integer 
	Parameter equilibrium_delay bound to: 992 - type: integer 
	Parameter equilibrium_steady bound to: 993 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element max_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:76]
WARNING: [Synth 8-6014] Unused sequential element max_freq_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:78]
WARNING: [Synth 8-6014] Unused sequential element recursion_depth_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:58]
WARNING: [Synth 8-3848] Net db_freq in module/entity FrequencyTrackerII does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:14]
WARNING: [Synth 8-3848] Net db_mid_freq in module/entity FrequencyTrackerII does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:15]
WARNING: [Synth 8-3848] Net db_delta_freq in module/entity FrequencyTrackerII does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:16]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyTrackerII' (15#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/FrequencyTrackerII.v:3]
WARNING: [Synth 8-350] instance 'inst_FrequencyTrackerII' of module 'FrequencyTrackerII' requires 9 connections, but only 4 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:151]
INFO: [Synth 8-6157] synthesizing module 'Pwm' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/Pwm.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Pwm' (16#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/Pwm.v:3]
WARNING: [Synth 8-6014] Unused sequential element oldheartbeat_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:72]
WARNING: [Synth 8-6014] Unused sequential element heartbeatCounter_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:81]
WARNING: [Synth 8-6014] Unused sequential element swiptAlive_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:82]
WARNING: [Synth 8-3848] Net db_port_0 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:48]
WARNING: [Synth 8-3848] Net db_port_1 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:49]
WARNING: [Synth 8-3848] Net db_port_2 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:50]
WARNING: [Synth 8-3848] Net db_port_3 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:51]
WARNING: [Synth 8-3848] Net db_port_4 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:52]
WARNING: [Synth 8-3848] Net db_port_5 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:53]
WARNING: [Synth 8-3848] Net db_port_6 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:54]
WARNING: [Synth 8-3848] Net db_port_7 in module/entity swipt_toplevel does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'swipt_toplevel' (17#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:22]
WARNING: [Synth 8-350] instance 'swipt_toplevel_inst' of module 'swipt_toplevel' requires 25 connections, but only 24 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/SWIPT_2020_v1_0_S00_AXI.v:496]
INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0_S00_AXI' (18#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0' (19#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/hdl/SWIPT_2020_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'drone_SWIPT_2020_0_0' (20#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_SWIPT_2020_0_0/synth/drone_SWIPT_2020_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'drone_axi_gpio_led_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000001111 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 15 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (21#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (21#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (21#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (21#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (22#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (23#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (24#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 15 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (25#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (25#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:920]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (26#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (27#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'drone_axi_gpio_led_0' (28#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'drone_axi_gpio_testpins_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (28#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (28#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'drone_axi_gpio_testpins_0' (29#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'drone_crypto2020_hash_ip_v1_0_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_crypto2020_hash_ip_v1_0_0/synth/drone_crypto2020_hash_ip_v1_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'crypto2020_hash_ip_v1_v1_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0.v:3]
	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crypto2020_hash_ip_v1_v1_0_S00_AXI' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:3]
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'EAGLE_to_AXI_interface' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_to_AXI_interface.v:7]
INFO: [Synth 8-6157] synthesizing module 'EAGLE_interface_CONTROL' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_interface_CONTROL.v:9]
	Parameter IDLE bound to: 3'b000 
	Parameter EXECUTE_PERMUTATION bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_interface_CONTROL.v:62]
INFO: [Synth 8-6155] done synthesizing module 'EAGLE_interface_CONTROL' (30#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_interface_CONTROL.v:9]
INFO: [Synth 8-6157] synthesizing module 'TDP_bram' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/TDP_bram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TDP_bram' (31#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/TDP_bram.v:7]
INFO: [Synth 8-6157] synthesizing module 'KeccakF400Permutation' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/keccakF400Permutation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'KeccakF400Permutation' (32#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/keccakF400Permutation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EAGLE_to_AXI_interface' (33#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_to_AXI_interface.v:7]
WARNING: [Synth 8-3848] Net axi_buser in module/entity crypto2020_hash_ip_v1_v1_0_S00_AXI does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:170]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity crypto2020_hash_ip_v1_v1_0_S00_AXI does not have driver. [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:177]
INFO: [Synth 8-6155] done synthesizing module 'crypto2020_hash_ip_v1_v1_0_S00_AXI' (34#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'crypto2020_hash_ip_v1_v1_0' (35#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'drone_crypto2020_hash_ip_v1_0_0' (36#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_crypto2020_hash_ip_v1_0_0/synth/drone_crypto2020_hash_ip_v1_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'drone_kill_switch_0_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_kill_switch_0_0/synth/drone_kill_switch_0_0.vhd:77]
INFO: [Synth 8-3491] module 'kill_switch' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7836/kill_switch.vhd:34' bound to instance 'U0' of component 'kill_switch' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_kill_switch_0_0/synth/drone_kill_switch_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'kill_switch' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7836/kill_switch.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'kill_switch' (37#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/7836/kill_switch.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'drone_kill_switch_0_0' (38#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_kill_switch_0_0/synth/drone_kill_switch_0_0.vhd:77]
WARNING: [Synth 8-350] instance 'kill_switch_0' of module 'drone_kill_switch_0_0' requires 16 connections, but only 12 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:747]
INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: TRUE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (39#1) [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (40#1) [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (41#1) [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (42#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:516]
INFO: [Synth 8-6155] done synthesizing module 'drone_processing_system7_0_0' (43#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'drone_processing_system7_0_0' requires 127 connections, but only 104 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:760]
INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_axi_periph_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:1159]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B3V6J9' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:3468]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_0/synth/drone_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (44#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (45#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (46#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (47#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (48#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (49#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (49#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (50#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (51#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (52#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (52#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (52#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (53#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (54#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (54#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (54#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (54#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (55#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (56#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (57#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (58#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (59#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_0' (60#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_0/synth/drone_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1B3V6J9' (61#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:3468]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4I72GT' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:3778]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_1' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_1/synth/drone_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_1' (62#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_1/synth/drone_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4I72GT' (63#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:3778]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_CJLMS' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4088]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_2' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_2/synth/drone_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_2' (64#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_2/synth/drone_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'drone_auto_pc_2' requires 60 connections, but only 58 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4327]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_CJLMS' (65#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4088]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1F9725O' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4388]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_3' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_3' (66#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'drone_auto_pc_3' requires 60 connections, but only 58 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4627]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1F9725O' (67#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4388]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_9WWXBQ' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4688]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_4' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_4/synth/drone_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_4' (68#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_4/synth/drone_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_9WWXBQ' (69#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4688]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_16SS5LQ' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4998]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_5' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_5/synth/drone_auto_pc_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_5' (70#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_5/synth/drone_auto_pc_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_16SS5LQ' (71#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:4998]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_12MUI3R' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:5308]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_6' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_6/synth/drone_auto_pc_6.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_6' (72#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_6/synth/drone_auto_pc_6.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_12MUI3R' (73#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:5308]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_E365ZJ' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:5618]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_7' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_7/synth/drone_auto_pc_7.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_7' (74#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_7/synth/drone_auto_pc_7.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_E365ZJ' (75#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:5618]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_SDXJDE' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:5928]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_SDXJDE' (76#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:5928]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1Q2JWSA' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:6214]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_8' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_8/synth/drone_auto_pc_8.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_8' (77#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_8/synth/drone_auto_pc_8.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1Q2JWSA' (78#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:6214]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1YY2XJ2' [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:6524]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_9' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_9/synth/drone_auto_pc_9.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' (78#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_9' (79#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_auto_pc_9/synth/drone_auto_pc_9.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'drone_auto_pc_9' requires 79 connections, but only 77 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:6839]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1YY2XJ2' (80#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:6524]
INFO: [Synth 8-6157] synthesizing module 'drone_xbar_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_xbar_0/synth/drone_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 320'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 352'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 352'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 352'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 352'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_si_transactor' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 10 - type: integer 
	Parameter C_NUM_M_LOG bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 10'b1111111111 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 4 - type: integer 
	Parameter P_M_AXILITE bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 4 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 11'b01111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (81#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110101010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (82#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' (83#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_ndeep_srl' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (84#1) [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_ndeep_srl' (85#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo' (86#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_arbiter_resp' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 11 - type: integer 
	Parameter C_NUM_S_LOG bound to: 4 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_arbiter_resp' (87#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26727]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (88#1) [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26727]
INFO: [Synth 8-6157] synthesizing module 'MUXF8' [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26764]
INFO: [Synth 8-6155] done synthesizing module 'MUXF8' (89#1) [/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26764]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (90#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_si_transactor' (91#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_si_transactor__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 10 - type: integer 
	Parameter C_NUM_M_LOG bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 10'b1111111111 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 4 - type: integer 
	Parameter P_M_AXILITE bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 4 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (91#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_si_transactor__parameterized0' (91#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter' (92#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_ndeep_srl__parameterized0' (92#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo' (93#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_wdata_router' (94#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0' (94#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_wdata_mux' (95#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' (95#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 11 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[8].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[9].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[10].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-638] synthesizing module 'drone_rst_processing_system7_0_100M_0' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/esat/micas-data/software/xilinx_vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (102#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (103#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (104#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (105#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (106#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'drone_rst_processing_system7_0_100M_0' (107#1) [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'drone_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:1134]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0100000001000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0100000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'drone_xadc_wiz_0_0' requires 18 connections, but only 14 given [/users/students/r0713047/Eagle/Eagle7/src/bd/synth/drone.v:1142]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axi_register_slice__parameterized1 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1808.352 ; gain = 306.465 ; free physical = 2423 ; free virtual = 37455
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst_FrequencyTrackerII:db_switch to constant 0 [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/5476/swipt_toplevel.v:151]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1808.352 ; gain = 306.465 ; free physical = 2449 ; free virtual = 37481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1808.352 ; gain = 306.465 ; free physical = 2449 ; free virtual = 37481
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0_board.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0_board.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0_board.xdc] for cell 'drone_i/axi_gpio_led/U0'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0_board.xdc] for cell 'drone_i/axi_gpio_led/U0'
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0.xdc] for cell 'drone_i/axi_gpio_led/U0'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0.xdc] for cell 'drone_i/axi_gpio_led/U0'
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0_board.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0_board.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_xadc_wiz_0_0/drone_xadc_wiz_0_0.xdc] for cell 'drone_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/src/bd/ip/drone_xadc_wiz_0_0/drone_xadc_wiz_0_0.xdc] for cell 'drone_i/xadc_wiz_0/inst'
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/constraints/ZYBO_Master_2018.xdc]
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/constraints/ZYBO_Master_2018.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/students/r0713047/Eagle/Eagle7/constraints/ZYBO_Master_2018.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  FDR => FDRE: 48 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2121.848 ; gain = 0.000 ; free physical = 1961 ; free virtual = 37035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 2121.848 ; gain = 619.961 ; free physical = 2217 ; free virtual = 37292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 2121.848 ; gain = 619.961 ; free physical = 2217 ; free virtual = 37292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for drone_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/RC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/RC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_testpins. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/kill_switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/crypto2020_hash_ip_v1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/SWIPT_2020_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0/inst. (constraint file  /users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_testpins/U0. (constraint file  /users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_led/U0. (constraint file  /users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for drone_i/rst_processing_system7_0_100M/U0. (constraint file  /users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property DONT_TOUCH = true for drone_i/xadc_wiz_0/inst. (constraint file  /users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 117).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:34 . Memory (MB): peak = 2121.848 ; gain = 619.961 ; free physical = 2218 ; free virtual = 37293
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_a_en_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_v_b_din_ctrl_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_i_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mem_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/students/r0713047/Eagle/Eagle7/src/bd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 2121.848 ; gain = 619.961 ; free physical = 2201 ; free virtual = 37279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |drone__GB0    |           1|     35843|
|2     |drone__GB1    |           1|      9597|
|3     |drone__GB2    |           1|     10500|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 72    
	   2 Input      9 Bit       Adders := 18    
	   2 Input      8 Bit       Adders := 14    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 47    
	   2 Input      4 Bit       Adders := 94    
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 28    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 36    
	               47 Bit    Registers := 40    
	               32 Bit    Registers := 84    
	               14 Bit    Registers := 29    
	               12 Bit    Registers := 104   
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 89    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 39    
	                4 Bit    Registers := 88    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 133   
	                1 Bit    Registers := 456   
+---Muxes : 
	   2 Input     88 Bit        Muxes := 22    
	   2 Input     73 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 112   
	   5 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 30    
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 56    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 38    
	   2 Input      8 Bit        Muxes := 444   
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 55    
	   2 Input      4 Bit        Muxes := 96    
	   3 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 134   
	   4 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 11    
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 820   
	   4 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__17 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__16 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__15 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__14 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_arbiter_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 20    
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PWM_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module PWM_measure__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
Module RC_v1_0_S00_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PWM_measure 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
Module RC_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module EAGLE_interface_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module TDP_bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 64    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 411   
	   2 Input      1 Bit        Muxes := 430   
Module crypto2020_hash_ip_v1_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 2     
Module EnvelopeFollower 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module FrequencyTrackerII 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
Module Pwm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SWIPT_2020_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module PWM_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module kill_switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module PWM_AXI__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module PWM_AXI__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[70]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[52]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[43]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[42]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[41]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[40]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[37]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[70]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[52]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[43]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[42]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[41]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[40]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[37]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__1.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[70]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[52]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[43]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[42]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[41]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[40]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[37]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[70]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[52]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[43]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[42]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[41]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[40]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[37]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[70]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[52]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[43]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[42]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[41]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[40]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[37]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[70]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[52]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[43]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[42]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[41]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[40]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[37]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__17.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[70]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[69]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[68]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[67]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[66]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[65]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[52]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[43]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[42]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[41]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[40]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[37]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[72]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Synth 8-3332] Sequential element (m_payload_i_reg[71]) is unused and will be removed from module axi_register_slice_v2_1_17_axic_register_slice__16.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_master_slots[10].reg_slice_mi /\b.b_pipe /\m_payload_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_master_slots[10].reg_slice_mi /\b.b_pipe /\m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/EAGLE_to_AXI_interface_inst/EAGLE_interface_CONTROL_inst/\current_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/EAGLE_to_AXI_interface_inst/EAGLE_interface_CONTROL_inst/\current_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 2121.848 ; gain = 619.961 ; free physical = 2133 ; free virtual = 37238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |drone__GB0    |           1|     26383|
|2     |drone__GB1    |           1|      5054|
|3     |drone__GB2    |           1|      4297|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2195.848 ; gain = 693.961 ; free physical = 1859 ; free virtual = 36972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |drone__GB0    |           1|     26383|
|2     |drone__GB1    |           1|      5054|
|3     |drone__GB2    |           1|      4297|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator`
	Effective logic levels is 2, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_aw_channel`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_aw_channel' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_b_channel`
	Effective logic levels is 3, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_b_channel' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd__1`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd__1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator__1`
	Effective logic levels is 2, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator__1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_ar_channel`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_ar_channel' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_r_channel`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_r_channel' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__1`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__1' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized1`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized1' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized2`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized2' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axi_register_slice`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axi_register_slice' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_axi_protocol_converter`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_axi_protocol_converter' done


INFO: [Synth 8-5816] Retiming module `drone_auto_pc_0`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `drone_auto_pc_0' done


INFO: [Synth 8-5816] Retiming module `m00_couplers_imp_1B3V6J9`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `m00_couplers_imp_1B3V6J9' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd__17`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd__17' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd__17`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd__17' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator__17`
	Effective logic levels is 2, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator__17' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__8`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_aw_channel__8`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_aw_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__8`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__8`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_b_channel__8`
	Effective logic levels is 3, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_b_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd__16`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_incr_cmd__16' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd__16`
	Effective logic levels is 4, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_wrap_cmd__16' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator__16`
	Effective logic levels is 2, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_cmd_translator__16' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__8`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_ar_channel__8`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_ar_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__8`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__8`
	Effective logic levels is 6, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_r_channel__8`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s_r_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__17`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__17' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized1__8`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized1__8' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__16`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__16' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized2__8`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axic_register_slice__parameterized2__8' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axi_register_slice__8`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_17_axi_register_slice__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s__8`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_b2s__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_axi_protocol_converter__8`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_17_axi_protocol_converter__8' done


INFO: [Synth 8-5816] Retiming module `drone_auto_pc_1`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `drone_auto_pc_1' done


INFO: [Synth 8-5816] Retiming module `m01_couplers_imp_4I72GT`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `m01_couplers_imp_4I72GT' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2242.895 ; gain = 741.008 ; free physical = 1831 ; free virtual = 36943
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop counter_hb_reg is being inverted and renamed to counter_hb_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:26 . Memory (MB): peak = 2242.895 ; gain = 741.008 ; free physical = 1828 ; free virtual = 36941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:26 . Memory (MB): peak = 2242.895 ; gain = 741.008 ; free physical = 1828 ; free virtual = 36941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:26 . Memory (MB): peak = 2242.895 ; gain = 741.008 ; free physical = 1827 ; free virtual = 36940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     4|
|3     |CARRY4  |   456|
|4     |LUT1    |   452|
|5     |LUT2    |   783|
|6     |LUT3    |  3687|
|7     |LUT4    |  1452|
|8     |LUT5    |  1155|
|9     |LUT6    |  1899|
|10    |MUXF7   |   137|
|11    |MUXF8   |    94|
|12    |PS7     |     1|
|13    |SRL16   |     1|
|14    |SRL16E  |   198|
|15    |SRLC32E |   428|
|16    |XADC    |     1|
|17    |FDPE    |     1|
|18    |FDR     |     8|
|19    |FDRE    | 10606|
|20    |FDSE    |   484|
|21    |IBUF    |    15|
|22    |IOBUF   |     2|
|23    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|      |Instance                                                                                                  |Module                                                              |Cells |
+------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|1     |top                                                                                                       |                                                                    | 22010|
|2     |  drone_i                                                                                                 |drone                                                               | 21977|
|3     |    processing_system7_0_axi_periph                                                                       |drone_processing_system7_0_axi_periph_0                             | 15292|
|4     |      m00_couplers                                                                                        |m00_couplers_imp_1B3V6J9                                            |  1279|
|5     |        auto_pc                                                                                           |drone_auto_pc_0                                                     |  1279|
|6     |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter               |  1279|
|7     |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s                                  |  1279|
|8     |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel                       |   261|
|9     |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator                   |   232|
|10    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd                         |    85|
|11    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                         |   128|
|12    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                       |     8|
|13    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel                        |    72|
|14    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo                      |    32|
|15    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0      |     7|
|16    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel                       |   255|
|17    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__1                |   232|
|18    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__1                      |    85|
|19    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1                      |   128|
|20    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                       |     8|
|21    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel                        |   123|
|22    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1      |    68|
|23    |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2      |    36|
|24    |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice                       |   566|
|25    |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__1                   |   184|
|26    |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1      |    49|
|27    |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice                      |   184|
|28    |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2      |   148|
|29    |      m01_couplers                                                                                        |m01_couplers_imp_4I72GT                                             |  1279|
|30    |        auto_pc                                                                                           |drone_auto_pc_1                                                     |  1279|
|31    |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__8            |  1279|
|32    |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__8                               |  1279|
|33    |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__8                    |   261|
|34    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__17               |   232|
|35    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__17                     |    85|
|36    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__17                     |   128|
|37    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__8                    |     8|
|38    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__8                     |    72|
|39    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__8                   |    32|
|40    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__8   |     7|
|41    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__8                    |   255|
|42    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__16               |   232|
|43    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__16                     |    85|
|44    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__16                     |   128|
|45    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__8                    |     8|
|46    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__8                     |   123|
|47    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__8   |    68|
|48    |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__8   |    36|
|49    |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__8                    |   566|
|50    |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__17                  |   184|
|51    |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__8   |    49|
|52    |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__16                  |   184|
|53    |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__8   |   148|
|54    |      m02_couplers                                                                                        |m02_couplers_imp_CJLMS                                              |  1279|
|55    |        auto_pc                                                                                           |drone_auto_pc_2                                                     |  1279|
|56    |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__7            |  1279|
|57    |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__7                               |  1279|
|58    |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__7                    |   261|
|59    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__15               |   232|
|60    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__15                     |    85|
|61    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__15                     |   128|
|62    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__7                    |     8|
|63    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__7                     |    72|
|64    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__7                   |    32|
|65    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__7   |     7|
|66    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__7                    |   255|
|67    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__14               |   232|
|68    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__14                     |    85|
|69    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__14                     |   128|
|70    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__7                    |     8|
|71    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__7                     |   123|
|72    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__7   |    68|
|73    |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__7   |    36|
|74    |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__7                    |   566|
|75    |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__15                  |   184|
|76    |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__7   |    49|
|77    |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__14                  |   184|
|78    |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__7   |   148|
|79    |      m03_couplers                                                                                        |m03_couplers_imp_1F9725O                                            |  1279|
|80    |        auto_pc                                                                                           |drone_auto_pc_3                                                     |  1279|
|81    |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__6            |  1279|
|82    |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__6                               |  1279|
|83    |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__6                    |   261|
|84    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__13               |   232|
|85    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__13                     |    85|
|86    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__13                     |   128|
|87    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__6                    |     8|
|88    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__6                     |    72|
|89    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__6                   |    32|
|90    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__6   |     7|
|91    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__6                    |   255|
|92    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__12               |   232|
|93    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__12                     |    85|
|94    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__12                     |   128|
|95    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__6                    |     8|
|96    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__6                     |   123|
|97    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__6   |    68|
|98    |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__6   |    36|
|99    |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__6                    |   566|
|100   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__13                  |   184|
|101   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__6   |    49|
|102   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__12                  |   184|
|103   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__6   |   148|
|104   |      m04_couplers                                                                                        |m04_couplers_imp_9WWXBQ                                             |  1279|
|105   |        auto_pc                                                                                           |drone_auto_pc_4                                                     |  1279|
|106   |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__5            |  1279|
|107   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__5                               |  1279|
|108   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__5                    |   261|
|109   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__11               |   232|
|110   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__11                     |    85|
|111   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__11                     |   128|
|112   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__5                    |     8|
|113   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__5                     |    72|
|114   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__5                   |    32|
|115   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__5   |     7|
|116   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__5                    |   255|
|117   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__10               |   232|
|118   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__10                     |    85|
|119   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__10                     |   128|
|120   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__5                    |     8|
|121   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__5                     |   123|
|122   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__5   |    68|
|123   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__5   |    36|
|124   |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__5                    |   566|
|125   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__11                  |   184|
|126   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__5   |    49|
|127   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__10                  |   184|
|128   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__5   |   148|
|129   |      m05_couplers                                                                                        |m05_couplers_imp_16SS5LQ                                            |  1279|
|130   |        auto_pc                                                                                           |drone_auto_pc_5                                                     |  1279|
|131   |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__4            |  1279|
|132   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__4                               |  1279|
|133   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__4                    |   261|
|134   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__9                |   232|
|135   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__9                      |    85|
|136   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__9                      |   128|
|137   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__4                    |     8|
|138   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__4                     |    72|
|139   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__4                   |    32|
|140   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__4   |     7|
|141   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__4                    |   255|
|142   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__8                |   232|
|143   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__8                      |    85|
|144   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__8                      |   128|
|145   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__4                    |     8|
|146   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__4                     |   123|
|147   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__4   |    68|
|148   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__4   |    36|
|149   |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__4                    |   566|
|150   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__9                   |   184|
|151   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__4   |    49|
|152   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__8                   |   184|
|153   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__4   |   148|
|154   |      m06_couplers                                                                                        |m06_couplers_imp_12MUI3R                                            |  1279|
|155   |        auto_pc                                                                                           |drone_auto_pc_6                                                     |  1279|
|156   |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__3            |  1279|
|157   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__3                               |  1279|
|158   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__3                    |   261|
|159   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__7                |   232|
|160   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__7                      |    85|
|161   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__7                      |   128|
|162   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__3                    |     8|
|163   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__3                     |    72|
|164   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__3                   |    32|
|165   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__3   |     7|
|166   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__3                    |   255|
|167   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__6                |   232|
|168   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__6                      |    85|
|169   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__6                      |   128|
|170   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__3                    |     8|
|171   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__3                     |   123|
|172   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__3   |    68|
|173   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__3   |    36|
|174   |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__3                    |   566|
|175   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__7                   |   184|
|176   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__3   |    49|
|177   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__6                   |   184|
|178   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__3   |   148|
|179   |      m07_couplers                                                                                        |m07_couplers_imp_E365ZJ                                             |  1279|
|180   |        auto_pc                                                                                           |drone_auto_pc_7                                                     |  1279|
|181   |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__2            |  1279|
|182   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__2                               |  1279|
|183   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__2                    |   261|
|184   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__5                |   232|
|185   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__5                      |    85|
|186   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__5                      |   128|
|187   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__2                    |     8|
|188   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__2                     |    72|
|189   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__2                   |    32|
|190   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__2   |     7|
|191   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__2                    |   255|
|192   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__4                |   232|
|193   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__4                      |    85|
|194   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__4                      |   128|
|195   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__2                    |     8|
|196   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__2                     |   123|
|197   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__2   |    68|
|198   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__2   |    36|
|199   |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__2                    |   566|
|200   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__5                   |   184|
|201   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__2   |    49|
|202   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__4                   |   184|
|203   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__2   |   148|
|204   |      m09_couplers                                                                                        |m09_couplers_imp_1Q2JWSA                                            |  1279|
|205   |        auto_pc                                                                                           |drone_auto_pc_8                                                     |  1279|
|206   |          inst                                                                                            |axi_protocol_converter_v2_1_17_axi_protocol_converter__1            |  1279|
|207   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_17_b2s__1                               |  1279|
|208   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_aw_channel__1                    |   261|
|209   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__3                |   232|
|210   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__3                      |    85|
|211   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__3                      |   128|
|212   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__1                    |     8|
|213   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_b_channel__1                     |    72|
|214   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_17_b2s_simple_fifo__1                   |    32|
|215   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__1   |     7|
|216   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_17_b2s_ar_channel__1                    |   255|
|217   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_17_b2s_cmd_translator__2                |   232|
|218   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_incr_cmd__2                      |    85|
|219   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__2                      |   128|
|220   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__1                    |     8|
|221   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_17_b2s_r_channel__1                     |   123|
|222   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__1   |    68|
|223   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__1   |    36|
|224   |              SI_REG                                                                                      |axi_register_slice_v2_1_17_axi_register_slice__1                    |   566|
|225   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__3                   |   184|
|226   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1__1   |    49|
|227   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__2                   |   184|
|228   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2__1   |   148|
|229   |      s00_couplers                                                                                        |s00_couplers_imp_1YY2XJ2                                            |     0|
|230   |        auto_pc                                                                                           |drone_auto_pc_9                                                     |     0|
|231   |      xbar                                                                                                |drone_xbar_0                                                        |  3781|
|232   |        inst                                                                                              |axi_crossbar_v2_1_18_axi_crossbar                                   |  3781|
|233   |          \gen_samd.crossbar_samd                                                                         |axi_crossbar_v2_1_18_crossbar                                       |  3781|
|234   |            \gen_decerr_slave.decerr_slave_inst                                                           |axi_crossbar_v2_1_18_decerr_slave                                   |    71|
|235   |            addr_arbiter_aw                                                                               |axi_crossbar_v2_1_18_addr_arbiter__1                                |    91|
|236   |            addr_arbiter_ar                                                                               |axi_crossbar_v2_1_18_addr_arbiter                                   |    91|
|237   |            splitter_aw_mi                                                                                |axi_crossbar_v2_1_18_splitter__1                                    |     6|
|238   |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                              |axi_crossbar_v2_1_18_si_transactor                                  |   784|
|239   |              \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_18_addr_decoder                                   |    68|
|240   |                \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static                         |     5|
|241   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__49                             |     1|
|242   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and                                 |     1|
|243   |                \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized0         |     5|
|244   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__44                             |     1|
|245   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__45                             |     1|
|246   |                \gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized1         |     5|
|247   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__39                             |     1|
|248   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__40                             |     1|
|249   |                \gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized2         |     5|
|250   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__34                             |     1|
|251   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__35                             |     1|
|252   |                \gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized3         |     5|
|253   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__29                             |     1|
|254   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__30                             |     1|
|255   |                \gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized4         |     5|
|256   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__24                             |     1|
|257   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__25                             |     1|
|258   |                \gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized5         |     7|
|259   |                  \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__18                             |     1|
|260   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__19                             |     1|
|261   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__20                             |     1|
|262   |                \gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized6         |     5|
|263   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__14                             |     1|
|264   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__15                             |     1|
|265   |                \gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized7         |     5|
|266   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__9                              |     1|
|267   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__10                             |     1|
|268   |                \gen_target[9].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8         |     5|
|269   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__4                              |     1|
|270   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__5                              |     1|
|271   |              \gen_multi_thread.arbiter_resp_inst                                                         |axi_crossbar_v2_1_18_arbiter_resp                                   |   101|
|272   |              \gen_multi_thread.mux_resp_multi_thread                                                     |generic_baseblocks_v2_1_0_mux_enc                                   |   235|
|273   |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                             |axi_crossbar_v2_1_18_si_transactor__parameterized0                  |   621|
|274   |              \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_18_addr_decoder__1                                |    68|
|275   |                \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__1                      |     5|
|276   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__96                             |     1|
|277   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__95                             |     1|
|278   |                \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized0__1      |     5|
|279   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__91                             |     1|
|280   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__90                             |     1|
|281   |                \gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized1__1      |     5|
|282   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__86                             |     1|
|283   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__85                             |     1|
|284   |                \gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized2__1      |     5|
|285   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__81                             |     1|
|286   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__80                             |     1|
|287   |                \gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized3__1      |     5|
|288   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__76                             |     1|
|289   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__75                             |     1|
|290   |                \gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized4__1      |     5|
|291   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__71                             |     1|
|292   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__70                             |     1|
|293   |                \gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized5__1      |     7|
|294   |                  \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__67                             |     1|
|295   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__66                             |     1|
|296   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__65                             |     1|
|297   |                \gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized6__1      |     5|
|298   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__61                             |     1|
|299   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__60                             |     1|
|300   |                \gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized7__1      |     5|
|301   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__56                             |     1|
|302   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__55                             |     1|
|303   |                \gen_target[9].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8__1      |     5|
|304   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__51                             |     1|
|305   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__50                             |     1|
|306   |              \gen_multi_thread.arbiter_resp_inst                                                         |axi_crossbar_v2_1_18_arbiter_resp__1                                |   101|
|307   |              \gen_multi_thread.mux_resp_multi_thread                                                     |generic_baseblocks_v2_1_0_mux_enc__parameterized0                   |    72|
|308   |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                               |axi_crossbar_v2_1_18_splitter                                       |     7|
|309   |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                               |axi_crossbar_v2_1_18_wdata_router                                   |    59|
|310   |              wrouter_aw_fifo                                                                             |axi_data_fifo_v2_1_16_axic_reg_srl_fifo                             |    38|
|311   |                \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_16_ndeep_srl__parameterized0__9                  |     1|
|312   |                \gen_srls[0].gen_rep[1].srl_nx1                                                           |axi_data_fifo_v2_1_16_ndeep_srl__parameterized0__10                 |     1|
|313   |                \gen_srls[0].gen_rep[2].srl_nx1                                                           |axi_data_fifo_v2_1_16_ndeep_srl__parameterized0__11                 |     1|
|314   |                \gen_srls[0].gen_rep[3].srl_nx1                                                           |axi_data_fifo_v2_1_16_ndeep_srl__parameterized0__12                 |     1|
|315   |                \gen_srls[0].gen_rep[4].srl_nx1                                                           |axi_data_fifo_v2_1_16_ndeep_srl__parameterized0                     |     1|
|316   |            \gen_master_slots[0].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__1    |   170|
|317   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__1   |    21|
|318   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__1  |   148|
|319   |            \gen_master_slots[1].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__2    |   170|
|320   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__2   |    21|
|321   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__2  |   148|
|322   |            \gen_master_slots[2].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__3    |   170|
|323   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__3   |    21|
|324   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__3  |   148|
|325   |            \gen_master_slots[3].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__4    |   170|
|326   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__4   |    21|
|327   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__4  |   148|
|328   |            \gen_master_slots[4].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__5    |   170|
|329   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__5   |    21|
|330   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__5  |   148|
|331   |            \gen_master_slots[5].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__6    |   170|
|332   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__6   |    21|
|333   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__6  |   148|
|334   |            \gen_master_slots[6].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__7    |   170|
|335   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__7   |    21|
|336   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__7  |   148|
|337   |            \gen_master_slots[7].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__8    |   170|
|338   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__8   |    21|
|339   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__8  |   148|
|340   |            \gen_master_slots[8].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__9    |   170|
|341   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__9   |    21|
|342   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__9  |   148|
|343   |            \gen_master_slots[9].reg_slice_mi                                                             |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__10   |   170|
|344   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9__10  |    21|
|345   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10__10 |   148|
|346   |            \gen_master_slots[10].reg_slice_mi                                                            |axi_register_slice_v2_1_17_axi_register_slice__parameterized1       |    66|
|347   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized9      |    19|
|348   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_17_axic_register_slice__parameterized10     |    46|
|349   |    processing_system7_0                                                                                  |drone_processing_system7_0_0                                        |   247|
|350   |      inst                                                                                                |processing_system7_v5_5_processing_system7                          |   247|
|351   |    axi_gpio_led                                                                                          |drone_axi_gpio_led_0                                                |   161|
|352   |      U0                                                                                                  |axi_gpio                                                            |   161|
|353   |        AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif                                                       |    90|
|354   |          I_SLAVE_ATTACHMENT                                                                              |slave_attachment                                                    |    90|
|355   |            I_DECODER                                                                                     |address_decoder                                                     |    17|
|356   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f                                                           |     1|
|357   |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0                                           |     1|
|358   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1                                           |     1|
|359   |              \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2                                           |     1|
|360   |        gpio_core_1                                                                                       |GPIO_Core                                                           |    29|
|361   |    PWM_AXI_triple_5                                                                                      |drone_PWM_AXI_triple_5_0                                            |   514|
|362   |      U0                                                                                                  |PWM_AXI_triple_v1_0__1                                              |   514|
|363   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple__1                                      |   514|
|364   |          pwm0                                                                                            |PWM_AXI__1                                                          |   285|
|365   |    RC_0                                                                                                  |drone_RC_0_0                                                        |   893|
|366   |      U0                                                                                                  |RC_v1_0__1                                                          |   893|
|367   |        RC_v1_0_S00_AXI_inst                                                                              |RC_v1_0_S00_AXI__1                                                  |   893|
|368   |          PWM_measure_0                                                                                   |PWM_measure__1                                                      |   552|
|369   |    axi_gpio_testpins                                                                                     |drone_axi_gpio_testpins_0                                           |   141|
|370   |      U0                                                                                                  |axi_gpio__parameterized1                                            |   141|
|371   |        AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__1                                                    |    90|
|372   |          I_SLAVE_ATTACHMENT                                                                              |slave_attachment__1                                                 |    90|
|373   |            I_DECODER                                                                                     |address_decoder__1                                                  |    17|
|374   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__1                                                        |     1|
|375   |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__1                                        |     1|
|376   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__1                                        |     1|
|377   |              \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__1                                        |     1|
|378   |        gpio_core_1                                                                                       |GPIO_Core__parameterized0                                           |    12|
|379   |    RC_1                                                                                                  |drone_RC_1_0                                                        |   893|
|380   |      U0                                                                                                  |RC_v1_0                                                             |   893|
|381   |        RC_v1_0_S00_AXI_inst                                                                              |RC_v1_0_S00_AXI                                                     |   893|
|382   |          PWM_measure_0                                                                                   |PWM_measure                                                         |   552|
|383   |    crypto2020_hash_ip_v1_0                                                                               |drone_crypto2020_hash_ip_v1_0_0                                     |  1595|
|384   |      inst                                                                                                |crypto2020_hash_ip_v1_v1_0                                          |  1595|
|385   |        crypto2020_hash_ip_v1_v1_0_S00_AXI_inst                                                           |crypto2020_hash_ip_v1_v1_0_S00_AXI                                  |  1595|
|386   |          EAGLE_to_AXI_interface_inst                                                                     |EAGLE_to_AXI_interface                                              |  1408|
|387   |            EAGLE_interface_CONTROL_inst                                                                  |EAGLE_interface_CONTROL                                             |     5|
|388   |            TDP_bram_inst                                                                                 |TDP_bram                                                            |  1307|
|389   |            KeccakF400Permutation_inst                                                                    |KeccakF400Permutation                                               |    96|
|390   |    SWIPT_2020_0                                                                                          |drone_SWIPT_2020_0_0                                                |   465|
|391   |      inst                                                                                                |SWIPT_2020_v1_0                                                     |   465|
|392   |        SWIPT_2020_v1_0_S00_AXI_inst                                                                      |SWIPT_2020_v1_0_S00_AXI                                             |   465|
|393   |          swipt_toplevel_inst                                                                             |swipt_toplevel                                                      |   452|
|394   |            inst_FrequencyTrackerII                                                                       |FrequencyTrackerII                                                  |   154|
|395   |            inst_Pwm                                                                                      |Pwm                                                                 |   298|
|396   |    PWM_AXI_triple_4                                                                                      |drone_PWM_AXI_triple_4_0                                            |   514|
|397   |      U0                                                                                                  |PWM_AXI_triple_v1_0                                                 |   514|
|398   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple                                         |   514|
|399   |          pwm0                                                                                            |PWM_AXI                                                             |   285|
|400   |    kill_switch_0                                                                                         |drone_kill_switch_0_0                                               |   159|
|401   |      U0                                                                                                  |kill_switch                                                         |   159|
|402   |    PWM_AXI_triple_3                                                                                      |drone_PWM_AXI_triple_3_0                                            |   514|
|403   |      U0                                                                                                  |PWM_AXI_triple_v1_0__3                                              |   514|
|404   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple__3                                      |   514|
|405   |          pwm0                                                                                            |PWM_AXI__3                                                          |   285|
|406   |    PWM_AXI_triple_0                                                                                      |drone_PWM_AXI_triple_0_0                                            |   514|
|407   |      U0                                                                                                  |PWM_AXI_triple_v1_0__2                                              |   514|
|408   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple__2                                      |   514|
|409   |          pwm0                                                                                            |PWM_AXI__2                                                          |   285|
|410   |    rst_processing_system7_0_100M                                                                         |drone_rst_processing_system7_0_100M_0                               |    74|
|411   |      U0                                                                                                  |proc_sys_reset                                                      |    74|
|412   |        EXT_LPF                                                                                           |lpf                                                                 |    26|
|413   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |cdc_sync__parameterized1__1                                         |     4|
|414   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |cdc_sync__parameterized1                                            |     4|
|415   |        SEQ                                                                                               |sequence_psr                                                        |    41|
|416   |          SEQ_COUNTER                                                                                     |upcnt_n                                                             |    13|
|417   |    xadc_wiz_0                                                                                            |drone_xadc_wiz_0_0                                                  |     1|
+------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:27 . Memory (MB): peak = 2242.895 ; gain = 741.008 ; free physical = 1827 ; free virtual = 36940
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 479 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:02:03 . Memory (MB): peak = 2242.895 ; gain = 427.512 ; free physical = 1880 ; free virtual = 36993
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:27 . Memory (MB): peak = 2242.902 ; gain = 741.008 ; free physical = 1891 ; free virtual = 37004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 714 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
931 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:31 . Memory (MB): peak = 2248.895 ; gain = 758.621 ; free physical = 2023 ; free virtual = 37137
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/users/students/r0713047/Eagle/Eagle7/drone/drone.runs/synth_1/drone_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file drone_wrapper_utilization_synth.rpt -pb drone_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2272.906 ; gain = 0.000 ; free physical = 2021 ; free virtual = 37139
INFO: [Common 17-206] Exiting Vivado at Tue Apr 20 13:53:49 2021...
