# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id:     445163790648286209       # Set this to the ID of your Wokwi project (the number from the project's URL)
  title:        "AnalogClockTest1"      # Project title
  author:       "Ahaan and Bruce"      # Your name
  discord:      "ahaan_ps"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Analog Clock with switches... I think"      # One line description of what your project does
  language:     "Wokwi" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "IN1 for OUT0"
  ui[1]: "IN0 for OUT0"
  ui[2]: "IN2 for OUT2"
  ui[3]: "IN3 for OUT3"
  ui[4]: "IN4 for OUT4"
  ui[5]: "IN5 for OUT5"
  ui[6]: "IN6 for OUT6"
  ui[7]: "IN7 for OUT7"

  # Outputs
  uo[0]: "OUT0 for SEVSEG1:A"
  uo[1]: "OUT1 for SEVSEG1:B"
  uo[2]: "OUT2 for SEVSEG1:C"
  uo[3]: "OUT3 for SEVSEG1:D"
  uo[4]: "OUT4 for SEVSEG1:E"
  uo[5]: "OUT5 for SEVSEG1:F"
  uo[6]: "OUT6 for SEVSEG1:G"
  uo[7]: "OUT7 for SEVSEG1:DP"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
