================================================================================ 
Commit: 6b2e9aee975156118a1979761b02413682ed9d2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:32:59 2023 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3811b45a86fec123148b85ed461b13fe27bec96e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:30 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS FSP Version for 4115_01

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xA7
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Mar 27 23:03:07 2023 +0800
Change-Id: Ib9809d1235d4dc58ef0e3bbb3cb8185639af2d27
Original commit hash: d2c0e18a26caef4158c963e6e0f75543ea6193e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6b1c30ef734014ba2b1722a5a1daf92d7582d98f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:28 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4131_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xA9
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10
Update BIOS version to 4115_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Mar 27 22:04:55 2023 +0800
Change-Id: I223c8644ebbdbd0cc5c45e4194909fd034efda58
Original commit hash: 9e8bc68b1ece5023c0891399ab4360ac421822b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 878671e2fb1c80591a15a91b9d99266f15639029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:26 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "Fix the issue of PEI_MIN_MEMORY_SIZE value doesn't align"

[Issue Description]
When change tcss one port to two port
Board getting shutdown after 0055 postcode

[Resolution]
Revert "Fix the issue of PEI_MIN_MEMORY_SIZE value doesn't align"

[Impacted Platform]
RPLS

Hsd-es-id: 14019029272
Original commit date: Mon Mar 27 20:33:10 2023 +0800
Change-Id: Ief68b103d8496cf7e5f729214f919806d282ca9c
Original commit hash: 251b7150151e97b7634362bfe3739e916ddf6db9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Platform.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 250be5952d240e28bf4ac9b11262bc9c849feda5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:24 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4115_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xA7
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50
Update BIOS version to 4115_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Mar 17 16:36:23 2023 +0800
Change-Id: Icb16753af54591bf815b9195ee5929cb49c5c138
Original commit hash: 60dd1d8d2b0d6f223271ac54ce2096dbb39c62c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3e0c861cd413d53ee0dba202f492cb8343c02333 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:21 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000115 update for RPL B0

[Feature Description]
Updated patch 0x00000113 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15013026984
Original commit date: Fri Mar 17 14:58:40 2023 +0800
Change-Id: If83cb816815a7e79e511f7e81e910397e359ae16
Original commit hash: 4103c45858b7f3c4c462df6547969dd6430b5017

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 34af4cc723b8ff507bc75018319ad4210ff10c96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:19 2023 +0800 
-------------------------------------------------------------------------------- 
Update comment for TBD3 NVS

[Issue Description]
Customer not update TBD3 NVS then meets BSOD.

[Resolution]
Add comment about set TBD3 NVS to 1 when TBT RTD3 enable

Package/Module:
AlderLakeBoardPkg/Acpi

[Impacted Platform]
RPLS

Hsd-es-id: 15013002850
Original commit date: Thu Mar 16 16:34:53 2023 +0800
Change-Id: I48e4eafd8b8a55beaf1061f52df64a4276f41e62
Original commit hash: 30c8db928e16f5aeb32da12167c6684d246a2bae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c

================================================================================ 
Commit: 9b865e3f0d115e8037082cda8dfe17c440726f14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:17 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4114

[Feature Description]
Add uCode m_c0_b06a2_00004114.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15013011289
Original commit date: Thu Mar 9 20:40:46 2023 +0800
Change-Id: I8316e6b51e82e68fa1198242412a93e86a7ca791
Original commit hash: d9eab4d8dc9966639b0fa0cee9911f810c188d5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c0741d7c8c4a6b2c31f44e1209597418e1d55954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:12 2023 +0800 
-------------------------------------------------------------------------------- 
Stop watchdog timer when user attempts to PXE boot

[Issue Description]
BIOS doesn't stop watchdog timer when user attempts to PXE boot

[Resolution]
Register an event for stopping watchdog timer when user attempts to
PXE boot

Package/Module:AlderLakePlatSamplePkg/Features/Amt

[Impacted Platform]
ALL.

Hsd-es-id: 15013010907
Original commit date: Wed Mar 15 18:20:17 2023 +0800
Change-Id: Iec43206fbc2ef98171c6df6fa2e87acd2bb28cf7
Original commit hash: e93fafd87906798c3e9a7cf40dc029d3d266997b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf

================================================================================ 
Commit: e38021e8208a53d7c6ff9b649a08dec64459bfb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:10 2023 +0800 
-------------------------------------------------------------------------------- 
Set the Slot Implemented Bit

[Issue Description]
Slot Implemented bit is always set to 1

[Resolution]
Change the slot implented bit according to the setup options

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012780559
Original commit date: Tue Feb 21 10:16:55 2023 +0530
Change-Id: I2add76f7c09ce56836bb9ade066050637725056f
Original commit hash: 6d6836e64f15c37a4e42ec53c0f4b6078c65712b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: c774c1bff594a4c16836c4d220aa8f47fe09abb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:07 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S19] Not disclose GaP Support if not refresh

[Issue Description]
GaP support capability is disclosed if refresh silicon not present

[Resolution]
Not disclose GaP Support if not refresh

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S19

Hsd-es-id: 15013002646
Original commit date: Tue Mar 14 14:12:19 2023 +0800
Change-Id: Iacd6a1f4a3e07f975d8850f4cd2332ffbf15ccb4
Original commit hash: 964dd0ebbdda4bd3849c194d480cd06d3f7001e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: 935e5f90fee6c2d1ce0791620c5579e70d0b76c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:05 2023 +0800 
-------------------------------------------------------------------------------- 
Fix the issue caused by the change of WlanGap after the capsule update

[Issue Description]
After the capsule update, the PcdWlanGapSupport value changes from
true to false, resulting in GetVariable return buff too small when
the function InstallBrds() is run.

[Resolution]
Change the code logic, When the variable name is the same, the
structure and size is different. First clear the structure
previously existing in NVRam, and then SetVariable use the
right structure.

Package/Module:
AlderLakePlatSamplePkg/Features

[Impacted Platform]
RPL.

Hsd-es-id: 16020026359, 16020029355
Original commit date: Wed Mar 15 19:47:53 2023 +0800
Change-Id: I19978e383c27fd7c00e4a29eaaf36d9f1b6ec2a5
Original commit hash: 78b3d019f79ebe8eb09bc63e7d938515d7fb429e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c

================================================================================ 
Commit: 69db479ca94ded98b4be74f7fe978a653a545bd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:03 2023 +0800 
-------------------------------------------------------------------------------- 
Logic change in previous code style improvement

[Issue Description]
1. MeInitPostMem.c : Return error status will cause other device not
be hidden

[Resolution]
1. MeInitPostMem.c : If get SiPolicy or AmtPeiConfig failed or
AmtSolEnabled is 0, hide the SOL device.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 16020002716
Original commit date: Fri Mar 10 16:45:21 2023 +0800
Change-Id: I6f9c3552189ebc81a397c98d30d1b1c5c1323569
Original commit hash: 164f9b1ec5fd6e43fd8c7858138b2d4a1bbc72ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 3196fa47f20992600727b2b0b7358d9278812fa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:12:00 2023 +0800 
-------------------------------------------------------------------------------- 
Discrete BT audio offload for RPL-U refresh

[Feature Description]
Discrete BT audio offload for RPL-U refresh.
Set SSP2 gpio setting workable for discrete BT audio offload.

Package/Module:
AlderLakePBoards

[Impacted Platform]
RPL-U Refresh

Hsd-es-id: 15012884718
Original commit date: Mon Mar 13 19:44:50 2023 +0800
Change-Id: I308a7b26f25df1619b752277deb7da6312630b9a
Original commit hash: b60ae9669861bc29f5dfbc24748b0570b73c120f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: e98ea5c3dc5045e7a5e750424a4f5b822708f8b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:58 2023 +0800 
-------------------------------------------------------------------------------- 
SecureEraseDxeLib: can't convert pointer UINT16* to UINT32*

[Issue Description]
Pointer "&Port" points to an UINT16 object (16 bits),
but it is dereferenced as UINT32 (32 bits).
This may lead to memory corruption.

[Resolution]
Define the "&Port" as UINT32

Package/Module: AlderLakePlatSamplePkg/SecureEraseDxeLib

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15013004768
Original commit date: Wed Mar 15 08:48:02 2023 +0800
Change-Id: Id5ffc24c3e14652ff1d2aaebd6a7eb6dbbefda6c
Original commit hash: e8b27223c5ba963ca05299a8584b38b731651079

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c

================================================================================ 
Commit: bc6e107871968581e21056312d59fa77c7d6f110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:55 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update the default build target

[Feature Description]
Update the default build target to RPLS
since converged ADL/RPL source

Package/Module:
AlderLakeBoardPkg, AlderLakeFspPkg,
ClientOneSiliconPkg

[Impacted Platform]
RPL, ADL

Hsd-es-id: 15012999046
Original commit date: Tue Mar 14 13:24:03 2023 +0800
Change-Id: I606d64ee9949a16592c66d29c17934eeb8a4fb6d
Original commit hash: 61f979313b8518a9a9f2348dc9d957e203d6fd75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 9f8ed1d169b998b4e1ef531fcf849750ebff98fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:52 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-U Refresh] Wi-Fi 7 function should not controlled by board id.

[Issue Description]
Wi-Fi 7 control controlled by board id in patch table(DXE) update.

[Resolution]
Move patch table data update away from board id.
Patch table update in DxeInitLib.c

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-U Refresh

Hsd-es-id: 15012992961
Original commit date: Mon Mar 13 17:41:16 2023 +0800
Change-Id: I7bcbe6557ec81c8f9143093671d357073c660aeb
Original commit hash: b8328b4d165086eef4d8f7d57d2b99138c3418e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: f42bccdf9846d029d44ff8045d74ba368682da2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:50 2023 +0800 
-------------------------------------------------------------------------------- 
Clean Up the ADL PCD and tags non-MRC part

[Feature Description]
Clean Up the RPL PCD and tags.

Package/Module: All

[Impacted Platform]
ALL

Hsd-es-id: 15012964503
Original commit date: Thu Mar 9 15:32:32 2023 +0800
Change-Id: I2f0f7168295db4a9fdbc8d02440125b01646ba28
Original commit hash: a8be35d5d48d315f58ac8937a87da1b8c421377c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.fdf
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeFspPkg/Upd/FsptUpd.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.inf
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/Ps2IoTrapHandler.c
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/Main.vfr
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.uni
AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/StatusCodeSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/ClientOneSiliconBuild.ini
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf

================================================================================ 
Commit: ac4eb7ab638e3f253611b35c870c11f2c73c26d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:35 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-U Refresh] Wi-Fi 7 function should not controlled by board id.

[Issue Description]
Wi-Fi 7 control controlled by board id in patch table update.

[Resolution]
Move patch table data update away from board id.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-U Refresh

Hsd-es-id: 15012992961
Original commit date: Mon Mar 13 11:25:02 2023 +0800
Change-Id: Id0f7395693fb545efdddf3d82ed0508f9cae3500
Original commit hash: 51870d6d8d50cc38fc2808f4667814c3744e201d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5192be5218c21f0e3e02de5ebf3ee068a58b0907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:32 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Code Inspection and keep logic

[Issue Description]
Some code changes changed the code logic
We should not change the code logic

[Resolution]
Restore the code logic

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL,RPL

Hsd-es-id: 15012960314
Original commit date: Thu Mar 9 13:45:50 2023 +0800
Change-Id: I2316db4c10debed6086b646f8a20e54c085eb633
Original commit hash: b04ae18aa838294f1101dfb03c5072458543063a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c

================================================================================ 
Commit: 0f989f1b29c0813dfd1cb93c52db5921af8cd98b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:30 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code style II

[Issue Description]
Code is not compact in previous code style improvement

[Resolution]
Improve code style

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012960314
Original commit date: Thu Mar 9 10:39:54 2023 +0800
Change-Id: I2901433696236b82829120c4dea6326189f5c37d
Original commit hash: 1d821c3c0b20f9182669c1c5ce1763931474cd88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: dc37a18809924096fc72843c8b5fccd32ea4adfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:27 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4113

[Feature Description]
Add uCode m_c0_b06a2_00004113.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15012981294
Original commit date: Thu Mar 9 20:40:46 2023 +0800
Change-Id: Idcf21c93ced5895b2b84b631325dfef72f5ccbf6
Original commit hash: 85ed253d821a0fa74084898e40144f910faebf55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 36fb33492a8f533887a2ca6b320efeb3cca637a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:25 2023 +0800 
-------------------------------------------------------------------------------- 
SecureErase: add verification and documentation.

[Feature Description]
1. add verification
2. add documentation
3. fix the issue while connected more than two SSD and Opal enabled
input wrong password for one SSD, all SSD enabled Opal erase fail
4. fix the issue while connect two SATA and password set
input wrong password for one SATA, all SATA erase fail

Package/Module: AlderLakePlatSamplePkg/SecureErase

[Impacted Platform]
ADL, RPL.

Hsd-es-id: 15012824317
Original commit date: Tue Feb 21 14:15:11 2023 +0800
Change-Id: I7eb7830ab74cf4c1c90ebdff34ec28c3310bd2ba
Original commit hash: 9a5cea915f38fc36303298c33048859e7ed1f8fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Documentation.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Documentation.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseCommon.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Verification.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Verification.h
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: b635a210786db727398661b6e360b190b85923a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:22 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL P] Align WLAN driver/fw version with RPL-S

[Feature Description]
Merge Wifi RPLS with RPLP
RPLP version change from 3.2.17.22371 to 3.2.19.22457

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPLU,RPLS,RPLP

Hsd-es-id: 15012790737
Original commit date: Fri Mar 10 01:48:36 2023 -0800
Change-Id: Id7070dbb5d41e793dc3b98fed8b3b5048cc39183
Original commit hash: 76e0d8b36682838aca282fa7897140aa76f4cc42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 803173a151eea9dab63d2f92321c75d93ccedabc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:20 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL P] Align BT driver/fw version with RPL-S

[Feature Description]
Merge BT drivers of RPLP and RPLS
RPLP version change from 3.4.5 to 3.5.1.6

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPLS,RPLU,RPLP

Hsd-es-id: 15012884826
Original commit date: Fri Mar 10 02:23:08 2023 -0800
Change-Id: I97021eb2fcd1f5cfa20cbdc7b6e80ad4aefcbae2
Original commit hash: 663736a280ef2cd51c8d5564f25480cc8d7848f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f86666a015568adb66476e29a2ed8fd8ce17c948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:18 2023 +0800 
-------------------------------------------------------------------------------- 
Adjust CNVi and CNVd BT offload setup option to
Connectivity Configuration

[Feature Description]
Adjust CNVi and CNVd BT offload setup option to
Connectivity Configuration

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012894041
Original commit date: Thu Mar 9 20:37:19 2023 +0800
Change-Id: I97af9982f1cb54abc7360d102097018ddbd4a8f1
Original commit hash: 686375efb56cab96bc15a000560e7a4c427a239b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl

================================================================================ 
Commit: 365860366df13d75b6e6fa9db62700bf5b5fd4f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:16 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-U Refresh] Wi-Fi 7 control via DSM Function 12.

[Feature Description]
New ability for OEM to control Wi-Fi 7
enablement/disablement in each country

Package/Module:
AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-U Refresh

Hsd-es-id: 15012884816
Original commit date: Tue Mar 7 14:53:25 2023 +0800
Change-Id: I1504fe3ebcaac174a74715efda00fda9cb2d9efa
Original commit hash: 75b9413c4caa796239e47464346838ab024fd3f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 9d3bcc8c1a5475b29ee57ea0c2ea81354c3bae72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:14 2023 +0800 
-------------------------------------------------------------------------------- 
Common method miss definition in RPL-S/U refresh

[Issue Description]
Method SBIE, RIPM and RBCA being called in BT feature common asl.
But we only found those method definition
in RPL Hx update specific SSDT table.

[Resolution]
Add these method into below board xhci
BoardIdAdlPLp4Rvp (RPL-U Refresh)
BoardIdRplSAdpSDdr5UDimm1DCrb (S14)
BoardIdRplSAdpSDdr5UDimm1DOc (S19)
BoardIdRplSbgaAdpSDdr5SODimmCrb

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-S/Hx/U refresh

Hsd-es-id: 15012883021
Original commit date: Tue Mar 7 16:49:41 2023 +0800
Change-Id: I7061e43ff317b4148c3c37c17caea08302049e64
Original commit hash: fe89e89d36595289ddef8586a444b03dc61160e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS14Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS19Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl

================================================================================ 
Commit: 75af2a7d2e3093c86853b5c77b8dc6770ecff137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:12 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Code Inspection and keep logic

[Issue Description]
Some code changes changed the code logic
We should not change the code logic

[Resolution]
Restore the code logic

Package/Module:
AlderLakePlatSamplePkg
ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012960314
Original commit date: Tue Mar 7 15:52:55 2023 +0800
Change-Id: Id0a0889cb0fd9b62bd559e4f972443bfa4266272
Original commit hash: 29c674ea476d3bbf3e83daa22b1a031d58e4edb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c

================================================================================ 
Commit: 8f1eea263ac71f0eb16bd23355e061d67720b5de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:09 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Correct the length of EAP Identity when in ASCII format

[Issue Description]
Tls connection fail over WiFi in OCR flow due to invalid identity.
The profile sync gets "aruba" for idenity but only "aru" is
configured to supplicant.
This was due to missing conversion between unicode and ascii
string which resulted in invalid strlen.

[Resolution]
Correct the length of EAP Identity when in ASCII format

Package/Module: AlderLakePlatSamplePkg/WifiConnectionManagerDxe

[Impacted Platform]
ALL

Hsd-es-id: 15012901351
Original commit date: Mon Mar 6 23:28:33 2023 +0800
Change-Id: I727857305a722a269515f34015221fa7ffcc2318
Original commit hash: c480b4060f3414053e0235a75d15450177dbb839

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c

================================================================================ 
Commit: b0b83f023ccacb07045c4dc516c4626acf93b56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:07 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1065

[Feature Description]
Integrate ADLP GOPV1065.

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 15012939459
Original commit date: Tue Mar 7 15:31:47 2023 +0530
Change-Id: I2be474265931d3accb8796ab099c6168aa69de80
Original commit hash: 084d01de88d53aa7539acc7e9f716e80f1cf87c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: bf9f2aa68da5ad337376bfa776bbdb00d37a9c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:05 2023 +0800 
-------------------------------------------------------------------------------- 
RPL-U Refresh - GaP PRR

[Feature Description]
The common PRR code are in the PR for RPL-Hx Refresh.
This PR add board specific code for RPL-U Refresh
so that it can support GaP PRR
The RPL-U Refresh reuse AdlPT3Lp5Rvp

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-U Refresh

Hsd-es-id: 15012884655
Original commit date: Tue Mar 7 15:36:00 2023 +0800
Change-Id: I15eadee7297594edd376b1363a193e1efd656b57
Original commit hash: 13a73a4ed1f7afe7068a1107907ec197508f8d24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 98c9df6234c2b43e97af86130c799444971517e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:11:03 2023 +0800 
-------------------------------------------------------------------------------- 
Watchdog Timer is not working after setting enable in BIOS page

[Issue Description]
Watchdog Timer is not working after setting enable in BIOS page

[Resolution]
1. Stop WatchDog Timer after sending DID, then start BIOS WatchDog
Timer if the corresponding option policy is true with non-zero value
in the BIOS timeout setting.
2. Register an EndOfDxe event after starting BIOS WatchDog Timer
to stop BIOS WatchDog Timer before any third party Option ROM.
3. Start BIOS WatchDog Timer after third party Option ROM is complete.
4. In the end of ReadyToBoot phase, Stop WatchDog Timer and start OS
WatchDog Timer if the corresponding option policy is true with
non-zero value in the OS
timeout setting.
5. Stop WatchDog Timer before entering BIOS page.

Package/Module:
ClientOneSiliconPkg/IpBlock/Amt
AlderLakePlatSamplePkg/Features/Amt

[Impacted Platform]
ALL.

Hsd-es-id: 15012862558
Original commit date: Thu Feb 23 18:52:42 2023 +0800
Change-Id: I3c033c804ee1a66e09fbd7f2b754c244c4e6286c
Original commit hash: 9b9fa20775388a3363545527ae098456966dbb36

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c

================================================================================ 
Commit: 6dcdc46bdf8263724c1ef26f031faf2a19928846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:58 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][GPIO]Fix PcdWlanResetGpio missing

[Issue Description]
PcdWlanResetGpio missing set on S14, S19, SB1 and SB2

[Resolution]
Configure PcdWlanResetGpio on on S14, S19, SB1 and SB2

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-S, RPL HX

Hsd-es-id: 15012889927
Original commit date: Mon Feb 27 14:12:22 2023 +0800
Change-Id: I87ab9d9a8c6f7171170703ca0268d02852ff17a1
Original commit hash: 1d1d33406e62e4bea2ac217825300db33561e992

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: acfa3006cd9be38699d303975fc8415c601a5faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:56 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4112

[Feature Description]
Add uCode m_c0_b06a2_00004112.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15012890023
Original commit date: Fri Feb 24 21:03:37 2023 +0800
Change-Id: I736e5eddf2b5cc1a54541443047e11b267153231
Original commit hash: 271ec252a90018057eb9dac197010c5d2b628471

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 01d2ca0463d01270d15ebcfff47f0cf145dda6df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:54 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add TBON support for PEG slot

[Issue Description]
TBON func not support PEG slot

[Resolution]
Add TBON support for PEG slot

Package/Module:
AlderLakePlatSamplePkg/Features/Tbt

[Impacted Platform]
RPL

Hsd-es-id: 15012881193
Original commit date: Thu Feb 23 16:56:09 2023 +0800
Change-Id: I9da1046d5b0c5629543d4c7d0a259a0a690af700
Original commit hash: 7301efad6a038a71fefaa3ab0ba21c2d27109b0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 84b1869a2d560521bda2e29629778fb2793742e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:52 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S/HX] Enable CNVd discrete BT audio offload support

[Feature Description]
Implement CNVd discrete BT audio offload feature

Package/Module:
RaptorLakeSBoards
AlderLakePlatSamplePkg
ClientOneSiliconPkg

[Impacted Platform]
RPL-S/HX

Hsd-es-id: 16019419084
Original commit date: Thu Feb 23 16:45:26 2023 +0800
Change-Id: Icce1f446d466dcc42c5983d5fb1937b9d40daa9d
Original commit hash: 8ed42f1af42376d749f9fa46de65c7341f8df926

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 1139a68e4355445a09deac70bcfcb51d29f79ecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Fix the Revision of PSR_CONFIGURATION is missed issue

[Issue Description]
Policy Check fail cause PSR_CONFIGURATION found,
but PSR_CONFIGURATION_REVISION not found in

[Resolution]
Add PSR_CONFIGURATION_REVISION to fix this issue

Package/Module:
Features

[Impacted Platform]
ALL

Hsd-es-id: 15012943181
Original commit date: Mon Mar 6 15:30:22 2023 +0800
Change-Id: I9e54ed86bf29f871cfef33baacda8251e2e26a93
Original commit hash: 0e5de138cb1108d618654ef4770fcc1405139dfb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h

================================================================================ 
Commit: 0c32a4e3c3a6ab71f5f053193e25c04494410c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:44 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.147

Hsd-es-id: N/A
Original commit date: Thu Mar 16 22:28:42 2023 -0700
Original commit hash: cbe46caf72eed31fce309e433e5d70da813edede

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4054aac5e08940aed7bc54fcf92f9d07433eb308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:42 2023 +0800 
-------------------------------------------------------------------------------- 
memory oc update

[Feature Description]
Add OcSupport from BIOS setting MemoryProfile.
To enable memory OC, need to change the memory profile to xmp profile.

Package/Module: MRC

[Impacted Platform]
OC

Hsd-es-id: 22016963998
Original commit date: Mon Jun 27 16:24:50 2022 +0800
Change-Id: I2a3d2a998412b7167a1ab5541cd2549681209181
Original commit hash: 39bc8400c0d88b4a38ca8334b222bd9127788dc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0bd0685a105fe12ed0b2aa19265d720f238dcd50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:40 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.146

Hsd-es-id: N/A
Original commit date: Thu Mar 16 22:13:17 2023 -0700
Original commit hash: 691ed32435bbfa059f5a35756f175bbc27f55af3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 162eacfd9fd6c1c15e84c2351a3f3279e65486ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:37 2023 +0800 
-------------------------------------------------------------------------------- 
Improve PPR repair

[Feature Description]
PPR repair update with some improvements.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
All ADL when PPR enabled

Hsd-es-id: 15013009199
Original commit date: Wed Mar 15 12:23:06 2023 +0800
Change-Id: I4618194863da4d6bb09cb5f631975b15ee4475ff
Original commit hash: c9b343d90ab5e918d0b6863d82d1724aa9bc0e01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 689051ffec6c82a9ce938e09cfe1f9ae16cb6616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:34 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.145

Hsd-es-id: N/A
Original commit date: Mon Mar 13 22:24:51 2023 -0700
Original commit hash: 809d3e597a75dc35b6be8f0acf82d8a1d00c1d4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ba1accf37bdf454ae6ea730fb785234390e9c8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:32 2023 +0800 
-------------------------------------------------------------------------------- 
1Rx16 8G Memory RMT margin improvement on 2DPC DDR5 UDIMM

[Feature Description]
8G Memory RMT margin improvement on 2DPC DDR5 UDIMM

Package/Module: MRC

[Impacted Platform]
DDR5 UDIMM

Hsd-es-id: 22016675981
Original commit date: Tue Feb 7 14:53:35 2023 +0800
Change-Id: Ifc4a725d6775a51173c7ad7fb439d5fa1b2e5b06
Original commit hash: 9b30e2bbb565b6ca85f0a41bba5559b8bc71cf0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: ffdade79daf5f3e959aa34dca93fe3ac479bef95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:29 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.144

Hsd-es-id: N/A
Original commit date: Mon Mar 13 07:35:22 2023 -0700
Original commit hash: 23b5470140cd71d4001eedab85c341ea757e41a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d27cbe731342890ec94bd653453a3db6cb50367f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:26 2023 +0800 
-------------------------------------------------------------------------------- 
Clean Up the MRC ADL PCD and Restricte tags

[Feature Description]
Clean Up the ADL Pcd and tags.

Package/Module: All

[Impacted Platform]
All

Hsd-es-id: 15012964503
Original commit date: Wed Mar 8 17:04:45 2023 +0800
Change-Id: Ic69643cc822ce9aa5438be92d2b6f32cf1f2f64f
Original commit hash: ad6af67a81a6e517728014bf4f8fbb9944e681ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 17b197a6b296bc58d68486f16be2c7f514152701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:17 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.143

Hsd-es-id: N/A
Original commit date: Thu Mar 9 17:14:37 2023 -0800
Original commit hash: f2b080fea43501d59d0fd3f31a7d4834b0f93758

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6899e85056103aa9e0320bcb489a368b803da62f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:15 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 early DIMM DFE enabling update

[Feature Description]
DDR5 early DIMM DFE enabling update
Enable early dimm dfe for
1. DDR5 and 1DPC and normal DIMM and Frequency >= 5200
2. DDR5 and (2DPC or double size DIMM) and frequency >= 3200
3. DDR5 and Mixed DIMM

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016767316
Original commit date: Tue Feb 28 05:50:16 2023 +0800
Change-Id: I2d7fc7bd63b04414a5ba42db601f7ca632be5b47
Original commit hash: 2d91254fb976a6cfb05491453b55720b8207c41f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 385f4dbda5aab6949cebd8087afedfdcfeac1a25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:13 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.142

Hsd-es-id: N/A
Original commit date: Wed Mar 8 23:19:58 2023 -0800
Original commit hash: bc117155581b369edd59076644148e13f67bba27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b9576e7d49ca77e29ce7614b4c33f694fcfc302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:11 2023 +0800 
-------------------------------------------------------------------------------- 
Add SAGV option to Catlow BIOS menu.

[Feature Description]
Revert the suppressed SAGV options.

Package/Module:
CatlowPlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
Catlow

Hsd-es-id: 15012951259
Original commit date: Tue Mar 7 11:26:59 2023 +0530
Change-Id: Id979c69f71118a3a48b7d16ad1ea47e7e1ca3c8e
Original commit hash: f50243b905f5794b5796cb3023219fba22f31806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 40c459f4709690bb0b1c9c6bd0616bf8b4e41cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:09 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.141

Hsd-es-id: N/A
Original commit date: Tue Mar 7 16:13:36 2023 -0800
Original commit hash: c6961a91c74f94f39f41f45b3986493f2f5bfec9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b87708a8377fb0be7d1b455fb5945d56367a602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:07 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 5200

[Feature Description]
DDR5 SODIMM 5200

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016760080
Original commit date: Wed Mar 1 00:43:48 2023 +0800
Change-Id: I33ae52e16ad85893af47362eefc91b48d486093a
Original commit hash: a19423273464f90ed659b6dc8d872000faa67bd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 41260fccf8c7ce580c6fea9755081ee4c07018b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:05 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.140

Hsd-es-id: N/A
Original commit date: Mon Mar 6 11:52:02 2023 -0800
Original commit hash: 678f87c945d19a8d88da1e7dd49f49d15ba64f0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17f9a65f7c392fb9dc634b40df71003fe57f2a73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:10:03 2023 +0800 
-------------------------------------------------------------------------------- 
Update disabling Disabling FGR and PBR for DDR5 WA.

[Feature Description]
Update disabling Disabling FGR and PBR for DDR5 WA.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016751037
Original commit date: Wed Jan 25 09:46:29 2023 +0800
Change-Id: I674cca2f8118c18ff4344e5fbf87412e06c0fb63
Original commit hash: 64740bc7d42c192a12b760747e9d1e270b6503df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2ddcbcf3f0a582af760f6ea1b3ab4e4231bab7da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:58 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.139

Hsd-es-id: N/A
Original commit date: Wed Mar 1 10:40:31 2023 -0800
Original commit hash: 785bf1d9cd0f876b121a26b1cd075565296d155f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50f8721153b46c83b7c96976f0d7b4e74c4289ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:56 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 DFE Gain support update

[Feature Description]
DDR5 DFE Gain support update.
Add the negative value support.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016726808
Original commit date: Wed Mar 1 13:21:35 2023 +0800
Change-Id: I2a45f7a109ee318cce3b9a23a9d76c5bff93a84c
Original commit hash: 92ed57a7dba95c9a885ebf783b052417c8c5dab3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 63fdda6267612cf87257157e884d8f83d25fba52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:54 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.138

Hsd-es-id: N/A
Original commit date: Fri Feb 24 14:52:28 2023 -0800
Original commit hash: 6b268e9904df3a3c200540765e317f8c48301417

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 224dbabecf53c202831825075a9c8dbd11af6284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:52 2023 +0800 
-------------------------------------------------------------------------------- 
Enable 4tck write preamble and change wrds to 25 for a 5600 DIMM

[Feature Description]
Enable 4tck write preamble and change wrds to 25 for a 5600 DIMM

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016714230
Original commit date: Tue Feb 14 06:43:24 2023 +0800
Change-Id: Ib3729388b2bb1e1fa30d4837d9e96ef8d733aafa
Original commit hash: 7977bd25b7f5bf98d750153d78ec9c2c30f4ef39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 3648e4e9abad07513230e2f18420f5d55165fab7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:49 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.137

Hsd-es-id: N/A
Original commit date: Thu Feb 23 23:29:01 2023 -0800
Original commit hash: 79e50ff89e0b4020fa49e1000f42d0247161cc81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d09c44bcff49c05bcc7d48bc0f3d0c0c2b9e816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:47 2023 +0800 
-------------------------------------------------------------------------------- 
MrcCpgcModifyReadCredits update

[Feature Description]
In function MrcCpgcModifyReadCredits,
ISM may be busy when MRC is programming Cpgc.
Increase the polling time would solve this.

Package/Module:
MRC

[Impacted Platform]
ALL

Hsd-es-id: 22016676721
Original commit date: Tue Feb 7 15:38:04 2023 +0800
Change-Id: I379d208349af43a788d6763f01b04169c8f8fcc0
Original commit hash: 3856ed0e499c00fe646624d4f3a5ecc09df76023

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c

================================================================================ 
Commit: 6d40c04b1769076614c148d364fb82c2f6f6177f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:45 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4084_00

(cherry picked from commit 0c2cf7206eab8f3fcc163f00b2fa5e549f4db345)

Thu Feb 23 08:47:39 2023 -0800
Original commit date: Thu Feb 23 08:47:39 2023 -0800
Original commit hash: d86ba4c33af6f526ee944b4ea180fef953bf583a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 68ebb819fb02808407d3ef9e51cd57c5955b1d1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:43 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 274

(cherry picked from commit de34de82e04e7ed92bd0c99f862af502c8df29e0)

Thu Feb 23 01:37:30 2023 -0800
Original commit date: Thu Feb 23 01:37:30 2023 -0800
Original commit hash: 1915402480b9cb7c1b4dd0583763544d9bd38278

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 817ee2064631514475f83950798ffadf7e060f80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:41 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Unnecessary function is declared in DTbtCommonLibNull.c

[Issue Description]
1.DtbtQueryUsb4Ver() is only needed when dTBT is supported. Hence it's
not required in DTbtCommonLibNull.c.
2.BIOS cannot be built successfully when PcdDTbtEnable is set to FALSE.

[Resolution]
1.Removed DtbtQueryUsb4Ver declaration from DTbtCommonLibNull.c. By
doing so, PcdSwcmForDtbtSupport can be removed from DTbtCommonLibNull
library as well.
2.Corrected inappropriate code to solve build errors observed when
PcdDTbtEnable is set to FALSE.

Package/Module: AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14018685929
Original commit date: Mon Feb 20 13:28:30 2023 +0800
Change-Id: I380560a754f297322e0c7bf8471ccb21ede35cde
Original commit hash: 00673fdf494b3c10f63d6ecb9608fad2453d8ace

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 4fc193f77f8d719ef507a60e37f1b0de68f9b245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:39 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.136

Hsd-es-id: N/A
Original commit date: Wed Feb 22 21:51:45 2023 -0800
Original commit hash: 79df4d8f6bf616c3870b0c1af1b12e7072fdf09d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0fc4407eefd5836306023c9e6bbcf12ee20ae47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:37 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL] Hit ASSERT when decoding address 0

[Issue Description]
When decoding address 0, hit an assert.

[Resolution]
EnhConfigArrayConst is an INT16 array, while
enh_config_arr is INT32 array.

Need change EnhConfigArrayConst to INT32 array.

Package/Module:
Address decoder.

[Impacted Platform]
ADL all.

Hsd-es-id: 15012850164
Original commit date: Mon Feb 20 14:35:22 2023 +0800
Change-Id: I2c24d5ef12f913fa5555f9f4364e19748586ccbf
Original commit hash: 4f19782574cd600d6c609857e2824b9d5d9e5631

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c

================================================================================ 
Commit: be1b979e97db9bc3234e3df7531d88181978de2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:33 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4083_00

(cherry picked from commit 8a8fea14d2a872799e7525db1906393c0673dbac)

Wed Feb 22 08:47:20 2023 -0800
Original commit date: Wed Feb 22 08:47:20 2023 -0800
Original commit hash: 567a1fde4e0d092c07b9c3ad41c49b63b22a91d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8760d0f9e35a533df86a952712268f2d445fe924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:31 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 273

(cherry picked from commit cf511f270437b2e69361ff63b133b126547f16bf)

Wed Feb 22 01:24:24 2023 -0800
Original commit date: Wed Feb 22 01:24:24 2023 -0800
Original commit hash: 2626386d5fdce1c254b07dfcf77e5d8fcfc6645a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 12bc202c04ee2a9fd024e0fc5cb7414ff5516da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:29 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add ACPI log when OPM write to EC

[Issue Description]
ACPI log not print when OPM write to EC

[Resolution]
Add ACPI log when OPM write to EC

Package/Module:
AlderLakePlatSamplePkg/Features/UsbTypeC

[Impacted Platform]
RPL

Hsd-es-id: 15012856509
Original commit date: Tue Feb 21 15:14:18 2023 +0800
Change-Id: I8c0ddc45e941c456305ddad47acf6b687aca0ef3
Original commit hash: e9d4b32f923361c422d2624849848c3d2292f125

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: fab174ea82ae92b9d5ebaabed8274f854e06be1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:27 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.135

Hsd-es-id: N/A
Original commit date: Tue Feb 21 23:49:02 2023 -0800
Original commit hash: 0237864186cf3cd65684aef5316e392941f3147b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5370401a6ba476741fb977413bfdec0c72e3803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:25 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 5600 for a new SODIMM 1Rx16

[Feature Description]
Enable DDR5 5600 for a new SODIMM 1Rx16

Package/Module: MRC

[Impacted Platform]
DDR5 SODIMM

Hsd-es-id: 22016692828
Original commit date: Sun Feb 19 13:17:09 2023 +0800
Change-Id: If039b1a91caedfda4e48e1eab91f6abc1292722b
Original commit hash: 780af1b347a6cd1bba7ff5cfa29ca50619b964d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d47c90f98d8101a2fe199bbbdd744b76791f9a6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:18 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4082_00

(cherry picked from commit 8d0deff9e9c541023f327d84fa08c1e1469b8972)

Tue Feb 21 08:47:43 2023 -0800
Original commit date: Tue Feb 21 08:47:43 2023 -0800
Original commit hash: 6bbba7ef0e3481d62267b4b18c220b1980e1e1df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e0430d1c50e77bf57aec76cd30634e6e260a098 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 272

(cherry picked from commit c6b6af36f1be3ad5d9540b2bdcf934aaa5375a5a)

Tue Feb 21 01:23:44 2023 -0800
Original commit date: Tue Feb 21 01:23:44 2023 -0800
Original commit hash: 83f486c3e3197eadbe3a67297bfb13d74e2ba9d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 66e260201ce4bd67592e688a53a5988504e771a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:08 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4081_00

(cherry picked from commit 35f430b2e61afe2e338ef1811e4c70392d7475c9)

Mon Feb 20 08:47:51 2023 -0800
Original commit date: Mon Feb 20 08:47:51 2023 -0800
Original commit hash: 760326d04be57562a2e818598f8660c1ca93d136

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e73e47e48b06d520645f93ed255f878171f686a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:03 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 271

(cherry picked from commit f32a5a2c6c27a6d47adc793a3263bec9a8f85b50)

Mon Feb 20 01:23:17 2023 -0800
Original commit date: Mon Feb 20 01:23:17 2023 -0800
Original commit hash: 043b2dabcf8a27194db6e6b9cf75a7ad945e7134

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d15b823b8ce6fe8510ebf5503b093c1d69a2abdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:09:01 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL] Integrating GOP for ADL P/M V1064

[Feature Description]
[ADL] Integrating GOP for ADL P/M V1064

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16019746429
Original commit date: Wed Feb 15 09:26:23 2023 +0530
Change-Id: I46271aeb5dc3418d1a6b0d256445e5c54451ffe5
Original commit hash: bc238d873511b982250f8e5d9112c1cc758338f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 02e5d01ce36d2981977b08e6d2a8652e204e9826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:59 2023 +0800 
-------------------------------------------------------------------------------- 
CD Clock 480 for RPL Gen13 Display

[Feature Description]
CD Clock 480 for RPL Gen13 Display

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16019749757
Original commit date: Mon Jan 30 13:32:44 2023 +0530
Change-Id: Iaa48346917eb4e1d32e3879e75982c824587caff
Original commit hash: 747395b0182359a3edf29f0867d5bd1f3f4f9e00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.inf

================================================================================ 
Commit: 45306f2700c2561abf78880d422e552ce6ea6c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:54 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4077_00

(cherry picked from commit c601bde23c6a9eb6a685cbcd9ed566579d03c676)

Sun Feb 19 08:47:59 2023 -0800
Original commit date: Sun Feb 19 08:47:59 2023 -0800
Original commit hash: b32d17ecf3ae7e1258eefa70c244b07bcbf0fb17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 027df9c258248a87d7b6dd3e8a85853c2212f6ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:52 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 270

(cherry picked from commit 9a5b7cc2734b94120cbfafcf3f9f4ef28f443f59)

Sun Feb 19 01:22:41 2023 -0800
Original commit date: Sun Feb 19 01:22:41 2023 -0800
Original commit hash: bbd842ae45dc4320692b91add3aa3fba62c1c023

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eef1e5f6c5bf38b01602b305be0439a6fe4ebc04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:49 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4076_00

(cherry picked from commit 0ced7fe8efad9341470bd8faccd4308bba57e60c)

Sat Feb 18 08:50:01 2023 -0800
Original commit date: Sat Feb 18 08:50:01 2023 -0800
Original commit hash: e990862de74d8db2cc7c945db7d81f2c06b32397

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 906fbd1e7b38e044ba665de0e0721669fca9d1cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:47 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 269

(cherry picked from commit b91c95e3270e226da730bdefac302e26577d0e61)

Sat Feb 18 01:24:06 2023 -0800
Original commit date: Sat Feb 18 01:24:06 2023 -0800
Original commit hash: 884f198f7267b324690ee8261218c545a938bb4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5dc431dbccaa1202a169ebc0dd3091cfe15b569d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:43 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4075_00

(cherry picked from commit 042da0fcc9a294355a40a7a3acbf46b5896222a9)

Fri Feb 17 08:47:33 2023 -0800
Original commit date: Fri Feb 17 08:47:33 2023 -0800
Original commit hash: a9309ec43740c47ac824e0eccb8af3f7aeb3e62c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 392c112123cc5137b06488e57fb2e59714c89a04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:40 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 268

(cherry picked from commit f70e80455105583287e68ad7d9aadce2ede9bdb8)

Fri Feb 17 01:24:01 2023 -0800
Original commit date: Fri Feb 17 01:24:01 2023 -0800
Original commit hash: 91d95b00884f2ed5ced43be70d50f980643a3778

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d367438bebfe6859dcb49035ef459ea4ea1a5472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:30 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4074_00

(cherry picked from commit ff8437824b068cbe8460fdc380995c7b00bc998c)

Thu Feb 16 08:48:12 2023 -0800
Original commit date: Thu Feb 16 08:48:12 2023 -0800
Original commit hash: fe8d316750d490469ceb787bb3520a10db546ee6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cc1b564c2035910cfa273038a96389345af7e808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:28 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] [PCI][SIP] Program missed PCIE register values

[Issue Description]
During test following issues were caught, where we are creating
the DataMasks (DataOr32/DataAnd32) but we are not programming them
to regiters.

[Resolution]
Add missing code programming PCIE register.

Package/Module:
C1S/IpBlock/LibraryPrivate/PeiPcieSipInitLib

[Impacted Platform]
RPL

Hsd-es-id: 15012773801
Original commit date: Wed Feb 15 16:16:06 2023 +0100
Change-Id: I7de5a64ef8a421bd735b8fa90edff1fee32198ed
Original commit hash: da798848aa47b9d4362983b3956df1e833a19efa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 65f81d495888692557a48509fd70e274862c66b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:24 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 267

(cherry picked from commit 509c8d6c77e26dde6bed4405a289120e7e49b26f)

Thu Feb 16 01:24:00 2023 -0800
Original commit date: Thu Feb 16 01:24:00 2023 -0800
Original commit hash: b4b530d3385605466b653ab7dc6c56e39b31f6fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 06286c0a5b49ab65774a03635edf406b12977783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:22 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL] SPI CS Polarity set flow is incorrect.

[Issue Description]
Currently code is able to set CS polarity only for CS0 and for
CS1 onwards it will always set it to zero.
After code inspection issue fix BIOS considers that this bits
to be 0 by default but they are one hence should follow set
reset logic.

[Resolution]
Modified the flow by adding correct bit displacement and
set/reset flows.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo/Spi

[Impacted Platform]
ALL

Hsd-es-id: 16019762234
Original commit date: Thu Feb 16 09:48:00 2023 +0530
Change-Id: Ib5c3cc4ebe09c4dcd5d3c1e71bc588434318fc3f
Original commit hash: edc066c0e3ceef3ad54de2a47c888978b32c9d60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c

================================================================================ 
Commit: bc4f39c3469df81aed16c46acea930c8334ed50f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:15 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][Code Inspection] issues in Intel/ClientOneSiliconPkg/IpBlock/Smbus

[Issue Description]
Fix Code Inspection issue.

[Resolution]
Fixed Code Inspection issue.

Package/Module: ClientOneSiliconPkg/IpBlock/Smbus

[Impacted Platform]
ALL

Hsd-es-id: 16019503929
Original commit date: Tue Feb 14 17:13:17 2023 +0530
Change-Id: I63aef9ec30f097bd59738eb3e758a56a9d085adf
Original commit hash: 80089539480ca64617e0e1703c1f6597fdca915e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: 966946a339daa4e3faac1d012f0e870dd7bc87d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:12 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.134

Hsd-es-id: N/A
Original commit date: Wed Feb 15 14:19:51 2023 -0800
Original commit hash: 2515a68442f7ef55bf1eb4539a5cf5bb78afad28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28916c6ef2465f7b9178ef288d95b8349f7adcd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:10 2023 +0800 
-------------------------------------------------------------------------------- 
Catlow DDR Power meters

[Feature Description]
Tracking ACT, RD, WR command power for ddr5 by setting below fields:
OS_TELEMETRY_CONTROL_0_0_0_MCHBAR.ENABLEOSTELEMETRY
PM_DIMM_ACT_ENERGY_0_0_0_MCHBAR.DIMM*_ACT_ENERGY (defualt:0xD)
PM_DIMM_RD_ENERGY_0_0_0_MCHBAR.DIMM*_RD_ENERGY (defualt:0x28)
PM_DIMM_WR_ENERGY_0_0_0_MCHBAR.DIMM*_WR_ENERGY (defualt:0x2C)

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15012569525
Original commit date: Mon Dec 19 20:15:46 2022 +0800
Change-Id: Ied06fae37331ff3f8effdfbdec40cae19f970179
Original commit hash: 113b3e722da349a678452e5193e1383832d5d025

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 05695971ad052f1529b754008a19b380ad23c6b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:06 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4073_00

(cherry picked from commit 74481ffac75eb7ff7365ce04a42131e92b04aecc)

Wed Feb 15 08:47:57 2023 -0800
Original commit date: Wed Feb 15 08:47:57 2023 -0800
Original commit hash: 81d0a29c7c39a87586a24f670d0001886063bd14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c437243b941e3d238a010e03ece6338bc45406e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:02 2023 +0800 
-------------------------------------------------------------------------------- 
Code Inspection Port

[Issue Description]
Code Inspection Issues

[Resolution]
Ported Code Inspection Fix from Latest Codebase

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019137527
Original commit date: Wed Jan 18 18:07:10 2023 +0530
Change-Id: I38cdf51984a2a19a25759b68285141b18e87080b
Original commit hash: 7e7b13136f932bc7f57cf1dceb4400c344af7739

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliApi.h
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/Include/XmlCliFeature.dsc
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/Readme.md
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/XmlCliCommonPei.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dec
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dsc

================================================================================ 
Commit: 99dffed1ed06948607510463e1e0e3c5653e6fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:08:00 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] [PCI][DMI_SIP] Correct the Set TcVC mapping logic.

[Issue Description]
During test, there was found bugs where variables were
overwritten before they could be used.

[Resolution]
Remove code which was overwriting variables.

Package/Module:
C1S/IpBlock/LibraryPrivate/PeiPcieSipInitLib

[Impacted Platform]
RPL

Hsd-es-id: 16019449918
Original commit date: Mon Feb 6 19:17:15 2023 +0100
Change-Id: Ic5f1f004731af28303f70f0486bcc648561c1b70
Original commit hash: d757e86b2d3f3816773122152216fe09892af434

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 3adb02d75d2ab89369bffbc6f1be03ca2334ec30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:57 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 266

(cherry picked from commit a625896dafbe3575ebb63c3ea9c7a3b07e9c0e35)

Wed Feb 15 01:23:19 2023 -0800
Original commit date: Wed Feb 15 01:23:19 2023 -0800
Original commit hash: 265232e0c91fc474a53c6414c5a66c8218378c96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dc8eae9adb75cbf3adf0020b32b539b9cd951874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:55 2023 +0800 
-------------------------------------------------------------------------------- 
[DTBT] Define DSLT method in Rtd3PcieTbt.asl to avoid BSOD

[Issue Description]
Observe BSOD at boot when dTBT enabled but TBT controller
is not responsive.
If TBT is not booting correctly, gDTbtInfoHobGuid hob is not created.
Missing hob prevents load of DtbtSsdt asl table which contains DSLT
definition.
BSOD happens at boot when the undefined DSLT method is called by
Rtd3PcieTbt.asl file.

[Resolution]
Define method DSLT in Rtd3PcieTbt.asl so it is always available.
Rename macro PCIE_RP_TYPE_CPU to avoid redefinition of value from
ClientOneSiliconPkg code.

Package/Module:
AlderLakeBoardPkg/Acpi
AlderLakePlatSamplePkg/Features/Tbt

[Impacted Platform]
ALL

Hsd-es-id: 15012778845
Original commit date: Fri Feb 10 13:54:45 2023 +0800
Change-Id: I0622918d9988374ce4857bb1df02b767f3a3b77c
Original commit hash: 1335b86fb7a579e6c17c22f86858a9a4988d7c48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: da5b2aef867baa9e2cb3620795e24c8039c1f793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:52 2023 +0800 
-------------------------------------------------------------------------------- 
RPL: Fix PcdWlanGapSupport not true on S refresh DC2

[Issue Description]
PcdWlanGapSupport not enabled on DC2

[Resolution]
Enable PcdWlanGapSupport when 1) or 2) meet
1) Board ID is RPL-S S19 or RPL HX update RVP
2) Silicon is RPL refresh

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL S/Hx

Hsd-es-id: 15012787070
Original commit date: Mon Feb 6 09:30:26 2023 +0800
Change-Id: I1f6a9f7fb516cb4f2aee0f0994124bd4287a194e
Original commit hash: 5aaa65a73a4c60435fe6d555dabde1afab0c7cc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: 9e84118f9afec67f03e1641958fce99cfe5d6933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:48 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4072_00

(cherry picked from commit e65a7ee0639c2476d9f58004c719791fbc66c628)

Tue Feb 14 08:47:59 2023 -0800
Original commit date: Tue Feb 14 08:47:59 2023 -0800
Original commit hash: 07b53a3a71d003f7639ed21963bd19c332526e0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8bed0d7a9d6cb35bc5074fc42c33518e015dda31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:46 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 265

(cherry picked from commit 2112135a4e0f8e5473f62552567f5672d1996e2c)

Tue Feb 14 01:23:43 2023 -0800
Original commit date: Tue Feb 14 01:23:43 2023 -0800
Original commit hash: 0acedbce4f52b4dc652508e2bebc4dc9564acf0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 094697040177038a8d2bc7afc49b41ebda9ffa21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:42 2023 +0800 
-------------------------------------------------------------------------------- 
Fix the issue of PEI_MIN_MEMORY_SIZE value doesn't align

[Issue Description]
The value of PEI_MIN_MEMORY_SIZE doesn't align,
and it will cause a AC hang issue.

[Resolution]
Remove the definition of PEI_MIN_MEMORY_SIZE in AlderLakePlatSamplePkg

Package/Module:AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012526267
Original commit date: Fri Feb 10 15:10:06 2023 +0800
Change-Id: I08d49279164cc319d9aeb068bf93f535253da08a
Original commit hash: 773662b6082cde4e2361a46586be36aef409796a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Platform.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 17075820b72c4f41ea8c25e827945ba8f9d3c0b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:39 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4071_00

(cherry picked from commit 99eeaf218bada67c683b62b00f5937b37dd7161a)

Mon Feb 13 08:47:59 2023 -0800
Original commit date: Mon Feb 13 08:47:59 2023 -0800
Original commit hash: f128cd9e2add835c060491e9b16be3eedc67d64a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ad034c30a5781ec003b9b217658149b703f8e463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:37 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 264

(cherry picked from commit a077e1532f020cd9de35971e045cc6d68e7ac5cb)

Mon Feb 13 01:23:24 2023 -0800
Original commit date: Mon Feb 13 01:23:24 2023 -0800
Original commit hash: 21c3a8397b43a68beca1655a86fb49503b5de092

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 58235d48bfbea94823becead4b10a4eec0dbea99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:35 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000113 update for RPL B0

[Feature Description]
Updated patch 0x00000113 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15012768273
Original commit date: Thu Feb 9 11:23:38 2023 +0800
Change-Id: I44dd6cd56a90f83560c342f5ef87e3be8a31dcdb
Original commit hash: 287b21be4ad2ae750826bf73e8327c143ac6b33d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f92c1cc49638dd0f4b9cdb0d3d90a87087a3a2bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:33 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.133

Hsd-es-id: N/A
Original commit date: Sun Feb 12 15:14:50 2023 -0800
Original commit hash: c5b0ad7218b87da3ecbb15ba2d8cf5a23e21a5ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 568e97e076467dcc4a6abdb63f5cc27c6bae1cbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:31 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 5600 for a new UDIMM 1Rx8

[Feature Description]
Enable DDR5 5600 for a new UDIMM 1Rx8

Package/Module: MRC

[Impacted Platform]
DDR5 UDIMM

Hsd-es-id: 22016645793
Original commit date: Thu Feb 9 06:23:49 2023 +0800
Change-Id: If109cf3cfb3f8e2b61a90c79f5c366d9fd8608e1
Original commit hash: 299eb1a9c592553790e3c6e78671fdcb04105661

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f74a6acdc3ab37a262906ad0ba6b463232a1e2d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:27 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4067_00

(cherry picked from commit 34215d471650cf7a9c2a197c02a38ee5952b2dd9)

Sun Feb 12 08:47:15 2023 -0800
Original commit date: Sun Feb 12 08:47:15 2023 -0800
Original commit hash: e86a8f3d072db17d1b0ba91c928f602a675785ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 356ad8b39b8cfeda896a12e62606688631f89eca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:25 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 263

(cherry picked from commit 971de93a5ef03f81cb7c140b2cd56b25ea6941f6)

Sun Feb 12 01:22:38 2023 -0800
Original commit date: Sun Feb 12 01:22:38 2023 -0800
Original commit hash: dbf38896edccb047fb0645fbe4b93d1ed601a78f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fc8a2bd90d86b528cd6aded3440dfda9b275c5df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:21 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4066_00

(cherry picked from commit 19633c1adfff610ef7bd4ae29d17c0a66f776c35)

Sat Feb 11 08:47:03 2023 -0800
Original commit date: Sat Feb 11 08:47:03 2023 -0800
Original commit hash: 026812bef750abc9498e561f5d9490d7fdd5f476

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9820bb592d9e929abdfc76ae66b73ddfab753dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:19 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 262

(cherry picked from commit 9ce93561125d29f1e302b9a5bc9a6b694b0bf761)

Sat Feb 11 01:23:42 2023 -0800
Original commit date: Sat Feb 11 01:23:42 2023 -0800
Original commit hash: b122d928678ea6ad31b290896acb5545b11df130

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fdea76e274f4a7f4fd73f070f595d6e52fe7dc9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:17 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update Package PL1 tau value

[Feature Description]
Update PkgPwrLim1Time

Package/Module:
C1S

[Impacted Platform]
S

Hsd-es-id: 15012746052
Original commit date: Tue Feb 7 11:01:32 2023 +0800
Change-Id: I6586c0db5136e1b9e96c730088750770b3f00dd2
Original commit hash: 403bc85361f9c514ec3d8161db47af5000d1e7ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf

================================================================================ 
Commit: 4b1b05693358f3ef5eda8d48c8aa14ad2fdefa27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4065_00

(cherry picked from commit 7de5193f051944804621223f14366573223d78be)

Fri Feb 10 08:47:46 2023 -0800
Original commit date: Fri Feb 10 08:47:46 2023 -0800
Original commit hash: 6b4cd860f337a77789dbfcb39d4f9386c329fc93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b564347b13003c98deb0126cd31f1144ac59947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:12 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 261

(cherry picked from commit 2400cc49df98606148f3545e3314bd3ec5c66834)

Fri Feb 10 01:22:48 2023 -0800
Original commit date: Fri Feb 10 01:22:48 2023 -0800
Original commit hash: cea0d7fd110e44c0f215c975385ccf07aa537bd4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1372bd3b4c4716783b3b8c85df8ab28c8b84f782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:08 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4064_00

(cherry picked from commit 1cdb5df6e2eb629122e0a8324c9ce9107f9a4730)

Thu Feb 9 08:48:14 2023 -0800
Original commit date: Thu Feb 9 08:48:14 2023 -0800
Original commit hash: 20b57f1f6392593c372b7f92db0bdd798a8b4b65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40af7c6ca9d3859a9ca80dc4509dac08d78e2995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:05 2023 +0800 
-------------------------------------------------------------------------------- 
EPG Verification - x710 and x510 width degrade issue

[Issue Description] or [Feature Description]
Width degrade when performing SBR. Expected to be x4, but degrade to x2

[Resolution]
BIOS solution to clear the bit DRXTERMDQ for these specific devices

Package/Module:CatlowBoardPkg/CatlowBoards

[Impacted Platform]
Catlow

Hsd-es-id: 15012653815
Original commit date: Fri Jan 13 12:25:21 2023 +0530
Change-Id: I1b0e05ca0619efab2eb98bc180272effb552c110
Original commit hash: 2ce949f5e865a47719090af112746360807bd829

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf

================================================================================ 
Commit: 56e5409b7ea41c8f21db71da963a4624f05f1d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:02 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 260

(cherry picked from commit a51d8ff2e793d7c49c3901c86e272ada75c3a47c)

Thu Feb 9 01:25:01 2023 -0800
Original commit date: Thu Feb 9 01:25:01 2023 -0800
Original commit hash: 473f70aff7e3a10ee546cd0587e53231602f7536

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 847632f7f0da37a6ce5ff765b64bc1ad882b1e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:07:00 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.132

Hsd-es-id: N/A
Original commit date: Wed Feb 8 22:18:44 2023 -0800
Original commit hash: fdc89d749e7bec04cf38aadd7334edafffb1cfc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c376860c8aff688e19283670f258eaaf13266c17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:58 2023 +0800 
-------------------------------------------------------------------------------- 
OdtTypeString update for display

[Feature Description]
OdtTypeString update for display.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012748046
Original commit date: Wed Feb 1 13:21:27 2023 +0800
Change-Id: I7e655f7da8a9ed8e6beed978d7688036615fb6b1
Original commit hash: 4800312418c0f0ddc67e5c3a56fd31789a752144

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b26deec623e20890c760e56ae379ff50fa62ae40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:55 2023 +0800 
-------------------------------------------------------------------------------- 
Program missed PCIE register values according to BWG.

[Issue Description]
Not programming registers as per bios writers guide recommendation.

[Resolution]
Updated code to program the registers with the values recommended in
bios writers guide

Package/Module:
ClientOneSiliconPkg/PcieRp

[Impacted Platform]
ALL

Hsd-es-id: 16019449712
Original commit date: Mon Jan 30 21:32:54 2023 -0800
Change-Id: I8a04402256cc5537f3096a4f0696e7a8acd098d3
Original commit hash: d6e2def825659eede3acee73c0b1e52686718483

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: efbfa57dcff2c33796cc549f3cafaa12f8a4a636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:52 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Fix "USB Exposed Port System Test" fail

[Issue Description]
The OEM table ID of RPL-HX update same as RPL-HX

[Resolution]
Modify the OEM table ID of RPL-HX update

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16019687893
Original commit date: Thu Feb 9 10:41:39 2023 +0800
Change-Id: If51417695c772ef5502663168af9292bdfad144e
Original commit hash: 883d0fc1fe379e95e15ae14ad729f2effb1b2323

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 1c690a5c0191d13a597a1d33697e413d84a261e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:48 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4063_00

(cherry picked from commit 394bc5ddeab61e20f899982ba8f23ab464087024)

Wed Feb 8 08:47:33 2023 -0800
Original commit date: Wed Feb 8 08:47:33 2023 -0800
Original commit hash: 4ffaa0df90f1b11d188554b281952ec042b48e1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64da4450c36e4f1d69838c1b8a497c80e45df9f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:46 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P 2MR] BSOD at boot when RTD3 disabled

[Issue Description]
BSOD at boot on ADL-P 2MR platform when RTD3 disabled.

[Resolution]
Add RTD3 check to avoid enabling RTD3 Methods when RTD3 is disabled.

Package/Module:
AlderLakeBoardPkg/Acpi

[Impacted Platform]
ADL-P 2MR

Hsd-es-id: 15012762036
Original commit date: Wed Feb 8 21:01:11 2023 +0800
Change-Id: Ia703d60c6a9345dc4d2b0bf40dc9f850d6d0bd48
Original commit hash: 49bee33bbbaaf4b4a6a1bb75ed92acda082c6974

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl

================================================================================ 
Commit: a0137fda1024588e924aba17b34fb3dbb2835790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:43 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 259

(cherry picked from commit fccceaf2cdae73be93d86dd3387ac8e3c08931cd)

Wed Feb 8 01:22:35 2023 -0800
Original commit date: Wed Feb 8 01:22:35 2023 -0800
Original commit hash: 5b8b4e153937d6f985867bea4810d61dc5e964b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da21fe135490d402ff2b9f33f8ea2526f2461e30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:34 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4062_00

(cherry picked from commit d38c056a8929a44470d16ec922ca69e5a8f481c0)

Tue Feb 7 08:48:00 2023 -0800
Original commit date: Tue Feb 7 08:48:00 2023 -0800
Original commit hash: 2ce0f6f6726062aca459c7b8fcc4fae09599814c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b5316482d220f4dc9f68ab99a2a3df0d544e245a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:31 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 258

(cherry picked from commit 2696be9d1ba3ed55eb62e10598259a96164307f2)

Tue Feb 7 01:22:57 2023 -0800
Original commit date: Tue Feb 7 01:22:57 2023 -0800
Original commit hash: 3f1e59ef262507b2e3e2f26c71fc5b3c7e57b9c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5436769b966347e2516c1744af5ce1a5b21c4c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:27 2023 +0800 
-------------------------------------------------------------------------------- 
Logically dead code fix in PcieRp

[Issue Description]
Logically dead code in PcieRp

[Resolution]
Fix logically dead code in PcieRp

Package/Module: ClientOneSiliconPkg/IpBlock/PcieRp

[Impacted Platform]
All

Hsd-es-id: 16019232030
Original commit date: Mon Feb 6 15:20:53 2023 +0800
Change-Id: I6387b318521954c92dfdf219d147cf92da9a0ee1
Original commit hash: 3ed449e6c55d5a89c30e788021b6f0574a121827

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 3c14b5399c64c60dd3af6934d493088e6c8712a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:23 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.131

Hsd-es-id: N/A
Original commit date: Mon Feb 6 19:50:41 2023 -0800
Original commit hash: 38d226e80a9dea101104663438ff7e595e4a025f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4525af2b8638b0fbdfddfff873bcca3c9ca0c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:20 2023 +0800 
-------------------------------------------------------------------------------- 
RPL: Add new RPL CPU support

[Feature Description]
Add new RPL CPU support

Package/Module:
C1S

[Impacted Platform]
S

Hsd-es-id: 15012739740
Original commit date: Mon Feb 6 14:38:23 2023 +0800
Change-Id: I270b2ff0671ffde68c2fdc1515226517a92ca5f8
Original commit hash: 0dcacbca53bbb8dfdb3c4195216f8484a0ed38b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 923bb7b9f90980544fa3ae2056a87df17763c107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:14 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4111

[Feature Description]
Add uCode m_c0_b06a2_00004111.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15012739261
Original commit date: Mon Feb 6 13:26:43 2023 +0800
Change-Id: I888762219d488120813bcc27b9cadf803905e52f
Original commit hash: 21e52178f5541f579a574cd49989b264f7551a21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f5f1fd10e334c18d6d3a69c03e4264d247390c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:11 2023 +0800 
-------------------------------------------------------------------------------- 
Fix the EFI boot hangs/fails when Aperture set to 512 in BIOS

[Issue Description]
EFI boot hangs on EXT release when Aperture set to 512 or higher.

[Resolution]
remove the non-sense SA restrict tag.

Package/Module:
AlderLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
ALL, Y, U, S, H, etc.

Hsd-es-id: 16019338906
Original commit date: Tue Jan 3 22:58:34 2023 +0800
Change-Id: Ifa31b0b2574a536271089f98ffd1afe9d7754ef2
Original commit hash: 4f9a5d3c6854f3f89a6b349ad46acd991ce2bc3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h

================================================================================ 
Commit: 9bcf280479472d73d615039683f43456f830bfd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:05 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.130

Hsd-es-id: N/A
Original commit date: Mon Feb 6 10:18:07 2023 -0800
Original commit hash: 9deaa6031ef8ab2a8400628fe3e6ebaa993bdf0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22abcadc487193d384f5b7b0a1a3bce860ba012c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:06:02 2023 +0800 
-------------------------------------------------------------------------------- 
Enabling LP5x high frequency

[Feature Description]
Enabling LP5x high frequency

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016629810
Original commit date: Tue Jan 10 13:12:36 2023 +0800
Change-Id: I5db1de185bc2a35935e3212fbe7f138c2908caf4
Original commit hash: 77922b4292141f6d6bee931955233d5734b958ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 95360cb3dbc0d49a2ab025932f7e870882276886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:55 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4061_00

(cherry picked from commit f811cfc44a913be50aeee164ee910d49b0632043)

Mon Feb 6 08:47:47 2023 -0800
Original commit date: Mon Feb 6 08:47:47 2023 -0800
Original commit hash: b853cee6206723f2c6a2f688233c5eae77276257

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 580b4c6afc849afe723bcc85188ca88603636346 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:52 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Virtual Keyboard in not working in POST on BOM3.

[Issue Description]
Virtual Keyboard is not working with Pre Bios page,
for BOM 3 THC Base SPI Panel 4 corner virtual
keyboard itself is not visible.

[Resolution]
1. Update Usage variable before installing AbsPtrProtocol.
2. Increments are not required while parsing THC Output Report.
3. Follow Read->Modify->Write flow while stopping DMA.

Package/Module: ClientOneSiliconPkg/IpBlock/Thc

[Impacted Platform]
ALL

Hsd-es-id: 16019520958
Original commit date: Fri Feb 3 11:53:47 2023 +0530
Change-Id: I4606e1003eba931afec2c588a90c313efcb8abca
Original commit hash: 43557dd7b0a0a2b9f09af333e6d154dba6f31f51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: f923a58ee92bb9ff77ea6cb46f3a0d19f788d5d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:50 2023 +0800 
-------------------------------------------------------------------------------- 
[BR PEG] Enable PEG RP D3cold support

[Feature Description]
- Adding PowerResource for RPLHx PEG2 report and undo check when
CPU type of RP.
- Adding Method DSLT to calculate correct SLOT number for CPU
and PCH case
- Set PEG Flag for DTBT AIC PEG2 slot usage
- Adding PRW and L6F PEG2 slot case

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012734512
Original commit date: Fri Feb 3 17:10:21 2023 +0800
Change-Id: Iee79c11075e66bd8540ea85fe0760034821e0c43
Original commit hash: f4213fd057556d5d3bfcc8ff0b8d0993fc44b7c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 5d35ee8e7a607e23c60e15e0cba3e57c75a547bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add _DSD switch for support PEG slot BR enable

[Feature Description]
_DSD also exists CpuPcieRpCommon.asl and Rtd3PcieTbt.asl
Create DSD flags in SA NVS and debug message to switch both functions.

Package/Module:
ClientOneSiliconPkg/SystemAgent

[Impacted Platform]
RPL-S

Hsd-es-id: 16019591816
Original commit date: Tue Jan 31 18:10:06 2023 +0800
Change-Id: If2d338f2db854781a001ed223360b154fa7354af
Original commit hash: dcad8cb253bfd2de0d98a678700171382d0088e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 60a105940ee56055a91e386b0aeed2a1052dbdc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:45 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 257

(cherry picked from commit c9fe4d7a5b5b745b2a62832d56c91aed58cc2ef8)

Mon Feb 6 01:22:23 2023 -0800
Original commit date: Mon Feb 6 01:22:23 2023 -0800
Original commit hash: 9582fc17b8c1026676ca528fad67753253f844fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7036cfce042e1adc5c261148ed11a9093af3463a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:42 2023 +0800 
-------------------------------------------------------------------------------- 
Unlock System Agent Voltage For RPL-S SKUs with Non-Z PCHs

[Feature Description]
Unlock System Agent Voltage For RPL-S SKUs with Non-Z PCHs
For Better Memory Overclocking.
Details:
1.add IsRplRefresh() and IsSaVoltageOcSupport() in CpuPlatformLibrary
2.unlock System Agent Voltage For RPL-S SKUs with Non-Z PCHs

Package/Module:
AlderLakePlatSamplePkg/Setup
ClientOneSiliconPkg/Cpu
ClientOneSiliconPkg/Overclocking

[Impacted Platform]
ALL

Hsd-es-id: 15012645715
Original commit date: Tue Jan 10 15:42:03 2023 +0800
Change-Id: Id36c1a81166635d84010720e7f56364fb4f48582
Original commit hash: 13912a6e54f9bf7996e4a5170d9b32a04b11b62a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: f54c5a0c73b43cc1ef7939e1876e46aefe59c5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:38 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4057_00

(cherry picked from commit ae2f7e58255a1b2b349ea3dece3c0749d71e3657)

Sun Feb 5 08:47:30 2023 -0800
Original commit date: Sun Feb 5 08:47:30 2023 -0800
Original commit hash: 7190b3f1ca7592549d1a194ddf61329a404d6f3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: acaaf3b9adaddef17f581c886df0d3f0f8bb401c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:36 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 256

(cherry picked from commit e2d3b5d1fb3a9e9b5709396529213ff7436d0e18)

Sun Feb 5 01:23:10 2023 -0800
Original commit date: Sun Feb 5 01:23:10 2023 -0800
Original commit hash: 7881ed6c654e46ddba3ed42ee0a5d73fc93dba98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5f8456e174f305a3626142b209db51bc20a39203 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:32 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4056_00

(cherry picked from commit 83eefdc8781465719bd48103547f7b6e7f80d0d6)

Sat Feb 4 08:52:34 2023 -0800
Original commit date: Sat Feb 4 08:52:34 2023 -0800
Original commit hash: b7681ff3e6a630a4dbd7c2c2debadbf15f5b590e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f8fbb24f8cf71f719e5a68d423dea834868fad6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:30 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 255

(cherry picked from commit 087de3fb6da7580a89495ba200a78adf688658b3)

Sat Feb 4 01:23:32 2023 -0800
Original commit date: Sat Feb 4 01:23:32 2023 -0800
Original commit hash: e524588cd6a6fa6ac5ce2c3aaff67deca33ed6c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1d71bb27a76ad3aa76f64d4ec1e79e9f2acbe756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:26 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4055_00

(cherry picked from commit 7d1f4ef73bfa0787153ecddc6dcffc7f73981000)

Fri Feb 3 08:47:56 2023 -0800
Original commit date: Fri Feb 3 08:47:56 2023 -0800
Original commit hash: d3fda554cafef44221d6c10a95bbef9d3d2bfdfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba7bd1f40ac25a3df40777d510927b2cbc6bf269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:24 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 254

(cherry picked from commit b18cd55e4b2b75f353cbd59c826ab48d41a623ea)

Fri Feb 3 01:29:28 2023 -0800
Original commit date: Fri Feb 3 01:29:28 2023 -0800
Original commit hash: 5483a16dd41a3ddbfa6f4271566409fc6a99c054

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f30d7ce31183c780237bb0ebd5044279aa56ec60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:21 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-Hx Update][RPL-S] No GPIO handling on Sx entry for BR design

[Feature Description]
No additional BIOS requirement for managing
GPIO by power off/Sx entry in BR design.
RTD3_PWR_EN and PERST pin are defined as GpioPlatformReset.

Package/Module:
AlderLakePlatSamplePkg/Features
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-Hx Update, RPL-S

Hsd-es-id: 15012732803
Original commit date: Wed Jan 18 10:28:50 2023 +0800
Change-Id: Ia48400e0a65de2e3e98ec0448dfdb25f5142287a
Original commit hash: 9c286ae2f040d5d8ec25ceecb0a0caf659af8dfc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: df445ee1c83b545290cecb21ab622c81444ac418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:18 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4054_00

(cherry picked from commit 3b00f6717586a716623f45f0cef47754f08d3798)

Thu Feb 2 08:47:56 2023 -0800
Original commit date: Thu Feb 2 08:47:56 2023 -0800
Original commit hash: 312f729ecf7d683ae21fe87f2e2006f9c70809a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ffb324a79e480a42103feb857c22f7c96f394e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:16 2023 +0800 
-------------------------------------------------------------------------------- 
[Catlow][SPS] Added correct SPS FWSTS registers definition

[Issue Description]
ME-BIOS forces full memory training, because it uses
wrong firmware status registers definitions

[Resolution]
Added correct SPS registers definition to fix the
CPU replacement check flow.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012629747
Original commit date: Fri Jan 27 11:33:40 2023 +0100
Change-Id: I1631efe25b522c275d7bd75fbec2218cad269923
Original commit hash: 95368e6db5edf5b991dd0cc5adabbc11dd1aba7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 70e14b8b414e52abde97952294926f67cc9bf64c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 253

(cherry picked from commit 064963667dbe7012c079794e146182ef013ab8b3)

Thu Feb 2 01:24:16 2023 -0800
Original commit date: Thu Feb 2 01:24:16 2023 -0800
Original commit hash: d127a25abe568857f414a8d8819d1f1ead7e691d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 400d38802dc368b18c94d831e53e0a06525b1639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:10 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Handle dTBT PMEM reservation per port

[Feature Description]
Allow 65536 choice for dTBT PMEM reservation by allocating
twice PMEM when two ports are enabled on the TBT controller.
Update the bios setting help message accordingly.

Package/Module:
AlderLakePlatSamplePkg/Platform
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012717205
Original commit date: Tue Nov 15 16:30:27 2022 +0800
Change-Id: I8be51a4814f288a6ac4752d2e1b997d502bd30de
Original commit hash: 27915101056cf0f284744d050427f727eba67da1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
AlderLakePlatSamplePkg/Setup/dTbtStringPool.hfr

================================================================================ 
Commit: 30b1f5b3e8c7fdf9d8a3221f29948ddb696a0838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:06 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4053_00

(cherry picked from commit 8ffd06951f997612e777f6595eb38e008de6b6cc)

Wed Feb 1 08:47:59 2023 -0800
Original commit date: Wed Feb 1 08:47:59 2023 -0800
Original commit hash: ae54aa6b86e33efe81f0bfb0638c1b4b52b75f5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee4d5705e4e77079f12f9aab06addd459ca0f3f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:04 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 252

(cherry picked from commit 9d97a3ffcf96781e931c256e4208a4bfd19c41ad)

Wed Feb 1 01:24:43 2023 -0800
Original commit date: Wed Feb 1 01:24:43 2023 -0800
Original commit hash: b34cf756872966a59338d5f6209b700659a237b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6971bd12f3dae0197b1490a955aad64abeb873cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:05:01 2023 +0800 
-------------------------------------------------------------------------------- 
Code Inspection in PcieRp

[Issue Description]
1. Unused value
2. Unintended sign extension

[Resolution]
1. Remove real unused value
2. Adjust sign extension

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012564476
Original commit date: Thu Jan 12 19:39:14 2023 +0800
Change-Id: I19989f531eb35bb6825fcf7e82ba21cd6ca17e58
Original commit hash: e322a192600c328f2960c4ab967658d3c0596d05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 93c5bf2225cbb411eb17d8bb70ff611b5a622058 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:58 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL] Fix extended BIOS issue to decrease time consumed."

[Issue Description]
Slow POST issue when BIOS extended decode range is enabled,
this solution can't improve post time on 64GB board.

[Resolution]
This reverts commit 4917d61401266434283a5c9c44fad2faaf727566.

Package/Module: AlderLakeBoardPkg/Library/PeiReportFvLib

[Impacted Platform]
Default ALL

Hsd-es-id: 15012262666
Original commit date: Tue Jan 3 10:52:33 2023 +0800
Change-Id: If9a3d42efeda171cc328b8ef3e1665b208ec8664
Original commit hash: 672c4c25a9f0c830d661f5b271c948f7c49b9e4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf

================================================================================ 
Commit: 8c8a44b14021dd1d2c2ac8312876a3edaba74180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:55 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.129

Hsd-es-id: N/A
Original commit date: Tue Jan 31 11:45:01 2023 -0800
Original commit hash: f29be2d07a02006e9f6d1d0ebd715e90c3cf0d30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d431d01ce743be194b695a84c40ed238df3dca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:53 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 UDIMM 1Rx16 5600 and SODIMM 1Rx16 5200

[Feature Description]
Enable DDR5 UDIMM 1Rx16 5600 and SODIMM 1Rx16 5200

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016576569
Original commit date: Tue Jan 31 01:55:35 2023 +0800
Change-Id: I9bfb820d7ade58c7223f49c775febb1956f72d54
Original commit hash: 31d4ff91a0c675946082bbfe7b216bda3ab6e536

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c2346c7bcb1569f0c33870468b490346775eab2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:50 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4052_00

(cherry picked from commit 04e87131326c40531ce3771928ad94b6b58f1e29)

Tue Jan 31 08:47:53 2023 -0800
Original commit date: Tue Jan 31 08:47:53 2023 -0800
Original commit hash: 53c0bfd06242d0445a31d746703d12cc2eb436f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1dcf2e574dfa9beb3e9070e2c0c8e9160a1dafa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:44 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Reset R_PCH_PSF_PCR_ROOTSPACE_CONFIG_RS0 register values for all PSFs
after all types of reset

[Feature Description]
PSF registers reset is connected to global reset, so registers did not
resets their values after BIOS soft reset. Add reseting
R_PCH_PSF_PCR_ROOTSPACE_CONFIG_RS0 registers values after all BIOS
resets and before PSF programming.

Package/Module:
ClientOneSiliconPkg/IpBlock/Psf

[Impacted Platform]
ADL, RPL

Hsd-es-id: 16019068254
Original commit date: Tue Jan 24 15:12:25 2023 +0100
Original commit hash: 6f1ed9aa598bbb386e77a68e376c9df3ea1db98d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 033433bf8e4897cfa7c95d3e51c6fd6825ee99a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:42 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 251

(cherry picked from commit d6c4befa5e81e7d2a450483d293f5543fb69c372)

Tue Jan 31 01:24:16 2023 -0800
Original commit date: Tue Jan 31 01:24:16 2023 -0800
Original commit hash: 5a9f8c20d26d74841620a7c2ce1ca020027aa4dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 03183728b74dea563b3e876be3a4cba09ef79005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:32 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4051_00

(cherry picked from commit d08dc7eae1da67b6b2f5f2a5f39fdb358256883e)

Mon Jan 30 08:48:13 2023 -0800
Original commit date: Mon Jan 30 08:48:13 2023 -0800
Original commit hash: e0b9fa56b0f6ab451f7e4c9a07bc067acf1f2286

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a1f4dca27b6d81629047f7f7b1390fbb181c8a8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:30 2023 +0800 
-------------------------------------------------------------------------------- 
[BR PEG] DTBT RP type define and enable RTD3 support

[Feature Description]
- Create CDRT (Current DTBT PCIE RP type) for CPU and Pch
- Add variable DPRT when PEG DTBT use
- DSD method report thru Rtd3PcieTbt.asl
- Create CSLT (Current SLOT number) for recording SLOT number
mapping to corresponding PEG/Pch SLOT
- Enable Dtbt RTD3 support as default
- Adding DTWE for PEG case
- Add _PS0, _PS2, _PS3 under RHUB to avoid WLAN issue

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012652785
Original commit date: Fri Jan 20 17:23:05 2023 +0800
Change-Id: Ie3e7ad4c16abcb179cd94261386dec917acd2424
Original commit hash: ba9b20fd2bc2eb7123b4ee6752d8c1694c98b822

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 4e30425008189e498d0741dcddf73454918b5950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:28 2023 +0800 
-------------------------------------------------------------------------------- 
[BR Host] Add BR HR Device ID check

[Feature Description]
- Add BR HR Device ID check

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012652785
Original commit date: Fri Jan 20 17:21:03 2023 +0800
Change-Id: I5e2c586b6ab3c21633a27df24c9df58298cdf38a
Original commit hash: ba5b103a1b67f6d2b31f75b10eedf3bdc5030b6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c

================================================================================ 
Commit: 1bf4d64ffaa71c6683534fbb96ea9795b1bcb663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:26 2023 +0800 
-------------------------------------------------------------------------------- 
[BR Host] DTBT PEG slot upstream port define

[Feature Description]
- Define Macro for further PEG slot upstream port declaration
- Simplify condition of DTBT RP select and select type condition

Package/Module:
AlderLakePlatSamplePkg/AcpiTable

[Impacted Platform]
RPL-Hx refresh

Hsd-es-id: 15012652785
Original commit date: Sun Jan 15 22:41:46 2023 +0800
Change-Id: Id55aac2fc9b24fd0b94b2f656e201c0688dd122f
Original commit hash: e4f5f19bab7b31d51afa140ce04e11adfce17c1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl

================================================================================ 
Commit: c444ee9cc9ccbcef3860919cf95912192deaf093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:24 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL]Cov issues in AlderLakeBoardPkg part 1

[Issue Description]
Run Cov tool build has some fail issue

[Resolution]
Improve the structure of the code

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019245919
Original commit date: Mon Jan 16 11:27:35 2023 +0800
Change-Id: Id3f7467e7e574e97c16b1dc3ad080e5e64f6c27e
Original commit hash: 3e08432c3ebac86bcf4b214f18c6303aaf7ca0a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 9e534b5694b84f93bfa67eb1be0f47a43e90d410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:21 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 250

(cherry picked from commit 5d99af119f02af66c010f525e4b305bf424edbd2)

Mon Jan 30 01:22:19 2023 -0800
Original commit date: Mon Jan 30 01:22:19 2023 -0800
Original commit hash: bc41a15b78ca3e966d1fc110b9bed4aab0a2f9fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9d56605571028824cfa510192f8ae2767529819e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:19 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL]Cov issues in AlderLakeBoardPkg part 3

[Issue Description]
Run Cov tool build has some fail issue

[Resolution]
Improve the structure of the code

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019245919
Original commit date: Mon Jan 16 14:04:16 2023 +0800
Change-Id: I24749692d355021c8c4b1314c429f2c35753b5ba
Original commit hash: 7212cd558a2a3fbad53f2588b5c5ddecd8c7f9df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.c
AlderLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.c

================================================================================ 
Commit: 60b55e14e9fb3518450986e6494191ec04e1bf09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:17 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL]Cov issues in AlderLakeBoardPkg part 2

[Issue Description]
Run Cov tool build has some fail issue

[Resolution]
Improve the structure of the code

Package/Module: AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019245919
Original commit date: Mon Jan 16 13:28:30 2023 +0800
Change-Id: I16693d1fba87c2111d28e7b3d9c098e5c97bd4a1
Original commit hash: 6a10349a2bada525410401fbb3325eab28aff159

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 4748eee3a9fd65edcabcdcb3364c7e6fb9faadd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:14 2023 +0800 
-------------------------------------------------------------------------------- 
Code Inspection issues in PCIe IP

[Issue Description]
Code Inspection issues in PCIe IP

[Resolution]
Fixed Code Inspection issues in PCIe IP

Package/Module: ClientOneSiliconPkg/IpBlock/PcieRp

[Impacted Platform]
ALL

Hsd-es-id: 16019232030
Original commit date: Tue Jan 3 19:58:01 2023 +0530
Change-Id: Ibc3e8f0eafccd073a75959051e0a4830ece18215
Original commit hash: 63a8ea300d2a94ba66815929dedd3f878c166561

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: fe4e37b53a5c7e0bbe3b4f4f14b9265b0e3ce418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:11 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "Code clean up"

[Issue Description]

[Resolution]

[Impacted Platform]

Hsd-es-id: 16019552274
Original commit date: Sun Jan 29 11:06:21 2023 +0530
Change-Id: I2470a9ab9f549828f8de24c8ea30d85ba6dfdfbd
Original commit hash: 59dd538469dbf8a0e670823c301200409c23f765

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: e2f7fd58e2b1abd905ce48c6d3e88f0b8e7e9208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:08 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4047_00

(cherry picked from commit 1b1c58180cb58f2eabe8770f971112b9a4a23b9b)

Sun Jan 29 08:47:47 2023 -0800
Original commit date: Sun Jan 29 08:47:47 2023 -0800
Original commit hash: 2b9d42a72a013556dfeb2ec96e151de884134f24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 045eec97db95a355bd678302dbb88c47a7d53912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:06 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 249

(cherry picked from commit a93fa9af6aa739cfb46606afb156905db4d63fef)

Sun Jan 29 01:22:45 2023 -0800
Original commit date: Sun Jan 29 01:22:45 2023 -0800
Original commit hash: b5aa6a94e33252452e632a6fc0d53f718e67d9c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: de5d310d1be4c6e73c8e7f59f22ce5905f9de528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:03 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4046_00

(cherry picked from commit ba1b3d1a44e1288ff169944aececf5314be2323b)

Sat Jan 28 08:48:02 2023 -0800
Original commit date: Sat Jan 28 08:48:02 2023 -0800
Original commit hash: d6503117c4d2b59ed50d919ad9b07fd328fef11f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 77465f5fffe17fc206f034f151571f8baf0611d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:04:01 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 248

(cherry picked from commit 4141dba7775363335f2b1a00189797ca6cd15ef5)

Sat Jan 28 01:22:44 2023 -0800
Original commit date: Sat Jan 28 01:22:44 2023 -0800
Original commit hash: 67bbf4fc3fad3ebf1630adb29d9e84c380438ca5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: df7ba0fff8895c6648c7b6801f1eac223621c0fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:59 2023 +0800 
-------------------------------------------------------------------------------- 
Clean redundant definitions of func RplSGetDTbtCtrlEnStat

[Feature Description]
Clean redundant definitions of func RplSGetDTbtCtrlEnStat

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 15012705550
Original commit date: Thu Jan 12 15:37:27 2023 +0800
Change-Id: Ifc70b386c4e219dd96d510ee8237b5883cdd9bca
Original commit hash: 5c730a6633fb27a759972701dfce9e681d17f23b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 3601661b300c8eeab090bd1ece3d8fa2e66e3b1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:55 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4045_00

(cherry picked from commit 80c6431907940c9557044b0cd40d9c70bfc57607)

Fri Jan 27 08:47:50 2023 -0800
Original commit date: Fri Jan 27 08:47:50 2023 -0800
Original commit hash: ed192f63733002b906e2a2e022e286b9a731223b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9ba1915ab1ab38bb2695569102c2760127477a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:53 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 247

(cherry picked from commit b040bec716141ad11998fe3ca877b72219609688)

Fri Jan 27 01:23:31 2023 -0800
Original commit date: Fri Jan 27 01:23:31 2023 -0800
Original commit hash: 40e6751fa4fc3c88a777083b911dc566017ccdb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8248a89e3ef85aec6b76d2911347a943651846c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:46 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.128

Hsd-es-id: N/A
Original commit date: Thu Jan 26 11:06:00 2023 -0800
Original commit hash: 7fc61271c619cc4356b9bd89b52168f9e943690a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21e5908b0f2377ea72ea48c691d59a4b2b9e37d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:44 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 SODIMM 5600

[Feature Description]
Enable DDR5 SODIMM 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016552809
Original commit date: Tue Jan 24 13:50:07 2023 +0800
Change-Id: Ia1631e06874fd61d038338cb8c3960194a6d3a4c
Original commit hash: 545f98413bc357816c73e9db546272c86be6b949

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 620bfcba765920268851ba39dce7350eb2310300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:42 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4044_00

(cherry picked from commit 6ee14b9a61339b5f8b10105739fd6f3197483720)

Thu Jan 26 08:47:29 2023 -0800
Original commit date: Thu Jan 26 08:47:29 2023 -0800
Original commit hash: c8b50044d898295e8647379740706db499503ac7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76de4406091b81372fbf520ff305e159195b7f00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:40 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 246

(cherry picked from commit 0f71b508392a122dd5d9eb61c6023fc707802e69)

Thu Jan 26 01:22:46 2023 -0800
Original commit date: Thu Jan 26 01:22:46 2023 -0800
Original commit hash: 9a94bb629536d0ca947c61672012128286963353

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 70456625e00cc9219c4325d17381af9151e434d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:36 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4043_00

(cherry picked from commit 236455e09043fe8ca7daad26b8f396cd564fb989)

Wed Jan 25 08:47:55 2023 -0800
Original commit date: Wed Jan 25 08:47:55 2023 -0800
Original commit hash: 3aa1983733294234d7e5ff230316ddc3ff161440

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ea89220b70d48a79a6bac9a73f6e74bfbcf4e318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:34 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 245

(cherry picked from commit 6e30616887ee2b8b8156b657809bbf314d22252b)

Wed Jan 25 01:23:00 2023 -0800
Original commit date: Wed Jan 25 01:23:00 2023 -0800
Original commit hash: cb5c589a5ea70b2ce7e87b44d5a07274923790ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f1cfc30139b1a2dbd0d438b8909405b025134553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:29 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4042_00

(cherry picked from commit 84d36aa9307264819fed6fc25766042e8fe2ba9e)

Tue Jan 24 08:48:04 2023 -0800
Original commit date: Tue Jan 24 08:48:04 2023 -0800
Original commit hash: a11381d82131e6ca3a28e65a674b06bfb98449d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ea8042dbc5a905864172e8af31f05d13a580eca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:27 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 244

(cherry picked from commit 7d9d82ebeee0bba6bcb3dccdb902ede25d253534)

Tue Jan 24 01:23:58 2023 -0800
Original commit date: Tue Jan 24 01:23:58 2023 -0800
Original commit hash: ba324736bdb5c9b71e470731ee56a46a109b7351

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a10120dfb73871703b6bcdce76ab66970a6af3eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:22 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx][RPL Hx update]Fix DG2 HPD wake not work while DG2 in D3

[Issue Description]
[RPL_Hx_Update][GMD][PO]External Display not enumerate while HPD
while connecting to DG2 on idle state

[Resolution]
Expose correct _PRW for PEG1
PEGP include PcieRpDiscreteGraphicsHpdAsD3WakeRtd3HotHook.asl

Package/Module:
AlderLakeBoardPkg
ClientOneSiliconPkg/SystemAgent

[Impacted Platform]
RPL HX, RPL Hx update

Hsd-es-id: 16019439073
Original commit date: Fri Jan 20 22:27:20 2023 +0800
Change-Id: Ia09f0873a1a63e88cf5d396b869a379b17bcb845
Original commit hash: 58c6da77a5af5f3eae8f4fe43e48efa69ceae8b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 3732f776fa81b8052312caf53ce117d51a02f01f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:17 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4041_00

(cherry picked from commit 073ac3d70a95e480b71d04b7dc0733bbf8c74f29)

Mon Jan 23 08:47:16 2023 -0800
Original commit date: Mon Jan 23 08:47:16 2023 -0800
Original commit hash: 95518113fe28edc72b9756f181f5242a2e15dace

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd445d5d8b2cf285a10b9d3a5a7eb8b357831cf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 243

(cherry picked from commit 1e456291d62728ea3f9d8ae74cb16ddf0dd33ff8)

Mon Jan 23 01:22:25 2023 -0800
Original commit date: Mon Jan 23 01:22:25 2023 -0800
Original commit hash: b3181a63cc68cda6ce67b34b7c72ea67d2263ece

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2f55acee7e2e4c755bb6c94e31dead270dd8f1f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:06 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4037_00

(cherry picked from commit c6d3929f9c3feaabd61752a1ce5d767ab96a515c)

Sun Jan 22 08:46:56 2023 -0800
Original commit date: Sun Jan 22 08:46:56 2023 -0800
Original commit hash: 9f0f88324bb8a335e91130c71fd84eb346a04664

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b1ba6519c1520a0fcb010987298246330b16ce64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:03:02 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 242

(cherry picked from commit 201f9a81c9ceceeffffe99b5c712af1c85e3f8d8)

Sun Jan 22 01:28:13 2023 -0800
Original commit date: Sun Jan 22 01:28:13 2023 -0800
Original commit hash: fbbcc47a328cafd5c244de9e7961fb8e08a66455

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dbae27e6b3cce334128405d0b3b1885b90bdfa46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:57 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4036_00

(cherry picked from commit f029539d41641d34ee4fd28ab8b8a592c77da9ce)

Sat Jan 21 08:46:57 2023 -0800
Original commit date: Sat Jan 21 08:46:57 2023 -0800
Original commit hash: cc2f4b0aa721f1a246e3a88f89ac11a6f68254dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa0c47270be92423855ec5af8aec8e753738783c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:55 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 241

(cherry picked from commit 3f99fba1117347d445263a36baf2dec59d3d388d)

Sat Jan 21 01:25:29 2023 -0800
Original commit date: Sat Jan 21 01:25:29 2023 -0800
Original commit hash: b744727259a44b3926c41e793ca6ba108945a465

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0c4accea6431ca022ecfedf830d286103f165ff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:52 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4035_00

(cherry picked from commit 9aeb52eb577e6a9213aaff9c239a10cf6c7c15ff)

Fri Jan 20 08:47:59 2023 -0800
Original commit date: Fri Jan 20 08:47:59 2023 -0800
Original commit hash: c9065caccee0205594d5fd78ab7dc484822f5352

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ad5b42b66febe9025afdb1ee0837bbf2a20389a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:50 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 240

(cherry picked from commit af71473dba64580c61b4171d78aed64015dd4830)

Fri Jan 20 01:22:34 2023 -0800
Original commit date: Fri Jan 20 01:22:34 2023 -0800
Original commit hash: 91d991ed92f3580e5c37e336bd82981ae3213ff4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 097aed48617362c735e67141fe1aaadc738345ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:48 2023 +0800 
-------------------------------------------------------------------------------- 
Code Inspection in ClientOneSiliconPkg/Fru

[Issue Description]
1. Unused value
2. Uninitialized scalar variable
3. Sizeof not portable
4. Out-of-bounds write/access

[Resolution]
1. Use unused value
2. Initialized scalar variable
3. Use protable sizeof
4. Adjust bounds of write/access

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
RPL, ADL

Hsd-es-id: 15012679104
Original commit date: Thu Jan 19 18:38:17 2023 +0800
Change-Id: Iffc83dc133b1a90bdb9a516e820c5658fe958cc5
Original commit hash: 65f9379814217ea519505a3b6b6a84189f7c95a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c

================================================================================ 
Commit: 428c539f6a6eba4001a399036b9126da35fb558e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:45 2023 +0800 
-------------------------------------------------------------------------------- 
Issues in Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp

[Issue Description]
This code logical issue was present in the IpBlock/CpuPcieRp.

[Resolution]
Resolved the issue regarding the unused value of the variable.

Package/Module:IpBlock/CpuPcieRp

[Impacted Platform]
RPL

Hsd-es-id: 15012574443
Original commit date: Thu Jan 19 15:20:29 2023 +0530
Change-Id: I6a928af744d8f6c378241f5137296597d29b83d4
Original commit hash: c927267b14f39d2d4dc7a3845f21293927b2ec9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 9e18b3fc6abb9c5e5d1db86332673ebb5fd5ab38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:43 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000002C update for ADLS C0

[Feature Description]
Updated patch 0x0000002C for ADLS C0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15012680655
Original commit date: Thu Jan 19 16:51:31 2023 +0800
Change-Id: I820b60011ebdf29a8fed8cc800d5bc9b0bfa62d2
Original commit hash: 011493a26e68f535f64d329a57273e785de58a73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bd04b9573ad442b6ed078f6008595166c5184e0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:39 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4034_00

(cherry picked from commit b9d5930075704fed22c06dbf99114c796d4b7b15)

Thu Jan 19 08:47:11 2023 -0800
Original commit date: Thu Jan 19 08:47:11 2023 -0800
Original commit hash: 069e62907002bebcebe3137f76772b29b21c55fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9faeca869f8b0097c114702bc1ac81810e78e032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:36 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 239

(cherry picked from commit 138d8cb9aff11a4021795b03e6ce10c0faab26a5)

Thu Jan 19 01:44:21 2023 -0800
Original commit date: Thu Jan 19 01:44:21 2023 -0800
Original commit hash: 6ad0a86eb26ce94907e807006e364079be512217

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8fef45889c2dc6e69d893ef8dce8c0c610080537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:27 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code style in HostBridgeInfoFruLib

[Issue Description]
HostBridgeInfoFruLib does not link CpuPlatformLib in inf

[Resolution]
Link CpuPlatformLib in HostBridgeInfoFruLib inf.

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
ADL, RPL

Hsd-es-id: 14018422525
Original commit date: Wed Jan 18 10:46:51 2023 +0800
Change-Id: I23a86a22c0d881fadd5c3836981143e4327c206d
Original commit hash: 17431f587767566d1d7d5136034aa21aa02575ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf

================================================================================ 
Commit: f8b3a7911f7329893bf54d5d6978d39a7528ae44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:22 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4033_00

(cherry picked from commit 638ab96426ac7e7368453ef4f9ccda0b53ca8300)

Wed Jan 18 08:47:38 2023 -0800
Original commit date: Wed Jan 18 08:47:38 2023 -0800
Original commit hash: 43343264bafe7dabd5445a7e83f2cb1e7381c109

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d5039e416bce3cf138c076c08b11c9cb574eea61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:15 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 238

(cherry picked from commit fa4b3946a95c7b9ebdefab769e2ba41d362ced2a)

Wed Jan 18 01:22:44 2023 -0800
Original commit date: Wed Jan 18 01:22:44 2023 -0800
Original commit hash: 81b8f5c1e90ad9fb6970e1702271e0f9929cfa79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 98c2721408194b030c7cb3d2bcfe14b462fa078c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:12 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Enhance multiple code logic in ClientOneSiliconPkg/Cpu

[Issue Description]
Issue 1: Operands don't affect result:
gCpuPowerMgmtPsysConfig->PsysPowerLimit1Time > 32767 is always false
regardless of the values of its operands.

Issue 2: Wrong sizeof argument:
sizeof (mNameString) in function UnicodeSPrint is incorrect.

Issue 3: Unused value of Status will be overridden:
GetDriverNameString(LoadedImage, &Guid, NameString) to Status will be
overridden.
mAcpiTable->InstallAcpiTable(mAcpiTable, mCpu0CstTable,
mCpu0CstTable->Length, &AcpiTableHandle) to Status will be overridden.

[Resolution]
Fixed according the patch.

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
ALL

Hsd-es-id: 15012568245
Original commit date: Tue Jan 17 16:43:37 2023 +0800
Change-Id: I3df78583675211cba2f695db5cca09f6f1129470
Original commit hash: 55df567dc98a7737b09f97b69176592c94c5a0a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: 9e2842c0a4f033ec21849b9c9b0371d8be730bd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:10 2023 +0800 
-------------------------------------------------------------------------------- 
Report GaP PLDR status to Wifi driver

[Feature Description]
Return PLDR status to Wifi driver after completing as like
CNVi PLDR flow using DSM function 2 CmdType=3.

0: Non-PLDR executed [Default]
1: Core PLDR Completed successfully
2: Product PLDR Completed successfully

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16019430666
Original commit date: Wed Jan 18 01:14:14 2023 +0800
Change-Id: I2a05d9fc582d48e8937cc256f16da56971e4e5dd
Original commit hash: 6f57fa312dca0140ab378c76fbb3d026b7696200

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl

================================================================================ 
Commit: eb9c82569beddaf260f5ee3ca86555c9abe95b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:07 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4032_00

(cherry picked from commit 708a68cfae060024334f57ac1eeef1f7ee715b8a)

Tue Jan 17 08:47:54 2023 -0800
Original commit date: Tue Jan 17 08:47:54 2023 -0800
Original commit hash: 0455597f8ca99c2fbadd5a6dab66934ce8ea8aa8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 021c80669b74f3003ba9da1e544483274273d88c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:04 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000429

[Feature Description]
Updating microcode to patchID 0x429

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16019420133
Original commit date: Mon Jan 16 15:18:20 2023 +0530
Change-Id: I77c0b7c0587bf11ec8269b9a0c58b071d3ba8438
Original commit hash: 7c0bcf6d58669a85c9c5b4c311d654abaf21a114

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 92bebab5983ee96f826a07888eaa8a175b5bc2d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:02:02 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 237

(cherry picked from commit 708918f0f8a32963299eca4f25079e0b3efa2885)

Tue Jan 17 01:37:16 2023 -0800
Original commit date: Tue Jan 17 01:37:16 2023 -0800
Original commit hash: 0c589f170b92f276da8d78985c868c550aa2faf1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 60b3b168457f10d15288848e94cf3662e4f3fe49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:57 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4031_00

(cherry picked from commit 8eef090a3de13010883a84ea16676f7999179cfc)

Mon Jan 16 08:47:14 2023 -0800
Original commit date: Mon Jan 16 08:47:14 2023 -0800
Original commit hash: a4dd903ccb8a9fc34b19c5600bb8b46a3900ae3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d86760f0c5391c1066f33c240acd9ee392f20b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:55 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Virtual Keyboard is not working with Pre Bios page.

[Issue Description]
Incorrect Comparision between data types.

[Resolution]
Corrected comparision between data types.

Package/Module: ClientOneSiliconPkg/IpBlock/Thc

[Impacted Platform]
ALL

Hsd-es-id: 16019409280
Original commit date: Mon Jan 16 14:34:17 2023 +0530
Change-Id: Ide10e44a5fee4eaef0e8b0cb82bc7b054211a2c4
Original commit hash: b9b9520060066cfbaa798bf7494b922a0ac1aa86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 6af7c0ac7934c115eac6841dd232f631b85d737a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:53 2023 +0800 
-------------------------------------------------------------------------------- 
Code clean up

[Issue Description] or [Feature Description]

[Resolution]

[Impacted Platform]

Hsd-es-id: 16019388946
Original commit date: Tue Jan 10 11:39:17 2023 +0530
Change-Id: I01999750bf3ac5487d720aded1e01c322cafc514
Original commit hash: f3321fce0dd95dd4dab476fd4482c83b0c7154b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 9dc229b31a28333a8c431981bb6ff284666ae9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:51 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 236

(cherry picked from commit a464c69bc72d46d6329ced4d69dd5cc94645d964)

Mon Jan 16 01:23:33 2023 -0800
Original commit date: Mon Jan 16 01:23:33 2023 -0800
Original commit hash: bcc7b05adec4aee5a44bbe236006c0047546fbd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b2bea9778c5ef200b98ee897e915e50ad395f72e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:49 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Fix YB on Bobcat2 in Dual Bobcat connection case

[Feature Description]
Enable BR AIC simulateously on PCH and PEG slot.

Package/Module:
AlderLakeBoardPkg
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012644666
Original commit date: Fri Jan 13 21:24:18 2023 +0800
Change-Id: I88c5c7e6c911f16959b73c5cc4b43dc9b6b35fbc
Original commit hash: 4f32525a9be402f6aef5746716ec0157f735300d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl

================================================================================ 
Commit: 960c6e8324c964aaf1e1e21b3036a26e26e09112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:47 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL][Code Inspection] Issues in
Intel/ClientOneSiliconPkg/IpBlock/P2sb

[Issue Description]
There is no chance to reach default condition in switch case.

[Resolution]
Modify part of code design and move function to
Intel/ClientOneSiliconPkg/IpBlock/Me

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012560396
Original commit date: Tue Jan 3 15:45:23 2023 +0800
Change-Id: I9173ef8c621ca2f910416e79627159a4cb1f601f
Original commit hash: 886dae3d6a8406e41928e0d3e79e9653330f8afa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c

================================================================================ 
Commit: afe6a381f3e40630ae806a3340eadcdd5a2058e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:44 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL] Build failed when PcdAmtEnable is 0

[Issue Description]
When PcdAmtEnable disabled would cause build fail.

[Resolution]
When PcdAmtEnable is false, PcdRemotePlatformEraseSupport and
PcdOneClickRecoveryEnable also set to false.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012628658
Original commit date: Wed Jan 11 16:45:02 2023 +0800
Change-Id: I2419b51bc77fcfeb4222ae49dc8b84f71496e48c
Original commit hash: b4a982438f739aa930be3f4a5c8d5a3b424abcb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: ef05b03c9bd012c34247a3dfae08f1c68ebd1e4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:42 2023 +0800 
-------------------------------------------------------------------------------- 
Code Inspection in PsrFeaturePkg

[Issue Description]
1. Out-of-bounds read
2. Wrong sizeof argument

[Resolution]
1. Add Out-of-bounds check
2. Adjust right sizeof argument

Package/Module: PsrFeaturePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012558483
Original commit date: Thu Jan 12 13:53:03 2023 +0800
Change-Id: Ic1132ab535d88d76e54de710d63bdb935b33a19a
Original commit hash: 0be2fa793b7c94dc40f5666933047fbfe6841237

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: d53efef518867a39642fb5f69f817c0e2916c846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:38 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4027_00

(cherry picked from commit f0efedfeb74d4645deb09fb0b4d4caddf8c8f6ad)

Sun Jan 15 08:47:15 2023 -0800
Original commit date: Sun Jan 15 08:47:15 2023 -0800
Original commit hash: eb54325a42d5406e88b460a834ac8a8923506dc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8cf35da446179411d5170b416e3d04e2b8e6d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:35 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 235

(cherry picked from commit 453e6e5da15bc518b26277a7553dc077a22e5505)

Sun Jan 15 01:27:44 2023 -0800
Original commit date: Sun Jan 15 01:27:44 2023 -0800
Original commit hash: 3cb46476ab91fc9302da1af5a6a2bfa6927d109a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 80ddebf71451eee0677bebe492032d7c430cd71e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:24 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4026_00

(cherry picked from commit cb79487eeccd0b0cb8e005bb342541545a116e27)

Sat Jan 14 08:47:11 2023 -0800
Original commit date: Sat Jan 14 08:47:11 2023 -0800
Original commit hash: 399ac12f20bfd96c6c37bbc6edc189be74f580da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e73ca5764869333339cd488fe266744ffc85245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:20 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in Telemetry

[Issue Description]
1. Unused value.
2. Operands don't affect result.
3. Uninitialized scalar variable.

[Resolution]
1. Use Status.
2. Adjust Data Type.
3. Initialize scalar necessary variable.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012574430
Original commit date: Fri Jan 6 20:11:05 2023 +0800
Change-Id: I65521e93c6c5e0140a48dc758207c7348f10a369
Original commit hash: 076c96ba2a4d632b0317ba6f5993458bfdc008fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: 6e1241363ab71e2599a8c5e7b0d67cdfd55e2207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:16 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 234

(cherry picked from commit dc3f4f5afd8a263355834e21bef8937d19eb2ead)

Sat Jan 14 01:23:10 2023 -0800
Original commit date: Sat Jan 14 01:23:10 2023 -0800
Original commit hash: 505a852d5775c93509d2aa15aa2a51686d8eaacd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 518ca233d1a4fac72e7465093a0abe1f6303095b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:08 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4025_00

(cherry picked from commit d2309d66740e214d5986c2ee3bab0f3f75ae0299)

Fri Jan 13 08:47:41 2023 -0800
Original commit date: Fri Jan 13 08:47:41 2023 -0800
Original commit hash: 12c002b49ac6ff47356197f3d1653788de344f42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5ae66fa58b79065bf48a1af4974afc865c82f028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:06 2023 +0800 
-------------------------------------------------------------------------------- 
Issues in Intel/ClientOneSiliconPkg/SystemAgent

[Issue Description]
The issues were present in SystemAgent Folder files.
[Resolution]
Fixed System agent issues

Package/Module: ClientOneSiliconPkg/SystemAgent

[Impacted Platform]
RPL

Hsd-es-id: 15012559558
Original commit date: Sun Jan 8 00:38:12 2023 +0530
Change-Id: I67527c1d1d34cf818ae3bc6e77aa7e4dea1868e5
Original commit hash: 476f4c6d85d142bec26a5988901a137144ea4d24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType19.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 26155d6d91558580027ae53553b5ed8b5181a7f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:04 2023 +0800 
-------------------------------------------------------------------------------- 
Improve ME code quality

[Issue Description]
Downcast void* to structure makes the data to be tainted

[Resolution]
Modified the type of buffer in the structure to PROVISION_DATA_RECORD

Package/Module:ClientOneSiliconPkg/IpBlock/Amt

[Impacted Platform]
ALL.

Hsd-es-id: 15012558963
Original commit date: Fri Jan 13 14:12:50 2023 +0800
Change-Id: I5815cb79aa68b19593d431fe2af52ebbfdb3f245
Original commit hash: 219e44640a24031646fcf106b6cf64985574dc62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h

================================================================================ 
Commit: 41e0e35bc377c6f58e76d5edcbcdd59d97acd517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:01:03 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 233

(cherry picked from commit 72b574af6d3dd8d54b8763545b7fff6ef4bd9ffb)

Fri Jan 13 01:49:20 2023 -0800
Original commit date: Fri Jan 13 01:49:20 2023 -0800
Original commit hash: b9721207794c27f78123fa927043aa235b7d9496

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bdc028bb0427203179e7ec1983d0d856f271ca34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:59 2023 +0800 
-------------------------------------------------------------------------------- 
Improve the code style in CapsuleUpdate

[Issue Description] or [Feature Description]
Some out of bounds access problems in the capsule update code

[Resolution]
Modify the variable format

Package/Module: CapsuleUpdate

[Impacted Platform]
AlderLake, Raptorlake

Hsd-es-id: 15012563070
Original commit date: Fri Jan 13 10:37:07 2023 +0800
Change-Id: Icd6e96d04c14d2162ec04d879a1e666b74a1b4ee
Original commit hash: 801e456d37a95043dbafddd33fd16d0343f723ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c

================================================================================ 
Commit: a524a5b033ca2d6cef04cc78bfa65baa25ae146e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:57 2023 +0800 
-------------------------------------------------------------------------------- 
Issues in Intel/ClientOneSiliconPkg/IpBlock/Psmi

[Issue Description]
possibility of out of scope value for HandlerSize
[Resolution]
Added check to handle outofscope value for HandlerSize

Package/Module:PSMI

[Impacted Platform]
ADL,RPL

Hsd-es-id: 15012564652
Original commit date: Thu Jan 12 14:25:03 2023 +0530
Change-Id: I4186f8c4051df664e132001d1fcb436d7b9a81b8
Original commit hash: b3907ae163b57df9f76a2aa6280de238482ea51f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c

================================================================================ 
Commit: 7183b85fe5d1e4a346beb4149574bdca6f66ab36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:55 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Logically dead code in LoadAcpiTables function

[Issue Description]
UpdateCounter variable was set to 1.
However, the code was checking for values greater than 1.
As a result, none of the if conditions were entered and
the whole piece of code was not executed.
This piece of code is supposed to disable the _TMP method
for Tmp1Object.
It changes the name of the method in order to disable it.

[Resolution]
DTT validation do not have a use case for this object.
Removed the entire code block.

Package/Module: DptfFeaturePkg

[Impacted Platform]
Default RPL

Hsd-es-id: 15012560885
Original commit date: Wed Jan 11 23:36:27 2023 -0800
Change-Id: I8416666bb86a5995b71cfc1dffda094dc01b491a
Original commit hash: 43cb99da56a8d0fa75b930bb055b7770469ad5f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 7c3870a3fb0efe3bc8fd9fb78d4a060e0ce482b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:53 2023 +0800 
-------------------------------------------------------------------------------- 
Fix Balow Ridge DCTV mismatch problem

[Issue Description]
In the original codes, DTbtIndex represents the index of enabled DTBT.
If DTBT0 is disabled and DTBT1 is enabled, DTBT1 is identified as the
first enabled DTBT and set CM version in Byte 0. This is not expected.

[Resolution]
Add a new field in Usb4Hr to record TBT index and DTCV is set based
on this index

Package/Module:
AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL Hx update

Hsd-es-id: 15012640161
Original commit date: Thu Jan 12 21:13:24 2023 +0800
Change-Id: Id1c343e945d27a1f3c9b46f9757da6157f2dba2d
Original commit hash: 0cff8e27b707c31b7a2acb47f4e42fba39f5735d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c

================================================================================ 
Commit: 690c6fbddb41751bfa6a8197ef5c8f10ac4648ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:51 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx][dTBT] Resource reservation for PEG slot

[Feature Description]
Ensure dTBT resource reservation is done for PEG RP
even when hotplug is disabled.

Package/Module:
AlderLakePlatSamplePkg/Platform

[Impacted Platform]
RPL-Hx

Hsd-es-id: 15012621460
Original commit date: Thu Jan 5 11:12:18 2023 +0800
Change-Id: I1af4804cc7c7da0163ae9fc2771243b9192ed255
Original commit hash: e43a3883536dfdd117b27b066dc2688f53479892

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 06c43a4fcc9cd96b1a14433bcf2872b2ffc13e09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:48 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4024_00

(cherry picked from commit 7798962578d1263739d765665dc2397f80aa1051)

Thu Jan 12 08:47:25 2023 -0800
Original commit date: Thu Jan 12 08:47:25 2023 -0800
Original commit hash: a2d3b112e209133f8502ec8989261e8859cb39fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f8b68a507d4e0da0ab465107b34536b7c4fdbd0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:46 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 232

(cherry picked from commit 3b7105ee7ecd270757f9ddae76e4716b2ecb6d7a)

Thu Jan 12 01:54:44 2023 -0800
Original commit date: Thu Jan 12 01:54:44 2023 -0800
Original commit hash: ee428c85d955a54f64aac4d49860e49f9286e326

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6775a816ead1e4d532ad84cf00aa01cbb933da6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:44 2023 +0800 
-------------------------------------------------------------------------------- 
Improve the code style in CapsuleUpdate

[Issue Description]
Some out of bounds access,unused value,out of bounds read
logically dead code problems in the capsule update code

[Resolution]
Modify the variable format, remove the dead code
and delete the unused value without changing the logic

Package/Module: CapsuleUpdate

[Impacted Platform]
AlderLake, Raptorlake

Hsd-es-id: 15012563070
Original commit date: Mon Jan 9 15:44:16 2023 +0800
Change-Id: I67685ae6e49d37355b0258a604a2359134e16182
Original commit hash: a79aefb9b43ffae356a4fd11a314d6dfd8ad9293

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c

================================================================================ 
Commit: 244f5ea0556f24d6a7425673217720cf0e61c4af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:41 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL][I2C]Code optimization

[Issue Description]
Single caller API could access out-of-bound memory with compiler
inline optimization.
Large structure local variable could cause stack overflow.
Using local variable doesn't initialize.

[Resolution]
Move the implementation of GetToken into caller.
Use allocated memory for large local variable.
Use global variable for SETUP_DATA instead of local variable.

Package/Module:
AlderLakePlatSamplePkg\Features\I2c

[Impacted Platform]
ALL

Hsd-es-id: 15012567080
Original commit date: Thu Dec 29 19:39:53 2022 +0800
Change-Id: Icfb6087a416b4f918856a0628cb542b539f3ae0d
Original commit hash: 7e8343d65a5b41f59fe931358f1b15f450c75133

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c

================================================================================ 
Commit: ad8c44ff89e1d8f25412487388a8885034ba3106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:40 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL][Code Inspection] Issues in Intel/ClientOneSiliconPkg/
IpBlock/HybridGraphics

[Issue Description]
HandleBuffer and VbiosAddress can not be null

[Resolution]
HandleBuffer and VbiosAddress is not required in HG code

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
RPL ALL

Hsd-es-id: 15012568080
Original commit date: Mon Jan 2 11:00:48 2023 +0530
Change-Id: I8610b110a70d5566fbd6e7166b2aa793be38d48b
Original commit hash: a3963159d35715a9a8db6e59217543d6dde43603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: cc0b133a06161a7c770e46bab67c72493ca0dd21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:37 2023 +0800 
-------------------------------------------------------------------------------- 
Code Inspection Issues Platform Fix

[Issue Description]
Uninitialized scalar variable,
Unintended sign extension,
Operands don't affect result

[Resolution]
Initialize scalar necessary variable.
Limit sign expansion
Change Operands

Package/Module: AlderLakePlatSamplePkg/Platform

[Impacted Platform]
RPL,ADL

Hsd-es-id: 15012568246
Original commit date: Fri Jan 6 17:06:55 2023 +0800
Change-Id: I6c116abd6d34cbdcd846054f21e32817da7a7b40
Original commit hash: 9b2033e16c72ec612b846575d261f634d20d45dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
AlderLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.h
AlderLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 7b1af4419151e42abd5e6031d5e201022340c76a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:35 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code quality for ADL/RPL

[Issue Description]
Several issues have been reported by code inspection

[Resolution]
Fix multiple issues to satisfy code inspection.

Package/Module:ClientOneSiliconPkg, AlderLakePlatSamplePkg

[Impacted Platform]
ALL.

Hsd-es-id: 15012558963
Original commit date: Wed Jan 11 13:41:39 2023 +0800
Change-Id: I1aea5a91b173ef615d0d6071ecd761d978739731
Original commit hash: aa65f4c1cd322821b08f8b4116525986d518843f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: ad09c26250b50f96a104cd9df5a3577ab69d12e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:33 2023 +0800 
-------------------------------------------------------------------------------- 
Fix Code Inspection Issues in TrustedDeviceSetup

[Issue Description]
Using uninitialized declared variables

[Resolution]
Assign initialization values to declared variables

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012568282
Original commit date: Fri Jan 6 10:16:27 2023 +0800
Change-Id: Ic73722175f57a5a36c890c161a002af52856a903
Original commit hash: 80a8ea706f477564b5499ce08a0385ab49763b22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c

================================================================================ 
Commit: 6305492faa5755a9d1bcfaad7f4dcded128ac2c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:31 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Improve code style for Manageability/MebxFeaturePkg

[Issue Description]
Unused value in MebxFeaturePkg
Unchecked return value in MebxFeaturePkg

[Resolution]
Remove unused value in MebxFeaturePkg
Check unchecked return value in MebxFeaturePkg

Package/Module:
MebxFeaturePkg/MebxSetup

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012558451
Original commit date: Wed Jan 11 10:50:38 2023 +0800
Change-Id: Ic93675fcc80ef61a61555cb5b564628e2d3bf49e
Original commit hash: b966ae88f385b62dfe791a63561f704bf0884bf9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: 3c94cd39a85055594b7e20a579ecb09c5fabf620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:29 2023 +0800 
-------------------------------------------------------------------------------- 
Fix Code Inspection issues in Ufs

[Issue Description]
Not checking the return value of
the function PeiServicesLocatePpi

[Resolution]
Check the return value of PeiServicesLocatePpi
when finish using it

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012568352
Original commit date: Thu Jan 5 14:08:28 2023 +0800
Change-Id: Idb13493f2536d9f3c11b21e9268e6811ec55c15f
Original commit hash: cb6a6914642d3f00783c2aea5a3287eee2dc1738

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/DmaMem.c

================================================================================ 
Commit: 532ba8d3650ad6f4a61959d7702224e70d8654e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:27 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in WifiConnectionManagerDxe

[Issue Description]
Code inspection issues in WifiConnectionManagerDxe

[Resolution]
Fixed following issues.
1.Unchecked return value
2.Recursion in included headers

Package/Module:AlderLakePlatSamplePkg

[Impacted Platform]
ADL,RPL

Hsd-es-id: 15012563554
Original commit date: Fri Jan 6 11:48:51 2023 +0800
Change-Id: If2ad9479ead6868d8baac99d093c9ce967a6bae8
Original commit hash: 14ba02efb27351eeef5a65e690debd5fd578e8bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 40891f8acbaf779c98904c0db8659e7fabdc5b4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:25 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in Pmic

[Issue Description]
Fixed following issues.
1.Unused value
2.Uninitialized scalar variable

[Resolution]
Remove unused value
Initialize scalar necessary variable.

Package/Module:AlderLakePlatSamplePkg

[Impacted Platform]
RPL, ADL

Hsd-es-id: 15012567165
Original commit date: Thu Jan 5 18:17:59 2023 +0800
Change-Id: I7b68e229d39e85788722627fa1e2e4b8acc21cb5
Original commit hash: 14ef57fed3d65877eaa441f81a91c96ba19f523f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 2986ced552b3ae601731d25cd860d4852546503d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:23 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Fixed ACPI ECAM wrong function number when BR enabled

[Issue Description]
Observed wrong EAM address when dTBT enabled on PEG slot.

[Resolution]
Fix reporting of the BDF values for PEG ports.

Package/Module:
PlatSamplePkg

[Impacted Platform]
Hx Update

Hsd-es-id: 15012621465
Original commit date: Tue Jan 3 16:28:59 2023 +0800
Change-Id: Ifb2c86059fc9dffe01238bd5394fe6c086423c22
Original commit hash: cbbfd20458fc306385378085e3e2ab9c5809dade

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: daa0c8791d5e257e39ed7a536cf588047a0d617a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:21 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in Usb

[Issue Description]
Code inspection issues in Usb

[Resolution]
Fixed following issues.
1. Unused value.
2. Logically dead code.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012568842
Original commit date: Fri Jan 6 11:58:16 2023 +0800
Change-Id: If91077fbe6db6b2e9467c66634740184468b2a97
Original commit hash: c2e571b43eab3d7b68b3de30a71ba6480e8c2c01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c

================================================================================ 
Commit: b95e5f5724615c5cf369a5dbfff64df50936109b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:18 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4023_00

(cherry picked from commit 2e58fc5f30d4c4353b9395114817a489cd749dee)

Wed Jan 11 08:47:31 2023 -0800
Original commit date: Wed Jan 11 08:47:31 2023 -0800
Original commit hash: 97b34c3adae82b81ea06b2d83c1b15300de420ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 767b786b5d19764a76200cac44bfb58496981ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:16 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code style in Rst

[Issue Description]
Uninitialized scalar variable,
Out-of-bounds read,
Unchecked return value

[Resolution]
Initialize scalar variable,
check the out-of-bounds value,
check the return value

Package/Module:
AlderLakePlatSamplePkg/Features
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012560634
Original commit date: Wed Jan 11 13:28:28 2023 +0800
Change-Id: Ib61363dad2bd22c2d8a3d255886da7e7848c9bf9
Original commit hash: 50106b8dfdece2245fe73e0e165cfd4a1012eb5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: a4bf3457829eea42f4277e0930e50b948b6227bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:13 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in MultiPdt

[Issue Description]
1. Uninitialized scalar variable.

[Resolution]
1. Initialize scalar necessary variable.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012566937
Original commit date: Thu Jan 5 23:24:13 2023 +0800
Change-Id: I33c3baee252d3b7ab0eba79a275c633ddaa1c7d1
Original commit hash: 612a50bd6ad8135b258778672c8c5e59d42ba4ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/MultiPdt/MultiPdtDxe.c

================================================================================ 
Commit: f81f752c70417fa84aa1dce96e7ef31782c1ea50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:11 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 231

(cherry picked from commit d3a9bf9f0c39a5516acdf83e10ef691e07d8462f)

Wed Jan 11 02:13:58 2023 -0800
Original commit date: Wed Jan 11 02:13:58 2023 -0800
Original commit hash: 84e578b46f7ca802d4659d89e0ee49e9c818b6cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6322c241704c1efb3cd12eab3c41c465fcacac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:09 2023 +0800 
-------------------------------------------------------------------------------- 
Fix Code Inspection Issues in UiApp

[Issue Description]
Not checking the return value of the function HiiSetBrowserData
Some files include itself

[Resolution]
Check the return value of HiiSetBrowserData
when finish using it
Removing the repeated file declaration

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012568890
Original commit date: Fri Jan 6 14:41:28 2023 +0800
Change-Id: I1b9a0d7c6c2f0a21aa9939bc13cf99754d860135
Original commit hash: 7209d114c9d82bcbe7f39b119854e4816fff2080

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
AlderLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.c
AlderLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.h
AlderLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
AlderLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: e1cc4e9570290eb3815dd19607f738ad6e74f508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:07 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx update] Add RTD3 for Non Bobcat AIC connection case

[Issue Description]
Missing RTD3 asl for non Bobcat connection case

[Resolution]
Add RTD3 asl for non Bobcat connection case

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL Hx Update

Hsd-es-id: 15012620201
Original commit date: Tue Jan 10 16:29:09 2023 +0800
Change-Id: I6ddac39d30dd10f18b4c80bce10e2e6516762876
Original commit hash: 62ded6da0bcaf1ae6566a5aa037acb969403a2ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: c3f7f0d105e624ea5cb0b6804ffbb3a86e362ca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:05 2023 +0800 
-------------------------------------------------------------------------------- 
Improve the code style in TcgSetupDxe

[Issue Description]
Unused value exists

[Resolution]
Use unused value once without changing the code logic

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
AlderLake, Raptorlake

Hsd-es-id: 15012567103
Original commit date: Mon Jan 9 09:34:43 2023 +0800
Change-Id: I88a966acbacd80e8b44dda3a62a57bc4f5f48052
Original commit hash: b2ef236f1e1521d3044285c55410b88d937dbdbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c

================================================================================ 
Commit: 1b2ebc2cdaf129fd87ebb9a108d53a533f66da03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:03 2023 +0800 
-------------------------------------------------------------------------------- 
Improve the code style in PeiFusaLib

[Issue Description]
Unused value exists

[Resolution]
Use unused value once without changing the code logic

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
AlderLake, Raptorlake

Hsd-es-id: 15012568923
Original commit date: Tue Jan 10 14:08:39 2023 +0800
Change-Id: I1a2dd32de48ecb1c20a9cd8f117e39ad8dfb37a0
Original commit hash: 96a6756e78431c196f0281353ae2e2507627a624

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c

================================================================================ 
Commit: bf0d1a830fbaadc7272fb167972304354449a65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 11:00:00 2023 +0800 
-------------------------------------------------------------------------------- 
Fix unchecked return issue in Library

[Issue Description]
Unchecked return issue in
AlderLakePlatSamplePkg/Library

[Resolution]
Add checked return and avoid unused value.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012575103
Original commit date: Wed Jan 11 09:34:21 2023 +0800
Change-Id: Ic5a767217af40a2053508614002320b7cb74236c
Original commit hash: 8a4157f60a7adf7e74f57beb15c10dd2adaf9051

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c

================================================================================ 
Commit: 24f23b2fb7071fb3228814bd712936446beb46bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:58 2023 +0800 
-------------------------------------------------------------------------------- 
Fix the logically dead code in TcssRetimerCapsuleUpdate

[Issue Description]
Judgment condition is always true

[Resolution]
Remove the judgment conditions for the repeated

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012568209
Original commit date: Thu Jan 5 19:04:04 2023 +0800
Change-Id: Ia10ed5412d83f668d6421f0589b98dfbf485dc51
Original commit hash: d559627d36869442addc3a1f6bcc2782ccde65f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c

================================================================================ 
Commit: 90c3690cee76a7217499ece6365f2f63d6d92d71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:56 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code style

[Issue Description]
Tool can't analyze value assignment through gRT->GetVariable().

[Resolution]
Initialize zero value to variable BiosRpeBootParameters,
MeSetup and TcgSetup.

Package/Module:
AlderLakePlatSamplePkg/Features/Rpe

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012558464
Original commit date: Wed Jan 4 11:10:57 2023 +0800
Change-Id: I2a2d7c9a8819c05c0aad31e9f4a61a1e3c1e1295
Original commit hash: 471ab1379c0ea1c941c9fc309e19ae3f3320a342

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 101ed9391ed5fb41346a1bd3e196ac2f1c308f7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:54 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in Hsti

[Issue Description]
1. Uninitialized scalar variable.

[Resolution]
1. Initialize scalar necessary variable.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012566838
Original commit date: Fri Jan 6 11:24:59 2023 +0800
Change-Id: I266f3d64c9cdc85971a0f3b25d22714ec26b7fbf
Original commit hash: 84622e4e927f00136e427aa63b08d44728c46b6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 69b161dc313efb47528505c8c547f1474602449f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:52 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in Setup

[Issue Description]
1. Logically dead code.
2. Unchecked return value.
3. Uninitialized scalar variable.
4. Copy-paste error

[Resolution]
1. Remove unnecessary logically dead code.
2. Check return value.
3. Initialize scalar necessary variable.
4. Change Copy-paste error

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012574373
Original commit date: Fri Jan 6 13:07:19 2023 +0800
Change-Id: Ieea357aa87120daf17b336120840352b3e12adce
Original commit hash: a78f178d808a0196f06607e33bd753443f5f1b79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/DebugSetup.c
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/SecuritySetup.c
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 86d10be9f3e748da59bcbced0c2d3ca53c12e18f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:48 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4022_00

(cherry picked from commit e92ed672f4ffe0867e4d43de01aa67f82e777dc8)

Tue Jan 10 08:48:06 2023 -0800
Original commit date: Tue Jan 10 08:48:06 2023 -0800
Original commit hash: a1233c231ea10db5c8945562cb632f625e8332cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8052d581dbba352fa243efe34ffed97eb1b889c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:46 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 230

(cherry picked from commit b486144a48edc907e8372745ecf5597f0594d345)

Tue Jan 10 02:13:52 2023 -0800
Original commit date: Tue Jan 10 02:13:52 2023 -0800
Original commit hash: 1b5fef4af057a1115aec8371049a986450b6a80f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4cfd2be656742668093efb24d307ebc4b67dab56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:45 2023 +0800 
-------------------------------------------------------------------------------- 
Vtd: Fix Logically Dead Code issue

[Issue Description]
Logically Dead Code

[Resolution]
Remove the dead code.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
AlderLake, Raptorlake

Hsd-es-id: 15012568946
Original commit date: Thu Jan 5 10:44:15 2023 +0800
Change-Id: I4665fcfaebe25995d62fbd2036701f2abbd0b477
Original commit hash: 88c1a4270a02922bb0a51de2108ba5a4ed68ef34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c

================================================================================ 
Commit: 41e3fc9fa8e0518676ce2bb107857244c2c2bfdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:43 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code style in Smbios

[Issue Description]
Tool can't analyze value assignment through gRT->GetVariable().
Logically deadcode in SmbiosMiscDxe and SmbiosPlatformInfo.

[Resolution]
Initialize zero value to variable PwdData.
Calculate the value "MaxInstances" instead of hard-coding it.

Package/Module:
AlderLakePlatSamplePkg/Features
AlderLakePlatSamplePkg/Include
AlderLakePlatSamplePkg/Platform

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012562818
Original commit date: Thu Jan 5 15:41:48 2023 +0800
Change-Id: I55b3b2fde07753d9aca12305ab199bdea673bcaf
Original commit hash: 9809040ad044b8b97897f010e18f6d50999b1d7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
AlderLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 490b968c45612d2e0f4fff67f4bd61877049f763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:41 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code style in Tbt

[Issue Description]
Unused value,
Dead default in switch,
Uninitialized scalar variable,
Out-of-bounds read

[Resolution]
Initialize scalar variable,
add ASSERT_EFI_ERROR

Package/Module:
AlderLakePlatSamplePkg/Features
AlderLakePlatSamplePkg/Setup
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012563063
Original commit date: Mon Jan 9 14:26:14 2023 +0800
Change-Id: I46cb81b77269ea20e12e14c910d97b1e75f88eaa
Original commit hash: bed3d88def1c48f9fcd8f92f81ad6ecd7232bb69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Setup/TbtSetup.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: af634010d71bd8d515655dffefb3d306735111ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:39 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in Platform and C1S Library

[Issue Description]
1. Logically dead code.
2. Out-of-bounds access.
3. Unused value.
4. Unchecked return value.
5. Uninitialized scalar variable.

[Resolution]
1. Remove unnecessary logically dead code.
2. Adjust the bounds.
3. Remove unused value.
4. Check return value.
5. Initialize scalar necessary variable.

Package/Module:
AlderLakePlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012575103
Original commit date: Thu Jan 5 08:45:48 2023 +0800
Change-Id: Id5fc5c6eec29bd3249d1fca1e051834e154c2d31
Original commit hash: 1e35f8edd119cabf5045194c2ef6615ea6704b75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
AlderLakePlatSamplePkg/Library/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuMailboxLib/MailboxLibrary.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c

================================================================================ 
Commit: 879e4aa2dc83ab3c397b2be4478231f0120c3d3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:36 2023 +0800 
-------------------------------------------------------------------------------- 
[Code Inspection] Issues in
Intel/ClientOneSiliconPkg/IpBlock/Overclocking

[Issue Description]
Some variable won't be reached or didn't assign initial value

[Resolution]
Remove uncessary codes and assign initial value to those
variable.

Package/Module:
ClientOneSiliconPkg, AlderLakePlatSamplePkg

[Impacted Platform]
AlderLake, RaptorLake

Hsd-es-id: 15012563514
Original commit date: Thu Jan 5 18:56:35 2023 +0800
Change-Id: I2303e57f3976fe0419cf8e15d0e8ee406eb9a5b3
Original commit hash: 5746dc54bc48c54757147c29a6ca04ef51f5cd46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c

================================================================================ 
Commit: 0c311671e020597b8cb7aab7c75e9b880e63b0d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:35 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] Fix dead code issue"

[Issue Description]
NULL pointer will be dereferenced.

[Resolution]
Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012615412
Original commit date: Tue Jan 10 09:19:28 2023 +0800
Change-Id: I4e8506bc3c9fc3fd235ecdedd352331a0ba53867
Original commit hash: ef9364edb10a2526d60f6fe260e5f153b27fbe25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: ba212ddbcdb7cbf560d6e8703f50889015b0a6d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:33 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code quality for ADL/RPL

[Issue Description]
Several issues have been reported by code inspection

[Resolution]
Fix multiple issues to satisfy code inspection

Package/Module:ClientOneSiliconPkg, AlderLakePlatSamplePkg

[Impacted Platform]
ALL.

Hsd-es-id: 16019210238
Original commit date: Tue Jan 3 18:21:27 2023 +0800
Change-Id: I77bee2ee0577c59e0bbdb15fc7f743f3f9bf0496
Original commit hash: 941d7b65fd216395e87b310f780f46867d55a53c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/MsgPrintf.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhid.c
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhis.c
ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/MsgPrintf.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/Mei.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/bhp_impl_ta.c

================================================================================ 
Commit: 66ad8ef4a372d8f60bc849a3c2178e074c0e0699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:30 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Fix wrong sizeof argument and initialize PCH_SETUP before use

[Issue Description]
The original intention after entering ErrorExit is to clear the
content pointed by HcInfo, so the size should be AHCI_HC_INFO
instead of AHCI_HC_INFO *.
Tool can't analyze value assignment through gRT->GetVariable().

[Resolution]
Change sizeof argument to AHCI_HC_INFO.
Initialize zero value to variable PchSetup.

Package/Module:
AlderLakePlatSamplePkg/Features/Sata
Features/Storage/SataFeaturePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15012562392
Original commit date: Wed Jan 4 09:04:56 2023 +0800
Change-Id: I4ff36fae3fe04a8275e4d1c40584b85b3ca3bf02
Original commit hash: 79c60bf164811f25b8035d9206829eda4df37a84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c
AlderLakePlatSamplePkg/Features/Sata/IntelUefiRaidDiskInfo/IntelUefiRaidDiskInfo.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c

================================================================================ 
Commit: bbc7ffe6a725647a944f83233e6892a73ce0c380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:27 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4021_00

(cherry picked from commit 7553b66d54c4584f6c6ad1146d3b53c344941abb)

Mon Jan 9 08:47:13 2023 -0800
Original commit date: Mon Jan 9 08:47:13 2023 -0800
Original commit hash: d74337f3a46dd9e4c6a126dc6244c0294bbeeaec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c68be6a5cb66d3b9ec4b182203c053cd713a378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:25 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 229

(cherry picked from commit a6032bef09537c093a3bf6552f718d536070676e)

Mon Jan 9 02:46:47 2023 -0800
Original commit date: Mon Jan 9 02:46:47 2023 -0800
Original commit hash: 23d4907412b50dff9f88f00c0948815f57bf4654

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 42767619705173e7179500db03addcdbabcaaf59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:23 2023 +0800 
-------------------------------------------------------------------------------- 
Code inspection issues in MeSetup

[Issue Description]
Code inspection issues in MeSetup

[Resolution]
Fixed following issues.
1. Unused value
2. Unchecked return value.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012567122
Original commit date: Thu Jan 5 14:57:26 2023 +0800
Change-Id: I86c6978c091c7e03060cbd6cb077b2ad2c62a9f2
Original commit hash: 2e7119cabc879f3484d276ed163822102ce49d7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 2e149316f803ed381b15b4485b5aacc735c6b8c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:21 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Fix dead code issue

[Issue Description]
Logically dead code

[Resolution]
Remove dead code

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012558507
Original commit date: Fri Jan 6 16:50:28 2023 +0800
Change-Id: Id8b51e786b899a270031ea179737469b016d50ee
Original commit hash: c8338378505265c9bd7abd4425b0c3492d6c97c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 305fee1ea5c38838b52881f313f30191722c1aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:20 2023 +0800 
-------------------------------------------------------------------------------- 
Initialize SETUP_DATA before use and remove unused code

[Issue Description]
Tool can't analyze value assignment through gRT->GetVariable(),
so it reports using uninitialized value errors.
Status is not used untill it is overwritten.

[Resolution]
Initialize zero value to variable SystemConfiguration before
gRT->GetVariable() is called.
Remove Status assignment code.

Package/Module:
AlderLakePlatSamplePkg/Features/Nvme

[Impacted Platform]
Default ALL.

Hsd-es-id: 15012567032
Original commit date: Fri Jan 6 14:23:00 2023 +0800
Change-Id: Iabf57cc6b3b822840e0f31b69ab7c6d5a31440f4
Original commit hash: 4b23b1efff25d8c38cc237c7b92e843225775d55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.c

================================================================================ 
Commit: b2287b7abe913db8f6cd74d64b29a60ec3734c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:16 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4017_00

(cherry picked from commit 8ff84cf07436046fbb518211d0d780e58831f8b2)

Sun Jan 8 08:46:59 2023 -0800
Original commit date: Sun Jan 8 08:46:59 2023 -0800
Original commit hash: 8abf0ad35be92db2dbd6d465e5f1d674d71e87a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 456db0cc0affbcec4ab04c39e94abac7fb8a1dd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:13 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 228

(cherry picked from commit b40e2a5b6b38ba720c9446c962fd37e0bcda2f6f)

Sun Jan 8 01:22:59 2023 -0800
Original commit date: Sun Jan 8 01:22:59 2023 -0800
Original commit hash: 5ef9a6ede92eae0f832d6689ebdd293e7a01a0ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 90fb5206f93ef7811e339f66cfc1dbfe8c795113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:10 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4016_00

(cherry picked from commit 39c53e9cb720c6071d139bbf5cb79e1d3c498a17)

Sat Jan 7 08:46:50 2023 -0800
Original commit date: Sat Jan 7 08:46:50 2023 -0800
Original commit hash: db89df7b411ff0ce0a5bc0a1f87210d26afd45a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7cd62d54f6e9256c3eb7a4d847b3536402aeb91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:08 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 227

(cherry picked from commit f4b237709336f575f24cc510b8ad2e971e2fb03e)

Sat Jan 7 01:27:13 2023 -0800
Original commit date: Sat Jan 7 01:27:13 2023 -0800
Original commit hash: b689b532b40a3a72c86366d3325097f87f0768d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 68bf5be1dcefdfb91a9f01df7c2897bbfb8bf99f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:05 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.127

Hsd-es-id: N/A
Original commit date: Fri Jan 6 12:40:19 2023 -0800
Original commit hash: f8b832a512a76302559ff6d61d3ad65e2dbea8fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 421cb205a8c19b076164b9fbedbcf0f6f343e916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:03 2023 +0800 
-------------------------------------------------------------------------------- 
Update tWCKPRE_total_RD for LP5x high frequency

[Feature Description]
Update tWCKPRE_total_RD for LP5x high frequency

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016473214
Original commit date: Fri Jan 6 13:01:20 2023 +0800
Change-Id: I80536dc0fcedc52375382842111eb5a82c6aea9e
Original commit hash: 455762b5888b0757f538bd54eace1a02c8e6b941

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 4e8f901584b6d08f3719aa15685416f2c3e2706d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:59:01 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4015_00

(cherry picked from commit e2afcbd4251c1961f9c36c4f1eb57db693b7afef)

Fri Jan 6 08:47:17 2023 -0800
Original commit date: Fri Jan 6 08:47:17 2023 -0800
Original commit hash: 3b836eb49965fd391e092a756ff29733173bb9f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9f5200ad3cc4049adde60ecda2665f3c4bb080e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:58 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] code quality scan issue on tcss capsule

[Issue Description]
Cause code quality scan tool issue

[Resolution]
Change the CmMode set time

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL, ADL

Hsd-es-id: 15012599794
Original commit date: Fri Jan 6 15:41:00 2023 +0800
Change-Id: I504f8372a4d9af4f0300a27c3d9d4287dbbc5e80
Original commit hash: 5f433b6b7f90717005fb7a7d3234826d917d6b3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: 0a77edd2b35765d02ea5fbed2ef0b6313f2cd42c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:56 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 226

(cherry picked from commit 45559685bb07c2251a3e86768de5c886d39e50eb)

Fri Jan 6 01:31:52 2023 -0800
Original commit date: Fri Jan 6 01:31:52 2023 -0800
Original commit hash: b4c465b2ff4bf74cabc4831ef4e5feefc38c0ebb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4b4017ec9e5e06ba76cddfb50ce2a446ee4b9f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:54 2023 +0800 
-------------------------------------------------------------------------------- 
Improve the code style in PeiSaPolicyUpdatePreMem

[Issue Description]
In judgement statement using array compared with 0

[Resolution]
Remove the judgement statement

Package/Module: AlderLakeFspPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012558546
Original commit date: Fri Jan 6 10:03:39 2023 +0800
Change-Id: I3de2d5a379de5a1029a9466cff2523a1b0f8d80d
Original commit hash: 589774568b58e0ca2d6fb271c262e619c054ed34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 18a6a89f8686f59f7918c4161d6fc6f7e985105e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:52 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.126

Hsd-es-id: N/A
Original commit date: Thu Jan 5 21:52:59 2023 -0800
Original commit hash: c8c5aaaf238954f03b6da740f2e82d11582f6f07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f276fc10b84dc4284e034b02cfb8bba3897b7009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:50 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Out-of-bounds access issues in /IpBlock/SerialIo.

[Issue Description]
1. Out-of-bounds access happening due to zero based I2C controller
Index.
2. Logically Dead Code fix for SPI controller.

[Resolution]
Add less or equal to condition to check if the controller
index is in range with respect to maximum supported controllers.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
RPL, ADL

Hsd-es-id: 16019229406
Original commit date: Tue Dec 20 15:47:05 2022 +0530
Change-Id: I14d83f3cd0547ff77ad5ed0c624bfca6ab1d29b3
Original commit hash: 6de41ec414efb0dc2678c0fc6a373dc29b2eb758

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c

================================================================================ 
Commit: 329853fd54b837cc2d24ec92b457ced027ec3821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:48 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Code inspection issues in THC IP.

[Issue Description]
Code inspection issues in THC IP

[Resolution]
Fixed following issues.
1. Unchecked return value.
2. Unused value.
3. Logically dead code.
4. Large stack use.
5. Dead default in switch

Package/Module: ClientOneSiliconPkg/IpBlock/Thc

[Impacted Platform]
ALL

Hsd-es-id: 15012557753
Original commit date: Tue Jan 3 11:32:25 2023 +0530
Change-Id: I3f3ff09f63cb25e661bf343c2c3c97afc23d8a10
Original commit hash: 8fdf3210845a12edcad7c28cb0a56ebdefd02b77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 56ef2644c9379b3c76ad080cfbbad07243ecabcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:46 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Fixed code inspection issues in AdlPch Fru.

[Issue Description]
Code Inspection issues.

[Resolution]
Fixed code inspection issues.
1. Integer handling issues
2. Code maintainability issues
3. Build system issues

Package/Module: ClientOneSiliconPkg/Fru/AdlPch/

[Impacted Platform]
ALL

Hsd-es-id: 16019222180
Original commit date: Mon Jan 2 19:08:39 2023 +0530
Change-Id: I1b29aa56d2a130b0508f726f343fefe5fbe26eaf
Original commit hash: b1afd82a303c2ec9d044845c72a658b102391d59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.h

================================================================================ 
Commit: 6d24eb38f9e932946b09c61355e5cee7eeafbbec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:44 2023 +0800 
-------------------------------------------------------------------------------- 
Improve the code quality

[Issue Description]
Unintended sign extension of the variable in EcVoltage.c
Dead code of GetAslObj.

[Resolution]
Force type conversion from UINT16 to UINT32 to avoid
unintended sign extension.
Replace the return with break to reach the same return
value.

Package/Module:
AlderLakePlatSamplePkg/EC
AlderLakePlatSamplePkg/EcVoltage

[Impacted Platform]
ADL, RPL.

Hsd-es-id: 15012558752
Original commit date: Thu Jan 5 16:40:55 2023 +0800
Change-Id: I61d3c5b5b23574e34cf3499ee3398e3933fba80a
Original commit hash: 824269510476fa45b311ff74dc709d0e5091f893

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/AcpiRes.c
AlderLakePlatSamplePkg/Setup/EcVoltage.c

================================================================================ 
Commit: b3e8f7df95a5568e490e355c99878ea9bab653f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:43 2023 +0800 
-------------------------------------------------------------------------------- 
Correct the usage of EcTcssLib APIs parameters

[Issue Description]
Pass the data pointer to a an array parameter of the APIs.

[Resolution]
Change the APIs parameter usage from array to a data pointer.

Package/Module:
AlderLakePlatSamplePkg/BaseEcTcssLib

[Impacted Platform]
ADL, RPL.

Hsd-es-id: 15012575104
Original commit date: Wed Jan 4 11:11:36 2023 +0800
Change-Id: Ica9cce96eacdfea73f270dadabd3b6546de9381d
Original commit hash: 3b2b84e79b223f76ae5bbc2584950eb5eeef535d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c

================================================================================ 
Commit: 4990c29d3548e70c81031e69314d5290edff6aa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:41 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Improve code style for AlderLakePlatSamplePkg/PlatformInitAdvanced

[Issue Description]
Uninitialized scalar variable in PlatformInitAdvanced
Unused value in PlatformInitAdvanced
Unintentional integer overflow in PlatformInitAdvanced

[Resolution]
Initialize uninitialized variable in PlatformInitAdvancedDxe.c
Initialize uninitialized variable in SaPlatformInitAdvancedDxe.c
Remove unused variable in SaPlatformInitAdvancedDxe.c
Use cast to avoid overflow in SaPlatformInitAdvancedDxe.c
Remove unused variable in PlatformInitAdvancedPreMem.c
Initialize uninitialized variable in PlatformInitAdvancedSmm.c
Initialize uninitialized variable in GopPolicyInitDxe.c

Package/Module:
AlderLakePlatSamplePkg/PlatformInitAdvanced

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012575104
Original commit date: Wed Jan 4 11:00:19 2023 +0800
Change-Id: I9492c80f2879ee5ada6d019d2553beaaa71c531a
Original commit hash: 3972cc5af6527567eb965a34a4d11302c49e925e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c

================================================================================ 
Commit: b825b9da117a9bc5978ccedeb1086c94c0cb6b1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:39 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S/Hx refresh]Enable GaP support

[Feature Description]
RPL-S/HX refresh need same GaP support as RPL Hx update

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012593800
Original commit date: Thu Jan 5 20:22:43 2023 +0800
Change-Id: I747e8b122a8519d50f7898e0afe07a592a91443e
Original commit hash: 05c95c072eb7b79c89576eb43d4e6a21abadf76b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: cd1523d60ae363e87d15bc4c30cbdcbaf8ccf5f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:35 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.125

Hsd-es-id: N/A
Original commit date: Thu Jan 5 10:56:39 2023 -0800
Original commit hash: f82d4cf728e912b1108e839c70c315c323d784be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29c738096604628c8045b882a459a342d06f8800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:34 2023 +0800 
-------------------------------------------------------------------------------- 
Update tCWL and tCL for LP5x higher frequency support

[Feature Description]
Update tCWL and tCL for LP5x higher frequency support

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016245429
Original commit date: Thu Nov 24 03:32:51 2022 +0800
Change-Id: I8803b2e7859d5521961a4d8303b4c3ea20f0cbe5
Original commit hash: 6138f5fa6c1b8b247f97ffff89681ae2128fe250

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: cd49c7410e303a108e69e3e81b821c88c82f875c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:31 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4014_00

(cherry picked from commit 64310873ebed9570563ea08bf08f2a5a357deb49)

Thu Jan 5 08:47:19 2023 -0800
Original commit date: Thu Jan 5 08:47:19 2023 -0800
Original commit hash: 82d74ce08418244e32712eeeec336693ff48f405

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 45011e9f8c4c7e9d26ba91e008ac2c722982324d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:30 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x10f

[Feature Description]
Add the Ucode 0x00000112 for B0

Package/Module:
uCode patch

[Impacted Platform]
S

Hsd-es-id: 15012595810
Original commit date: Thu Jan 5 16:26:56 2023 +0800
Change-Id: Ia84d5387dae9d82750fa6cc660c0952ce55a531d
Original commit hash: 2cdbc3812dc452e1e47b1f92155821ee0f79639a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 65d538ab6df1ad6ba48a51a8ebcd87bf60efeb43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:26 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 225

(cherry picked from commit 0ed0e451db30c92b36ff65ec76104f9be8a40d4f)

Thu Jan 5 02:28:44 2023 -0800
Original commit date: Thu Jan 5 02:28:44 2023 -0800
Original commit hash: 86f87bdf70d5e7b7d690b4c8e1aa41558b5acf60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6e2e96247afa3a7cb9e0a020b7fad6a2304854c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:24 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx Update][dTBT] Enable SWCM by default in bios settings

[Feature Description]
Enable SWCM by default for BR AIC.

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
Hx Update

Hsd-es-id: 15012594890
Original commit date: Thu Jan 5 15:57:49 2023 +0800
Change-Id: If4dd9bbfb58841985894025370ca0258e4623ea9
Original commit hash: fff5578fc8f4354ecf11a52383b26e58f0a756cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 2cf9f0f4e3601b1dc1c50b9f73ca19156f5b53d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:22 2023 +0800 
-------------------------------------------------------------------------------- 
WWAN Rtd3 ACPI code - modify tag

[Issue Description]
The related acpi codes are added a tag
which makes the code will be removed by IPCLEAN for external releasing.

[Resolution]
the tag behind the code should be change to other

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 16019322452
Original commit date: Thu Jan 5 14:21:31 2023 +0800
Change-Id: Ib8c616f097f0fce44bb86030d3a65514b4249416
Original commit hash: 7a5b8a63ce5a7b2a7c91534df54880a9460002e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 8684d524cc8cebd75eae48304a50103d0a10c212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:21 2023 +0800 
-------------------------------------------------------------------------------- 
[BR][POR] BR FW Capsule Update - Set as SW CM

[Feature Description]
Set SW CM for BR to support capsule update

Package/Module: AlderlakePlatSamplePkg

[Impacted Platform] RPL

Hsd-es-id: 16018926084
Original commit date: Thu Jan 5 14:09:50 2023 +0800
Change-Id: If5bc0a1c1c60667a06b1e7ea0c02a6a825f2ba67
Original commit hash: e8ca84f3c18f1aec310d7e52abebefe806d8a7f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: 9d07c9fef1cb4ce5c2bf17e8f13a150679f40f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:19 2023 +0800 
-------------------------------------------------------------------------------- 
FspWrapper:remove the unused value

[Issue Description]
Unused value in FspWrapper module

[Resolution]
Remove the unused value

Package/Module: AlderLakePlatSamplePkg/FspWrapper

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012570885
Original commit date: Thu Jan 5 09:23:23 2023 +0800
Change-Id: Ia6c7f2c1997543a4583cf4cb1af15bcd58e94d1c
Original commit hash: eda9322aa1f3157e408aa0b4e0fd4e6820041938

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c

================================================================================ 
Commit: 1e4272263d3d1949ff43a7d24aaee642eec5dfc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4013_00

(cherry picked from commit 22b5369be0b641f44d70cf85140668b0413213e0)

Wed Jan 4 08:47:34 2023 -0800
Original commit date: Wed Jan 4 08:47:34 2023 -0800
Original commit hash: 0e6bfc7ad55726c3311037e47f9df33367e008da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d0907b5a22bc632ea2b0697288d09841accb990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:11 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA Update] Enable SWCM for dTBT

[Feature Description]
Enable SWCM for discrete TBT (Barlow Ridge Controller).

In order to enable SWCM on RPL-S board, user will need to follow steps:
1) Boot to UEFI shell
2) Type command: setvar DtbtCmSupport -guid EC87D643-EBA4-4BB5-A1E5-3F3E36B20DA9 -bs -nv =0x1

Package/Module:
All code

[Impacted Platform]
RPL-S/SBGA

Hsd-es-id: 15011737012
Original commit date: Thu Aug 4 15:38:22 2022 +0800
Change-Id: I2a6640371ba5c5b7cc56c313f98c0f94e0ace7d6
Original commit hash: e3b0d05fa1d61ee6dc7aebd7f56b72df6232bef5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3Br.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Capabilities.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigSpace.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4RouterDefs.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCoreLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4ProtocolsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: 0a7da6fe8541092f432e639f7a856213e54adb34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:06 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 224

(cherry picked from commit 7630d0f3dc01bfdfa9afa19efddc19960de9bdce)

Wed Jan 4 01:23:25 2023 -0800
Original commit date: Wed Jan 4 01:23:25 2023 -0800
Original commit hash: d3a796ffc3721fce442c619e109e171ae4bdaf1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0fcb6d3f9c789af7dd3959e1b24008386a7b1262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:03 2023 +0800 
-------------------------------------------------------------------------------- 
FspWrapper:improve the code style for FspWrapper

[Issue Description]
Code style issues for FspWrapper

[Resolution]
Improve the code style for FspWrapper

Package/Module: AlderLakePlatSamplePkg/FspWrapper

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012570885
Original commit date: Tue Jan 3 13:16:32 2023 +0800
Change-Id: Ia3f41f34d50cfdb8a192eefa0b049fd4af3544f3
Original commit hash: bbea9ee065aafb444a2f3878823a05321bd38f84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c

================================================================================ 
Commit: 29af4c2377cb63df00bcb808170af25e5c2ff227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:58:00 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4012_00

(cherry picked from commit a9810cbc433ed6b49f8817283e7a7bad9ce5c2b3)

Tue Jan 3 08:47:26 2023 -0800
Original commit date: Tue Jan 3 08:47:26 2023 -0800
Original commit hash: 3d2bcad77c527cdcc5fae8e008752681e4615d97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8349b90e5fb122065af7b3c4fcee874d8741d474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:58 2023 +0800 
-------------------------------------------------------------------------------- 
[PCIE] routed to root complex MCTP transaction
do not reach CSME PMT (nor OPI phy)

[Issue Description]
[PCIE] routed to root complex MCTP transaction
do not reach CSME PMT (nor OPI phy)

[Resolution]
Program Rc Owner register with correct PortGroupID

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
RPL Y, U

Hsd-es-id: 13010427532
Original commit date: Wed Dec 28 02:06:50 2022 +0530
Change-Id: If6c3f76825fd0a99b7ae4f04e27f85cdf269da20
Original commit hash: ee30af87367c48ea18846253caa191c31adde693

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c

================================================================================ 
Commit: 3b0f37489628d68c772fe276a0e9476bbd853a8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:56 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 223

(cherry picked from commit cbf7635198afc042738cb4a7970863811678065c)

Tue Jan 3 01:23:32 2023 -0800
Original commit date: Tue Jan 3 01:23:32 2023 -0800
Original commit hash: 365453e3d3f90c30337f7dd168b7d81209154ba3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 977807f4a8a4c2613dc6f792cdacc2782de42818 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:51 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4011_00

(cherry picked from commit 50bb4ac303a97a48a3b280a9dc3da4a1cd2fd57b)

Mon Jan 2 08:47:42 2023 -0800
Original commit date: Mon Jan 2 08:47:42 2023 -0800
Original commit hash: 0d60d0995b54806a111ca8ffc241abf8368ae2d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25458b611b4f3c4958b103c8e3fec054e4829402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:49 2023 +0800 
-------------------------------------------------------------------------------- 
Fixes for code issues in Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp

[Issue Description]
The code were present in CpuPcieRp.

[Resolution]
Fixed CPU PCIe RP issues.

Package/Module: IpBlock/CpuPcieRp

[Impacted Platform]
RPL

Hsd-es-id: 16019222221
Original commit date: Fri Dec 30 11:31:07 2022 +0530
Change-Id: Iaf7d8024ed692549a224cc28e3e0a0a76320e2cb
Original commit hash: b95bcd81bee93b6f5b318f7b7327b0e6fc83d06d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 67531c9c2a4e63b1fa56dc0a0bc3557760c1683c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:47 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 222

(cherry picked from commit e744a6afd11a15370b13362ad284bebf7fac9077)

Mon Jan 2 01:42:11 2023 -0800
Original commit date: Mon Jan 2 01:42:11 2023 -0800
Original commit hash: f2c31af214932fe4505e9198fcc63ff11e453f4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2f26edfc6290a0805a09f72431eb59b1fac4961c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:44 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 4537_00

(cherry picked from commit 75c9fa091766a633760fca5343853cf87a2c4431)

Sun Jan 1 08:47:10 2023 -0800
Original commit date: Sun Jan 1 08:47:10 2023 -0800
Original commit hash: a359e172363030105e03506117e9bb6077dfd194

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3e1b84954e4580e3fe72fc3a67f9743010791806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:42 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 221

(cherry picked from commit b70a5ba6552460faccae79490397eaec9af41a97)

Sun Jan 1 01:22:53 2023 -0800
Original commit date: Sun Jan 1 01:22:53 2023 -0800
Original commit hash: a73f07eedc1c0fd5fa8bc4ad258adc2b6ed0e5cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0a76262cceda99ad4e7014feb509b71ec0a85f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:39 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3536_00

(cherry picked from commit 47cbbbb3ec2cc7e30e65adc5152ef9fb41f6601f)

Sat Dec 31 08:52:46 2022 -0800
Original commit date: Sat Dec 31 08:52:46 2022 -0800
Original commit hash: 9dd1a08bb66af4539e1e47a16aabcb0388d774b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 699cf5731b55e0b74457d26afd90b73f9558473b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:37 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 220

(cherry picked from commit 710422d373796e5778c5731da7598a88fe09c76e)

Sat Dec 31 01:23:05 2022 -0800
Original commit date: Sat Dec 31 01:23:05 2022 -0800
Original commit hash: 2693f257b09651af9b3de7046325541ff1bacd26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 04ff2b90153fc583da89195b30097eb0712c4abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:34 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3535_00

(cherry picked from commit 9d0541e42550849ff1d1557b6f07f46b8ab9733b)

Fri Dec 30 08:48:11 2022 -0800
Original commit date: Fri Dec 30 08:48:11 2022 -0800
Original commit hash: 6617df5792cb391f7726b1404ee9a3af8ebb3277

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b2da79183d07b6cfb287a51b830fb38e2032019f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:32 2023 +0800 
-------------------------------------------------------------------------------- 
Fix PEG Bobcat controller enumerate YellowBang

[Issue Description]
Yellow bang on TBT controller under PCIe express downstream
switch port when Bob cat connected to CPU slot

[Resolution]
Fix issues found in PcieRpNumber, _DSD and Endpoint ASL

Package/Module: AlderLakeBoardPkg, AlderLakePlatSamplePkg,
ClientOneSiliconPkg/SystemAgent

[Impacted Platform]
RPL HX update

Hsd-es-id: 15012573148
Original commit date: Sun Dec 25 18:23:11 2022 +0800
Change-Id: I72d858259b9bed327333b1e30781404f9097be78
Original commit hash: 676993b63f4c519ed9d63722e0b7c5e7f4bf875a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 0fbc9eafaa05b2f906b59159bce53ce96b95ec3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:30 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 219

(cherry picked from commit dfa6e7e4155c1b2ce047fb3be512242cb52fb93f)

Fri Dec 30 01:23:29 2022 -0800
Original commit date: Fri Dec 30 01:23:29 2022 -0800
Original commit hash: 71697eeebb682c78adbc61c15f30ecf43e84c2dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a63da822d1d057c899808c00d8f42f5ab51985f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:26 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3534_00

(cherry picked from commit 7667a4bd8ece406d7bdf78bdeb5a458b6a1cc14f)

Thu Dec 29 08:47:47 2022 -0800
Original commit date: Thu Dec 29 08:47:47 2022 -0800
Original commit hash: 57a6128cb4467fd02143e92b7f6b91fa6bd8fe3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 722d2f5e6ae82c92812ef98491d69a18ae59cf71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:25 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 218

(cherry picked from commit c9660eabbb2f666639d29f2ba91c6f6e91fc2f5d)

Thu Dec 29 01:48:55 2022 -0800
Original commit date: Thu Dec 29 01:48:55 2022 -0800
Original commit hash: b01a23675409b32c3f281a889c07767b8a38ab3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a61d621f7bf504671cdce900578bcf477cbdd289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:23 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL]Reading E-Core Nominal Performance via B2P mailbox for
non-turbo SKU

[Issue Description]
The CPU frequency(Check in the task manager) is
lower than 1.3Ghz (CPU = i5-1235U) while run Aida64.

[Resolution]
1. To check if non-Turbo to apply mailbox
to get E-Core Nominal freq (P1) for ACPI _CPC
2. Revert "Atom ACPI Maximum performance percentage miscalculation"

This reverts commit 7f899ca416f2a72ffba8e9ac51b34e78ae4df84d.

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
P, U, Celeron

Hsd-es-id: 15012568107
Original commit date: Tue Dec 27 22:15:01 2022 -0800
Change-Id: I51390e9075233d854fab66208f3818fd6d577585
Original commit hash: 2009875bdabd5338efa8c39aebfafe3bfad84fdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: dc331ced296d21938d6aef0cce226eeaaae28403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:21 2023 +0800 
-------------------------------------------------------------------------------- 
CrashLogDxe: remove the unused code.

[Issue Description]
remove the unused status

[Resolution]
remove the unused status

Package/Module: AlderLakePlatSamplePkg/CrashLogDxe

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012560367
Original commit date: Thu Dec 29 11:10:00 2022 +0800
Change-Id: I5c6da017ad97af9a641f62e42138f5cce8e659a7
Original commit hash: 4fbfda724b17d210d7bcf7ddb713e7b534a1be8b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c

================================================================================ 
Commit: 5d242387a8b394f7d46b3aea8b4b1b0003fdb556 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:17 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3533_00

(cherry picked from commit a474e72734f601fe24219e2bb433234adecbb984)

Wed Dec 28 08:48:00 2022 -0800
Original commit date: Wed Dec 28 08:48:00 2022 -0800
Original commit hash: 9ca752a8259929423d36bfd79fe6eabd3bc8db84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 966e494bdecf3f5bde3b861d91a273f4d07a6c9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:15 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 217

(cherry picked from commit d874b2b5ec54b1f09b1bccd27838adf5af4cf293)

Wed Dec 28 01:23:56 2022 -0800
Original commit date: Wed Dec 28 01:23:56 2022 -0800
Original commit hash: d7ee56dcbcce397b38ff28aa379315ca310a5e75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b738a57b9f1bc4e0c0dfcd470c6244c8f4da736c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:13 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for ADL CPU, ADPLP and ADPS (v19) Programs (Rev23)

[Feature Description]
RxDet timer change from 100ms to 18ms by updating the multipler form 12
to 2.

Package/Module:
ClientOneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
ADL, RPL.

Hsd-es-id: 15012551375
Original commit date: Fri Dec 23 18:56:37 2022 +0800
Change-Id: I45d5c3bed8b33c501e7cd8782c7a0939ce3972b2
Original commit hash: 73888ffb55cd4fcb6504a3b206ccd33bc6e3fe74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 5b52b2ab5a21380ffc5956a523426735493b75d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:10 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3532_00

(cherry picked from commit 49db58efd841056d402eebd229b5d6da1ec77659)

Tue Dec 27 08:47:34 2022 -0800
Original commit date: Tue Dec 27 08:47:34 2022 -0800
Original commit hash: d50f694c154a7748f97bc502e441ea7000053d86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 01a72944617d34b16e5f7c08c18a14d82dc92716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:08 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 216

(cherry picked from commit 39a7227164beae522d10ce28a8165c7fc40f96a3)

Tue Dec 27 01:23:09 2022 -0800
Original commit date: Tue Dec 27 01:23:09 2022 -0800
Original commit hash: 21657142e4ee936d3f9eeeb251f5da9cf093be02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 34119db92d109dd04826c3dd6351cf0f230e8a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:06 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add LPDDR5X for SmbiosType17 memory type

[Feature Description]
SmbiosDump tool show default "LPDDR4" for LPDDR5X board,
need to add LPDDR5X for SmbiosType17 memory type.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
RPL

Hsd-es-id: 14018265499
Original commit date: Mon Dec 26 10:30:33 2022 +0800
Change-Id: I4fe452fb527f6a9df0a14b1c6eabddfec28ca9ab
Original commit hash: 4220a4476d68addfcc31ae588c0be1d8a3723e2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: bd91ede7b16307a16c7fb04163c092b774f4ce6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:02 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3531_00

(cherry picked from commit c92a16c64eb65d3ddca53a802e3b8380567bfcf8)

Mon Dec 26 08:47:39 2022 -0800
Original commit date: Mon Dec 26 08:47:39 2022 -0800
Original commit hash: c85560eccf0cb57ad84d387db6fb8e5aaddc5f42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 08f3b1f5ebb35821ab3a40d82fb6f0716c271b1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:57:00 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 215

(cherry picked from commit 1f7a1a7c5e150af03844b1bb184ced20969081b6)

Mon Dec 26 01:23:02 2022 -0800
Original commit date: Mon Dec 26 01:23:02 2022 -0800
Original commit hash: 15fd50a4454800ebb05bfa5aecc17643236d1821

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 80fabccb331a0bcac9a7e8a327e20e9416cfc751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:56 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3527_00

(cherry picked from commit 71a6faef8d44fd2e8389d41dd99b8a9ffc46fe6a)

Sun Dec 25 08:46:55 2022 -0800
Original commit date: Sun Dec 25 08:46:55 2022 -0800
Original commit hash: 74fe26adec05056d827142e25b48e8aa8cd13cca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 337fc029e18015f0872ca1c14d6083ed5e442afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:54 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 214

(cherry picked from commit 680e2a5074934a635a1753cd0784a6079219b423)

Sun Dec 25 01:29:51 2022 -0800
Original commit date: Sun Dec 25 01:29:51 2022 -0800
Original commit hash: d440af2b50c77ede1599f883fe40e82607ba8ef9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ef200fee15a5a7cf71d686fa7fa45e432b1bc0a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:51 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3526_00

(cherry picked from commit b53ff8188767f9862b27955efa16dd337cad45bf)

Sat Dec 24 08:46:56 2022 -0800
Original commit date: Sat Dec 24 08:46:56 2022 -0800
Original commit hash: a1a1edb25836a964a3f517cbb5943cd0a3d30ec3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 75a4ba10008a642327a799d7340f242feacc9d7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:49 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 213

(cherry picked from commit 16e42ac05195193e5c59794900f1668c4693b8cd)

Sat Dec 24 01:22:10 2022 -0800
Original commit date: Sat Dec 24 01:22:10 2022 -0800
Original commit hash: e5908a5e92448dfd3e9ba02713c33fd9e1f99e67

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 092b5c6fa63f2cba17b8e2c490552a186f79a0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:46 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3525_00

(cherry picked from commit 0605d22824ea71a1a3597a0e25d92dc068b6d206)

Fri Dec 23 08:47:24 2022 -0800
Original commit date: Fri Dec 23 08:47:24 2022 -0800
Original commit hash: 3ff0c4cd9c4510d983e791228f930cd9a9b2e8ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 465f228c9596d906d8fc3d9e50d50f49ccc6103a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:44 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update FVM deny table

[Issue Description] or [Feature Description]
Richtek RT3628AE-02 supports FVM, but it was in deny table.

[Resolution]
Remove the Richtek RT3628AE-02 from deny table since it's confirmed
support FVM

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012529663
Original commit date: Wed Dec 21 14:26:50 2022 +0800
Change-Id: I86ef2c97419834048355df3570480be5898ae4c7
Original commit hash: 102c34b6bccf26c84e688883e9e52d6c33319873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: cee57274b456a96087c29473eb66253ae911d022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:42 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 212

(cherry picked from commit 2c48e97c5f7aa007f223dd52ea10efb5ff39c73d)

Fri Dec 23 01:24:41 2022 -0800
Original commit date: Fri Dec 23 01:24:41 2022 -0800
Original commit hash: 33960f5339d957eda26a2027eacf420ac2be7c6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07e1ab8bfa3b3d3501713f8b3c749c157f29c2d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:40 2023 +0800 
-------------------------------------------------------------------------------- 
Fix Bobcat slot RTD3 use wrong power pin

[Issue Description]
Bobcat slot RTD3 code always use slot power pin

[Resolution]
Bobcat slot RTD3 code use RTD3_EN pin when BR enabled on this slot

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL Hx update

Hsd-es-id: 15012542167
Original commit date: Thu Dec 22 15:05:25 2022 +0800
Change-Id: I468cfc990b1de013020cd27e42f1152d40f38d96
Original commit hash: 28a94b809791d4719d2ff428a597459cf7e0124b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: b6aa6863390ea88fee664faa81bd25c2a067514a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:37 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3524_00

(cherry picked from commit 705e9069e658228fa6f6bcba563f701aba4dc4f1)

Thu Dec 22 08:48:29 2022 -0800
Original commit date: Thu Dec 22 08:48:29 2022 -0800
Original commit hash: 042907982931d0a198868ad0a2789d40c4174f6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d489ace8a60570fa1c8b9909c1f36972d5c578e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:35 2023 +0800 
-------------------------------------------------------------------------------- 
HidKbDxe: Fix avoiding Memory Corruption Due to Malformed HID Report

[Feature Description]
As per finding NCC-2022-WBA, malformed BLE KeyBoard HID Report
leads to out of bounds memory write. This adds additional check
before writing to memory and avoids memory corruption.

Package/Module:
BluetoothPkg

[Impacted Platform]
All

Hsd-es-id: 16019210438
Original commit date: Wed Dec 7 07:48:38 2022 +0200
Change-Id: Ia1254c0985ac9fd91065b1e23b77ad232e037aa4
Original commit hash: 8b70bffa815cbc4bda8acc1bf9b40cbc0be77355

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/HidKbDxe/KeyBoard.c

================================================================================ 
Commit: 69c5a17e2d4ad812c9a5fda04aefd05db962c89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:33 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 211

(cherry picked from commit 063ef3392da31fd1fd45f6c54f2f5e273eb856dd)

Thu Dec 22 01:25:23 2022 -0800
Original commit date: Thu Dec 22 01:25:23 2022 -0800
Original commit hash: 8b5a39b21891f565d5d6bf1128f3a7a6e9abe479

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 288acaad031f1f6c2d0e9fcd58c2eaa42184ebb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:31 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS/MRC should expose higher memory frequency limits for both DDR5 and
LPDDR5/5x

[Feature Description]
BIOS menu and MRC should support maximum memory frequency (DdrFreqLimit)
up to 10000MHz in 200MHz increments.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012367434
Original commit date: Tue Nov 22 13:38:43 2022 +0800
Change-Id: Ic86abed4cd92dee04721e25fbd2b2865e5ca8f78
Original commit hash: ec6f335742edba6722fee34c485d688a017b0ce2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 424f30074e111fa4668af41b59c6f910db952c47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:29 2023 +0800 
-------------------------------------------------------------------------------- 
Disabled USB3 U1 U2 for typeC ports with retimer

[Feature Description]
TypeC ports with retimer should *not* enter USB3 U1/U2 link state. The
retimer adds a delay which violates the U1 exit delay requirements.

Package/Module:ClientOneSiliconPkg/Tcss

[Impacted Platform]
ALL

Hsd-es-id: 15012528493
Original commit date: Fri Sep 23 08:23:04 2022 +0800
Change-Id: Ib400c456072740624ab2b3c793d3cbdd8f176efe
Original commit hash: 81f9b4b44733eabaa0d414ba24cb369d599ef115

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 3cf84ee1a4a2d4a6ac53b50344caeaedbcd242ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:27 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000002B update for ADLS C0

[Feature Description]
Updated patch 0x0000002B for ADLS C0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15012528737
Original commit date: Wed Dec 21 11:33:28 2022 +0800
Change-Id: Ic57ddad2ddd00e61b5ffd2d89b3c9576dba593b8
Original commit hash: 752b8699dc557e2d07de897f756d00e4a884bc26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bebcd452f5229e0140922291fc90cddacaac295b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:23 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3523_00

(cherry picked from commit b9c681d5d1552d9fe97883658db343eed8ab3103)

Wed Dec 21 08:47:53 2022 -0800
Original commit date: Wed Dec 21 08:47:53 2022 -0800
Original commit hash: a314aff5212d09b61924011260f8e7b348d2d831

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6134729d3f7fe5e907277f9b8fb2a9dfb191caf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:18 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 210

(cherry picked from commit bea34aeab2e74191a3fe4bfbf75cfeb884a5bcce)

Wed Dec 21 01:40:46 2022 -0800
Original commit date: Wed Dec 21 01:40:46 2022 -0800
Original commit hash: b1508037486207dfaca2864b223c09829f4fb449

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b6873b535df7449748c55fb0bca021d05e36942b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:16 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.124

Hsd-es-id: N/A
Original commit date: Wed Dec 21 01:23:01 2022 -0800
Original commit hash: c3269f30cfe8870f86f860df1de9eacb71eca1b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1854c171bfc35000fbdb59c57214c9b6346342e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:13 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1063

[Feature Description]
Integrate ADLP GOP V1063

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16019230379
Original commit date: Tue Dec 20 14:25:19 2022 +0530
Change-Id: I2ac3ad5d6d0e7d75364753df726f58a579444ba5
Original commit hash: 2e8d6ba658e3bd6c5d51619034253fa9c1543b70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 47f391b91ba61df4237dfce271c973cb88d13e22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:09 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3522_00

(cherry picked from commit afb59f9722846050788a9df55350f66a3f9e5c0d)

Tue Dec 20 08:47:31 2022 -0800
Original commit date: Tue Dec 20 08:47:31 2022 -0800
Original commit hash: 1e317e03e11c8e309acb6f7cbb4dc3f7ee543c7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c09d514fa1dcd63b9f666ae67f4b1bb9d28f3768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:07 2023 +0800 
-------------------------------------------------------------------------------- 
Update eMMC tuning EFI tool to fix issues on OEM platforms.

[Issue Description]
Tuning is not successful at DDR50 speed and Some of the
commands CMD13(switch check) and CMD31(write protection check)
are unsucessful on customer platforms.

[Resolution]
Fix DDR50 speed switch flow and remove CMD13(switch check)
and CMD31(Write protection) checks as these commands are
not mandatory and CRC errors with these commands are expected
at higher speeds.

Package/Module:
Features/Storage/EmmcFeaturePkg

[Impacted Platform]
ADL-N

Hsd-es-id: 16019222323
Original commit date: Tue Dec 20 05:59:49 2022 +0530
Change-Id: I5267a1c5a18936fbc71a2c216717281fa8dfec9c
Original commit hash: c9507af01e4085bfd4afcbff937f3c5460850140

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcCardCommunicationEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.h

================================================================================ 
Commit: 695c428b8fa21fa3b7c898d18101589aba5968b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:04 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 209

(cherry picked from commit 51cfbfdacca314eb1d0bfc5ba1e1f1bc946508ec)

Tue Dec 20 01:30:42 2022 -0800
Original commit date: Tue Dec 20 01:30:42 2022 -0800
Original commit hash: aa18f3cfdf7cc9392e1535a536ac5a0cbf947698

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ec3a5e7d0aaef269c965bf11e581e1217e986e17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:56:02 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Fix the capsule update skip on ADL.

[Issue Description]
Capsule update can not be triggered on ADL platform.

[Resolution]
Remove ADL platform detection before capsule update.
This conditional judgment caused the capsule update on ADL to skip.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019174110
Original commit date: Tue Dec 20 10:35:10 2022 +0800
Change-Id: Ia59ee80a7d5be51a04e2e552db260b0b4e670f2f
Original commit hash: 801be01beed67e80c03de11cffc26ee25e9e40de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 1b12331e8a13298e0bb5f6f599005ac49915c78d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:57 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3521_00

(cherry picked from commit f3b945f76cc258b29c49704ef6cfe0d19f45ead9)

Mon Dec 19 08:47:22 2022 -0800
Original commit date: Mon Dec 19 08:47:22 2022 -0800
Original commit hash: 16f8bbb9d6c3500807d075ffdd147b61d3a3967e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7eaa122086ad32ad6c3e5ad2067b4203b15f2c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:55 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000428

[Feature Description]
Updating microcode to patchID 0x428

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16019211951
Original commit date: Mon Dec 19 14:25:20 2022 +0530
Change-Id: I6a8cbb84574704e6aa4616f1b80880c6c25cec14
Original commit hash: 8f27e37293b884cefd82ef0a707c38ac71917ce4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1c7d546a4d8778b2aa2c3e7b12e1c9a03114fa9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:53 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 208

(cherry picked from commit d03ca80a95c4083efb8fac4c9851492125add9c7)

Mon Dec 19 01:39:09 2022 -0800
Original commit date: Mon Dec 19 01:39:09 2022 -0800
Original commit hash: 1e95aa78e83af16874f88c28f876ac27b5706287

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe329abb483d8f50a78f49d15b4ebcefef51ed74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:51 2023 +0800 
-------------------------------------------------------------------------------- 
RPL-Hx Update - BRDS for SAR Increased Power Mode

[Feature Description]
At Bluetooth Increased Power Mode SAR Limitation feature in BRDS object
for GaP function.

Package/Module: AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 16018999894
Original commit date: Mon Dec 19 15:11:50 2022 +0800
Change-Id: Ie7b5cff945bba11fea3afe4530740ed110fbfb08
Original commit hash: eabb94a04cd2ad3e64f286bbabde9f7bafa8eafc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/CnvVariables.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 5a0d2edbfb81f6888060111e25c6588530f9c6c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Updated OC mapping support for re-designed RVP

[Feature Description]
Default USB mapping is not modified by presence or absence of BR AIC.

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards
AlderLakeBoardPkg/SBCVpdStructurePcd

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012488980
Original commit date: Tue Dec 13 15:50:09 2022 +0800
Change-Id: I0377fa5aa799cf2812bd9089a5f4689219ddbf5d
Original commit hash: bdd3e0766c01500dc2070db96be03dde1a7a0079

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 34545cd894adc89da6a5b9f9643e138ae6ab5e2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:46 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Overrun issue

[Issue Description]
Buffer overrun issue.

[Resolution]
Fixed buffer overrun issue.

Package/Module: AlderLakePlatSamplePkg/Features and
ClientOneSiliconPkg/IpBlock/Thc/

[Impacted Platform]
ALL

Hsd-es-id: 15012514726
Original commit date: Mon Dec 19 10:02:29 2022 +0530
Change-Id: I27e1950bc5259f0585ed752dff8ad747f720cc4a
Original commit hash: 07616f955c71396dd424b78bc4d25127dc2ef653

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 214ddd88285c0c9f126e9e6f0607d09aadff0e67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:44 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.123

Hsd-es-id: N/A
Original commit date: Sun Dec 18 20:29:41 2022 -0800
Original commit hash: bc490189fd2e52f9cc81ef77a676572d331199d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47dc0c8368d0c84c2bb97d2e9408999d8947beed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:43 2023 +0800 
-------------------------------------------------------------------------------- 
Rx voltage 2D centering after the DQS offset adjust

[Feature Description]
Rx voltage 2D centering after the DQS offset adjust

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016338580
Original commit date: Wed Nov 30 20:32:50 2022 -0800
Change-Id: I72b9ed847749a3d5e3da7003e01f4062d5c965cd
Original commit hash: 6a0fa1335fe81977c6698b48db9a580abc598484

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 73bd9cfcf6d63454c9b007a81135be1c1f08dfad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:39 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3517_00

(cherry picked from commit 06f579b46a7f18d36d24d4654f762f8a9af04832)

Sun Dec 18 08:47:06 2022 -0800
Original commit date: Sun Dec 18 08:47:06 2022 -0800
Original commit hash: 590985d7e841a4dd5e5af592045f958794851c7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f666b94c90d10cafd4f29d797a1ad43dbd36017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:37 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 207

(cherry picked from commit 6affd7fd15d987f18858db30a8569397f51b9819)

Sun Dec 18 01:23:48 2022 -0800
Original commit date: Sun Dec 18 01:23:48 2022 -0800
Original commit hash: 577b428a83eb02e1aeb05f0556adae3afc9cf7fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: abd0ed5c26126a759ec6d4436c9cc4427ff51edf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:34 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3516_00

(cherry picked from commit c9d293809727cf2e8d5b8527dfb6f226eb02c1ca)

Sat Dec 17 08:47:13 2022 -0800
Original commit date: Sat Dec 17 08:47:13 2022 -0800
Original commit hash: 9b3da11c752895b8992ef02bb9b04c6c877dfdc9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9af6a5c2ddcc9337a0d0af498f00c1a278720eaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:32 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 206

(cherry picked from commit ba807abd7ac15fc313b640ae2fc0154e90ecf74c)

Sat Dec 17 01:22:46 2022 -0800
Original commit date: Sat Dec 17 01:22:46 2022 -0800
Original commit hash: e371bc0c01e6dcd149571c5770bea48664977da0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: db75283afe120425fca8033a5eefcc8cb2b49447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:29 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3515_00

(cherry picked from commit bf8ef946c842b760a814adcc99d62d53720718e0)

Fri Dec 16 08:48:21 2022 -0800
Original commit date: Fri Dec 16 08:48:21 2022 -0800
Original commit hash: 1aae9cc6bfb71a76d743812b4d569fda54b0a617

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a0a67d3fb22b8c7bd9a485b1967d60a1c7563af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:27 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Make I2C resistant to buffer overflow/underflow

[Feature Description]
Make I2C resistant to buffer overflow/underflow by adding
by adding Maximum buffer reach and size should not be
less that zero checks.

Package/Module: AlderLakePlatSamplePkg/Features and
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ADL and RPL

Hsd-es-id: 16019169504
Original commit date: Thu Dec 8 13:54:57 2022 +0530
Change-Id: I93ec5bab5af3941ee5c830cf76e34e2675c20b9c
Original commit hash: 5331b26c51303843801c60480b9cf329fd9c2141

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 06804cd3e3f7a3323013de54d9bbaa1c7c50be36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:25 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 205

(cherry picked from commit 158af18e3afa434900765957ed60ad1373128c3b)

Fri Dec 16 02:00:05 2022 -0800
Original commit date: Fri Dec 16 02:00:05 2022 -0800
Original commit hash: 08176334a6e42877e434948c35da676fa8451c73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 25df62911d45514295a2099a86496cf15e96b85a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:23 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.122

Hsd-es-id: N/A
Original commit date: Thu Dec 15 21:58:42 2022 -0800
Original commit hash: 593dc2751e7441334552957df6a36d5962d9f972

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb56ce3ab92042844857f227a93c626ba2560523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:21 2023 +0800 
-------------------------------------------------------------------------------- 
sagv frequency update for ddr5 double size dimm

[Feature Description]
sagv frequency update for ddr5 double size dimm

Package/Module: MRC

[Impacted Platform]
DDR5 double size dimm 1dpc and 2dpc

Hsd-es-id: 22016328232
Original commit date: Wed Dec 7 15:52:34 2022 +0800
Change-Id: Ia6eb809afe66a0c6f7a77671839ae260edf1178b
Original commit hash: f350c23d30bd181af2d2b009160b1a8005c09217

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 650e423b6b83c6e1f8264cec30b57d0c06baa994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:19 2023 +0800 
-------------------------------------------------------------------------------- 
MeState is not suitable for MeMode

[Issue Description]
MeState is Enabled while MeMode is Temporarily Disabled.
But MeState should be suitable for MeMode.

[Resolution]
Set MeState disabled while MeMode is Temporarily Disabled.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 15012469452
Original commit date: Fri Dec 9 09:04:17 2022 +0800
Change-Id: I334c2b6421df84ebf78a3015a4a9eaff654c610d
Original commit hash: 4dd11f1cce4500e1503f66bd91d6b2f6752f6efb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 83a89bad2a024d343defbb549bedfff3fc2cd551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:17 2023 +0800 
-------------------------------------------------------------------------------- 
Sventx_crc32: replace CRC32 with version 1.2.13

[Issue Description]
Not use the zlib directly

[Resolution]
replace the CRC32 implementation with version 1.2.13

Package/Module: ClientOneSiliconPkg/TraceHubDebugLibSvenTx

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012504415
Original commit date: Thu Dec 15 11:02:12 2022 +0800
Change-Id: I5a9ea8ef6570c30f8093fdc17566826d082838ed
Original commit hash: 74a7e3c31332cdf8116837f124675847dba62920

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_crc32.h

================================================================================ 
Commit: 661114fc2ac9852cf3fe94a14ce2a9ab5ee08615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:12 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3514_00

(cherry picked from commit 6acdd0efadad5c8846955b9884693dde5c14a466)

Thu Dec 15 08:48:08 2022 -0800
Original commit date: Thu Dec 15 08:48:08 2022 -0800
Original commit hash: f69e48021170b03c3e139280d3b64a5ed59c9222

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa842fc097b4ffcf8c2ab2cbcdbaad464ff76ba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:10 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 204

(cherry picked from commit 0fff1ba9f9defe4a682d5a853b4e9db38f0e754b)

Thu Dec 15 02:16:51 2022 -0800
Original commit date: Thu Dec 15 02:16:51 2022 -0800
Original commit hash: 375f55588d1707455ae5e5ab1a6af422a8c0617a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3d59343ddf6be4b884cdfe7f02e04fb96bc7063c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:08 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] DLVR RFI Mitigation, WiFi DSM function

[Feature Description]
LVR RFI Mitigation via DSM function 11

Package/Module:
AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16019004093
Original commit date: Tue Dec 13 16:49:31 2022 +0800
Change-Id: Ie97abea0b49755f3aa7e388ee2c60f31e81816fb
Original commit hash: 0c46fe67508bb43acfcd7b4fbb2081f7e69f629c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 254d2cba32f8c64a5a4e8711513fb801d9037934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:55:04 2023 +0800 
-------------------------------------------------------------------------------- 
Only 1 fan is changing speed when multiple commands are sent at once.

[Issue Description]
When DTT/IPF requests the fan speed change for multiple fans at once,
only the first fan request is honored and the other is ignored. From
the DTT/IPF perspective we are sending the appropriate requests and
returning a successful value. However, each and every time this
occurs, only the first request was actually applied to the fan.

[Resolution]
Remove an unnecessary read of the EC speed variable since it does not
contain the current fan speed.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
AlderLake/RaptorLake

Hsd-es-id: 22016135357
Original commit date: Tue Dec 13 15:15:32 2022 -0800
Change-Id: I9ab9e9a4477f5dfc507bf8bbcf987f3fe98b46e9
Original commit hash: 224d2fb99ed86db55a5658bdc9eaa264ba0e6223

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl

================================================================================ 
Commit: f1964dfc3292a3fdabb48c70390278ff984ff60f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:59 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3513_00

(cherry picked from commit 685368c705f9cc74d623ec4d37f17087a0e037b6)

Wed Dec 14 08:47:24 2022 -0800
Original commit date: Wed Dec 14 08:47:24 2022 -0800
Original commit hash: 3785b6e50e167a7c860fb5c24b7776ba4083d6d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27ffbfa619c1ab80f151ac47f4eb15ee05653e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:57 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 203

(cherry picked from commit ba0fb48a7144c808af99e437be93703abb5893ae)

Wed Dec 14 02:22:40 2022 -0800
Original commit date: Wed Dec 14 02:22:40 2022 -0800
Original commit hash: f95017bbd68695e558047bbe2ae3421a1c5d21c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ed79d89d9a9bd51be1f016ad9fedaf51435b86bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:55 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.121

Hsd-es-id: N/A
Original commit date: Tue Dec 13 23:15:14 2022 -0800
Original commit hash: f682a36e704b4d9696091160d82dcd78c0b0d24a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9bdbd6d8bf5f0fde3c37b2641bc8452f95a6c41e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:52 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Rename RPL tags

[Feature Description]
Rename tags to RplSupport from BIOS
Remove tags which had defined corresponding Pcd

Package/Module: All

[Impacted Platform]
ADL, RPL and Catlow

Hsd-es-id: 13010318663
Original commit date: Tue Nov 22 16:48:31 2022 +0800
Change-Id: I282123e3218c308a0dcfbbd9ee967296d94661e4
Original commit hash: 5244ea9c1087454ca2e54297bd1e78fbedef0700

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
AlderLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 50648f90974ba620ec18e735e402398270bff16d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:39 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.120

Hsd-es-id: N/A
Original commit date: Tue Dec 13 22:23:19 2022 -0800
Original commit hash: 780cb26acbd9c1a68e8d2f045873674a57f0edd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4008864d6307cd64b946d9712035282450e72ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:37 2023 +0800 
-------------------------------------------------------------------------------- 
Add a knob to allow CS and CA sweep from a high CS PI code in ECT

[Feature Description]
Add a knob to allow CS and CA sweep from a high CS PI code in ECT.
The knob name is CsPiStartHighinEct.
By default, its value is 0.

Package/Module: MRC

[Impacted Platform]
LPDDR4

Hsd-es-id: 22016320042
Original commit date: Wed Dec 7 01:20:48 2022 +0800
Change-Id: Ia412f688808222cc4fef6b406a4e08c7289f66f0
Original commit hash: c0413409401f1b6232c94ba0ab1869db50af49cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: c2322981e66adac6cde565e14f72e82ccc254333 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:34 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.119

Hsd-es-id: N/A
Original commit date: Tue Dec 13 21:27:03 2022 -0800
Original commit hash: 21c0972c11989845ca031501d11de24bbda5de61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0723d96ac38d96035ad8d50848fb94fa8334e434 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:32 2023 +0800 
-------------------------------------------------------------------------------- 
Access PEI DMA buffer in SMI

[Issue Description]
Some SMM driver wanted to access PEI DMA buffer in one of the SMI
handler during S3 resume. It is blocked because the type is
EfiReservedMemoryType.

[Resolution]
Change the memory type to EfiRuntimeServicesData and
DualChannelDdrMainMemory.

Package/Module: ClientOneSiliconPkg/PeiMemoryInitLib

[Impacted Platform]
ADL, RPL

Hsd-es-id: 16018943092
Original commit date: Thu Nov 24 16:43:04 2022 +0800
Change-Id: Iff00d82aa36f794e9524f8c57e74e22890a1addd
Original commit hash: 4ab23f8f9bb3e672b010efc9d3969462dc2524c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 63d7e3ac8e2bdc13983f0da0935366ec3d6d2f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:28 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3512_00

(cherry picked from commit c48dc34d979e1ac46aebd5d3694a95000a573132)

Tue Dec 13 08:47:34 2022 -0800
Original commit date: Tue Dec 13 08:47:34 2022 -0800
Original commit hash: 5cb4bacca07c79a1ee3c6456b9218a839ba0fe9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5b5289ceac612c843affead2f0cadb49b93df2dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:27 2023 +0800 
-------------------------------------------------------------------------------- 
Incorrect disabling flags for Bluetooth sideband

[Issue Description]
When Bluetooth Sideband is unchecked,
the BT Intel LE Audio flag is not grayed out,
HFP and A2DP is uncheck

[Resolution]
Add callback let HFP and A2DP is uncheck

Package/Module: AlderLakePlatSamplePkg\Setup

[Impacted Platform]
RPL

Hsd-es-id: 13010366149
Original commit date: Fri Nov 25 09:58:30 2022 +0800
Change-Id: I2fa50a7f1be9fa7f678fdc28a79d70110691655f
Original commit hash: e300a77cdfff80608c98dab1c931e1aa2ca7c8e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f8bdac377fc46309c428b20397672030dec7dabb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:25 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 202

(cherry picked from commit 62abe91a1a24bd954cfda27cc5abbe83e51498fd)

Tue Dec 13 03:22:47 2022 -0800
Original commit date: Tue Dec 13 03:22:47 2022 -0800
Original commit hash: 059cd1b628553edfeddc43fa225270edb9858164

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e29a6f53497a4c82d12c26b9e4e6ae92e2b8b8f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:23 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xE

[Feature Description]
Add uCode m_c0_b06a2_0000410e.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Dec 9 10:21:49 2022 +0800
Change-Id: I1b4628511a3f7e4473bd8a7cb8fbc54028177efc
Original commit hash: f054010c33e8d497583b7d51deebdf49ed81cd38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 200d9d447f53fc783d92a0c3784aea0633d88c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:19 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Disabling RAID levels in SATA Software Feature Mask does not work

[Issue Description] or [Feature Description]
Missing RST configuration for PCH SATA based on SiPolicy and Setup

[Resolution]
Function for changes to propagate to mmio registers from sata controller

Package/Module:ClientOneSiliconPkg/Pch

[Impacted Platform]


Hsd-es-id: 16019086906
Original commit date: Wed Dec 7 18:14:46 2022 +0530
Change-Id: Ibfe856ef31b2b00064399e8a2f16bee276f86d3a
Original commit hash: 50234ec1794c32f4167110fae6b2e0809fd84e76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 66e5739c2f2d1c68e00bfd2a0b7f266e35c97f1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3511_00

(cherry picked from commit 28bd16ef658905367de5ea8875d45566dd85cb99)

Mon Dec 12 08:47:30 2022 -0800
Original commit date: Mon Dec 12 08:47:30 2022 -0800
Original commit hash: 6dbb3f53bc165cc08ce63dbd414e503bb356e5a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b6818936801f86079a543d50bf2a43ba90e4654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:12 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 201

(cherry picked from commit 81228b2816a687e815c48f3251b0e2d884f29c13)

Mon Dec 12 01:54:07 2022 -0800
Original commit date: Mon Dec 12 01:54:07 2022 -0800
Original commit hash: 5cd3612505562d09e348d75520652ff9feb60a14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dd9fdf8f61cc235e03f5efc6a801d4e0bd2c8151 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:10 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.118

Hsd-es-id: N/A
Original commit date: Sun Dec 11 20:35:58 2022 -0800
Original commit hash: 32c03dad02fceb559361fc146ff1ee72fb4e08b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71f88ee03c27eaa6028433d57d35ae6eff83c87c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:08 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 UDIMM 2R 5200 for all

[Feature Description]
DDR5 UDIMM 2R 5200 for all

Package/Module: MRC

[Impacted Platform]
DDR5 UDIMM 2R

Hsd-es-id: 22016303254
Original commit date: Fri Dec 9 08:57:56 2022 +0800
Change-Id: I91ffa18824869b01b7fd36e486dbaa7a279b1ec5
Original commit hash: 2a627320532bba583fab112dabddaa80148e06f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ba5944a1a448330910e2ff72be87037582d42fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:04 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3507_00

(cherry picked from commit b94f75288a76581f99cf9c79acc94032b842b4e5)

Sun Dec 11 08:47:09 2022 -0800
Original commit date: Sun Dec 11 08:47:09 2022 -0800
Original commit hash: 9ba49db01a07044a4bbf9720ec96d95460fc421e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 652201bfdd3f6d07e08fc76f822799930fc0a8ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:54:02 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 200

(cherry picked from commit bac90321bb943653772b2698e393c1b915d7dab9)

Sun Dec 11 01:22:34 2022 -0800
Original commit date: Sun Dec 11 01:22:34 2022 -0800
Original commit hash: 3c0514a8c360f662ea63a60ddd6670f88ceb2c1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 820b4485bef04fba676f4de34822d541060082d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:58 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3506_00

(cherry picked from commit d9f1959f8a6fe82bf62b82a63e731c1adbb72999)

Sat Dec 10 08:47:15 2022 -0800
Original commit date: Sat Dec 10 08:47:15 2022 -0800
Original commit hash: 3d71128f90bbaa2dc9df5bc3899f14291f86cab7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec85c5924abab7a9c53c3778ed81f042b5d150c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:56 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 199

(cherry picked from commit 7597b5c851a8abd5c252da4314c08a1e283a799e)

Sat Dec 10 01:22:40 2022 -0800
Original commit date: Sat Dec 10 01:22:40 2022 -0800
Original commit hash: f3657be6e6adea411f5d385cfb7d1aacbb480b20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a191733b5ed90cb5c41da4677b960b6869b17c25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:54 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update][ERB PO] Fix FWCM selected by default

[Issue Description]
SWCM cannot be selected for RPL-Hx Update board

[Resolution]
Set SWCM as default choice for RPL-Hx Update.
Add dTBT missing config for BoardIdRplHxUpdateDdr5SODimm2D.

Package/Module:
AlderLakeBoardPkg
AlderLakePlatSamplePkg

[Impacted Platform]
Hx Update

Hsd-es-id: 15012465260
Original commit date: Wed Dec 7 20:55:31 2022 +0800
Change-Id: I52f1a7682f02d3cbb27f97c97e7f76ef86eb8c9f
Original commit hash: 1a7e988c03c3f2ef080451369131818dc3208a11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 9f95840d9a9e3e2014b9c4562978dd8ad569ba4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:49 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3505_00

(cherry picked from commit c522ef79946c4d413d42ad85e153b700af07b462)

Fri Dec 9 08:47:13 2022 -0800
Original commit date: Fri Dec 9 08:47:13 2022 -0800
Original commit hash: ad6fe54b1e5c918b5b664deefc13cbcf1e418c7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ddd35d662b9beca09bf40cd6e4451a2cbbff2cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:47 2023 +0800 
-------------------------------------------------------------------------------- 
Remove redefine of EFI_STATUS_CODE_DATA_MAX_SIZE

[Issue Description]
Redefine of EFI_STATUS_CODE_DATA_MAX_SIZE will
make debug BIOS build fail.

[Resolution]
Remove redefine of EFI_STATUS_CODE_DATA_MAX_SIZE,
change the included header file to get original
value.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14018153790
Original commit date: Wed Dec 7 20:25:34 2022 +0800
Change-Id: Ic26ab7826001218ca4f17df62cc33a9b32c60747
Original commit hash: ff3b2f372dcf56c71559be0c08d829c24b8ff1b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.inf

================================================================================ 
Commit: bf85b1772a7eb7fbc02173d31702746c69eed20e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:45 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 198

(cherry picked from commit 448a443194747e58f0758141606bc04270d0a1c7)

Fri Dec 9 01:23:27 2022 -0800
Original commit date: Fri Dec 9 01:23:27 2022 -0800
Original commit hash: 5b58c6bdc723c18ed83e80b41d9a3cfa00de4f3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1aeef3b980427bd549468ac7ca62dc967eb64097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:43 2023 +0800 
-------------------------------------------------------------------------------- 
RPL-Hx Update - BiQuad enablement control

[Feature Description]
To Allow BiQuad filter for power saving in
non-LTE platforms the OEM shall update Intel software
via an Intel-specific UEFI variable

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx

Hsd-es-id: 16018999888
Original commit date: Fri Dec 9 13:51:19 2022 +0800
Change-Id: Ia6eed6feebf42349c2768fc21ccf0887680d918a
Original commit hash: 88b1689c459f558cf853dd3bb1c748e30c2691e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Include/CnvVariables.h

================================================================================ 
Commit: 03927d2f7cabd151997327a1d1f69a2d9be6cb63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:39 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000029 update for ADLS C0

Updated patch 0x00000029 for ADLS C0

Package/Module:
Microcode/m_07_90672_00000029

[Impacted Platform]
Default ADL-S

Hsd-es-id: 15012473837
Original commit date: Fri Dec 9 15:12:12 2022 +0800
Change-Id: If587b360b555e2ba970649d7bb2ab2fced310a76
Original commit hash: c9cc76dd114de840484e1f7348d0379aa20764c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4798a9099f16e755cdd1d3447d633763b7fe33ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:37 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS Guide update for ADL/RPL (v18) Programs (rev 41)

[Feature Description]
Define Global Port Control and its HBUF water mark field [30;12].
HBUF water mark programmed to 0x2.

Package/Module: ClientOneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
ADL, RPL.

Hsd-es-id: 18025655208
Original commit date: Wed Nov 30 16:47:01 2022 +0100
Change-Id: I8c8f350075bc24975913c02edc1428ac2526dad0
Original commit hash: a48f5beb31eb67a0e4f953b6ed75ea4767213ca7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 239a65b9614147d40e066a80836af958076d9af0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:33 2023 +0800 
-------------------------------------------------------------------------------- 
PPAG enablement control via UEFI var for GaP

[Feature Description]
For GaP, new ability for OEM to control BT EU and CHINA PPAG feature
enablement/disablement via UEFI var.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012397163
Original commit date: Wed Nov 30 12:28:55 2022 +0800
Change-Id: I661a6be3b62b0a291797f70f497c6cdfb24fe9bc
Original commit hash: 34f4f7f58c2b538eee9998998bebccf121b4fc07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/CnvVariables.h

================================================================================ 
Commit: 7a8e6531d162f6040df8a36d3f60c5a90fb7e4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:31 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update]Selectively Wi-Fi Bands

[Feature Description]
Selectively Wi-Fi Bands via DSM Function 9

Package/Module: AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 15012400165
Original commit date: Thu Dec 8 11:13:27 2022 +0800
Change-Id: Ie059e5eed8dfbc2264b3a9ce7c013c5bb807339b
Original commit hash: 5c94e7796519bcd2c419064c607ddb0ad412c349

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 92d91d97b805b2b04b068c29b3f6c52782d33b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:28 2023 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Export Row Hammer UPDs

[Issue Description]
Row Hammer UPDs are not in FSP partial headers

[Resolution]
Export 'RhSelect' 'Lfsr0Mask' 'Lfsr1Mask' 'McRefreshRate' UPDs
to the FSP partial headers to allow coreboot to modify
settings

Package/Module: AlderLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 14018117812
Original commit date: Wed Nov 30 15:11:11 2022 -0800
Change-Id: I76f0841624724c61636492000027e9c4786b7605
Original commit hash: 78de0cf82a760c1bb0d46c85ab6151ca48ec6f52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: de636cd4ff7fdbf79c916902f235cdf58ef44c63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:26 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.117

Hsd-es-id: N/A
Original commit date: Thu Dec 8 15:40:49 2022 -0800
Original commit hash: 3c44b9266c35726a8a665315e218b60b4893999b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d40563585a0f06ae17061e03c99df743539796b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:23 2023 +0800 
-------------------------------------------------------------------------------- 
Modify hPPR WRA command to use 2N timing

[Issue Description]
Client BIOS has 2N mode setting by default, and other commands in the
hPPR sequence are issued with 2N timings. The ACT and WRA commands were
programmed with 1N timing, which was contributing to hPPR failures.

[Resolution]
Modify the ACT/WRA programming in MrcPprActAndDqLow to use 2N timings.

Package/Module: ClientOneSiliconPkg/

[Impacted Platform]
All ADL when PPR enabled

Hsd-es-id: 14017879866
Original commit date: Fri Oct 14 16:19:38 2022 -0700
Change-Id: I7b6fd50c3b465595527f0ef3f06c5f8408fbabce
Original commit hash: 10656e2f290e5a8286ca3acecf7827fd3c6e23a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b3316264b3929df0ee40dafd7440371569eb4528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:17 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3504_00

(cherry picked from commit 1952e79e779cb408ec519e9deb6beb05b80f51be)

Thu Dec 8 08:47:17 2022 -0800
Original commit date: Thu Dec 8 08:47:17 2022 -0800
Original commit hash: 8c720a93c0277a67411cf78dbcb625ddde0b0245

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6614e1effd53260a6afa8c1d596a038dfd2805b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 197

(cherry picked from commit 6ca9bde579de2085aa544eff263544daa8dc93df)

Thu Dec 8 01:44:02 2022 -0800
Original commit date: Thu Dec 8 01:44:02 2022 -0800
Original commit hash: 55b88185765008d7ae39db2eeb87b2ad592f610b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b0ef46bb97aafcc64ae2d695c7eb3974013aecd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:12 2023 +0800 
-------------------------------------------------------------------------------- 
Fixed FSP header file text line getting repeated.

[Issue Description]
Some of the text line getting repeated.

[Resolution]
making all UPD format to correct.

Package/Module:ALderLakeFspPkg/Upd

[Impacted Platform]
ALL

Hsd-es-id: 16019035358
Original commit date: Tue Dec 6 17:01:32 2022 +0800
Change-Id: Ia632cbdf7c639062ca1f6730238a0ece5f20bafc
Original commit hash: 0f7e27f574ab6d7931f2db090209db764bf9c13d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: f83b88b49a2253f81569f7e0f0c6bd82cf16396f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:08 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx update] Fix debug bios boot assert error

[Issue Description]
Pad enabled for SCI is NOT in unlocked state

[Resolution]
Modify Pad to Non SCI type, as it's unused on Hx update board

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL Hx update

Hsd-es-id: 15012462800
Original commit date: Thu Dec 8 09:10:59 2022 +0800
Change-Id: I55186db28419c2da44b7006c8b288b422fdb1db0
Original commit hash: eaa4900c545e48ebdade0bb89f87a5818dbdb36a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: e48f114f9df2449c9467ad3571b448e53a52bcb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:03 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3503_00

(cherry picked from commit 862b9ab7184e164ea79842e44cb492cf864083fc)

Wed Dec 7 08:46:57 2022 -0800
Original commit date: Wed Dec 7 08:46:57 2022 -0800
Original commit hash: b3c9a819b4f9e5d058cb484ada59266ea1d961c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 49c82c4c5dd7a24e04dae80110e84e7ac46bc1a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:53:01 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Incorrect Setup suppressif condition for PchUartDmaEnable.

[Issue Description]
Incorrect Setup suppressif condition for PchUartDmaEnable.

[Resolution]
Removed the condition. As whole form gets suppressed if
respective LPSS controller is disabled.

Package/Module: AlderLakePlatSamplePkg/Setup

[Impacted Platform]
ADL/RPL ALL

Hsd-es-id: 15012423833
Original commit date: Tue Dec 6 13:39:56 2022 +0530
Change-Id: I0a32f950b6e106b0fae491894ec64e60eb04b13f
Original commit hash: cb191f12cee68ced94597521668fd32528f4aa3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 989a4124f144e15d3c48f9ef981c476ccb16e010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:59 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 196

(cherry picked from commit 0b6d39124f66f956206edf83cb42b2e6cb9077fc)

Wed Dec 7 01:37:00 2022 -0800
Original commit date: Wed Dec 7 01:37:00 2022 -0800
Original commit hash: 84b148b9822f4088c57148906063c97c1696727e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 99be8e7a0779c6bfdf8ed5acb797a631f587d344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:56 2023 +0800 
-------------------------------------------------------------------------------- 
[TCSS][BR HOST]Power dependency issue on SV2

[Issue Description]
Host enter USB4sleep when the XHCI in D0

[Resolution]
- Adding _S0W/_PS0/_PS2/_PS3 for XHCI device.
- Set correct PcdUsbCPort1Properties for support S14 board BR case.
- Change SS01/SS02 DSD declaration unuse macro
- Correct DownStream Port 1/3 declaration

Package/Module:
PlatSamplePkg/Feature/Acpi
AlderLakeBoardPkg/Acpi
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 13010303546
Original commit date: Wed Nov 16 22:42:53 2022 +0800
Change-Id: I908f1ef4d247068659a70362b542d99b4c82f162
Original commit hash: ec88bc23aaa8482b9659e8082815fbfe3fd0230b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl

================================================================================ 
Commit: a6949ef29c6e84171977ac18a69bb6b0f504feac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:53 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] EDT - WiFi DSM function 10

[Feature Description]
Adding DSM Function 10, Energy detection threshold (EDT)

Package/Module: AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16019004026
Original commit date: Fri Dec 2 15:07:50 2022 +0800
Change-Id: Iaa205a07e27659eb11915f1ebf40442f8b7c5f96
Original commit hash: fcd94fa6bb2afb6eef6571ebb745ea75f6ec248b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: a32132f5c36b66dbe2e63bd28fbff1910c5ca04d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:50 2023 +0800 
-------------------------------------------------------------------------------- 
Incorret name for Bluetooth LE Audio sideband flag

[Issue Description]
Incorret name for Bluetooth LE Audio sideband flag

[Resolution]
change the name to Bluetooth LE Audio

Package/Module: AlderLakePlatSamplePkg\Setup\PchSetup.uni

[Impacted Platform]
RPL

Hsd-es-id: 13010366054
Original commit date: Fri Nov 25 09:35:26 2022 +0800
Change-Id: I26f4ac44d8ebf5b5ba573ea134ca62f5a3d3cbcf
Original commit hash: bddc79a03a36ae346e75beb4edc5d7e606f79527

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: ed8697c2ce1b497636cab57309bb43d17259f973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:47 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3502_00

(cherry picked from commit b0bf4effec747800212771db905f3cc3b123cb3d)

Tue Dec 6 08:47:41 2022 -0800
Original commit date: Tue Dec 6 08:47:41 2022 -0800
Original commit hash: d8a7f1d5273f0cc9e3e99db6c0d123ccaeb5548b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f54fae26516e22986421a3b6efb94832a1be9078 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:44 2023 +0800 
-------------------------------------------------------------------------------- 
RPL - Fix cosmetics PPAG frequencies

[Feature Description]
Need to fix the antenna gain frequencies to be aligned with
the driver implementation for UEFI and ACPI

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012397129
Original commit date: Tue Dec 6 15:51:39 2022 +0800
Change-Id: I54821278e40547ff4476a228eca60c6b116ce37f
Original commit hash: 4ca35628b21fe7b91fa747472d7feae9c052e0d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 93f45970c904288ff475e476bfb8fa0477dfcac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:42 2023 +0800 
-------------------------------------------------------------------------------- 
RPL - Fix cosmetics PPAG frequencies

[Feature Description]
need to fix the antenna gain frequencies to be aligned with
the driver implementation for UEFI and ACPI

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012397129
Original commit date: Wed Nov 30 09:55:02 2022 +0800
Change-Id: I57cf7e0c8e1aad2b0c0f657eca215bf2df2140f9
Original commit hash: 8f6047ddc177b7e1a3e340808f87d0619bacaf3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Include/CnvVariables.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 965db30cd16cfb8e4bcdcf65308036e29ad07afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:39 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 195

(cherry picked from commit afecb6130b9cda2f2b5938d77a8cbb37238fe1ef)

Tue Dec 6 01:23:11 2022 -0800
Original commit date: Tue Dec 6 01:23:11 2022 -0800
Original commit hash: 6d9120473bebe5ded1747622924117c18f72c2e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 67b02ca98207dbda1047d9f7b9406b52fe186bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:34 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3501_00

(cherry picked from commit cfec9f247155eec302dcd6f1765ca0a101d48f9c)

Mon Dec 5 08:47:06 2022 -0800
Original commit date: Mon Dec 5 08:47:06 2022 -0800
Original commit hash: 0f8e345c541e5aa80d6fa6c22a2e790a824746dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c7746658611c3f780ff04df3d3701433300cced6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:32 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 194

(cherry picked from commit 7a4b6eae044a846e3c285aca5ab95048dc74f71f)

Mon Dec 5 01:22:56 2022 -0800
Original commit date: Mon Dec 5 01:22:56 2022 -0800
Original commit hash: b0b7e2a5f25eed4a6c50f77dc39cc37aa3bb0a44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 951aa7052945526eb9d115d050d2e6c0acc6562b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:28 2023 +0800 
-------------------------------------------------------------------------------- 
Set PcdHybridStorageSupport to FALSE to execute ClkreqMapping

[Issue Description] or [Feature Description]
PchConfigureClkreqMapping is not executed

[Resolution]
Update PcdHybridStorageSupport to FALSE

Package/Module:AlderLakeFspPkg

[Impacted Platform]
Catlow

Hsd-es-id: 16019041120
Original commit date: Fri Dec 2 14:27:27 2022 +0530
Change-Id: I7b5f808c6c00c8cd1d95d7b96a35f2057005b858
Original commit hash: ecb9c41a753e9e998fcb43b38e7b48083f554999

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdUpdate.dsc

================================================================================ 
Commit: d859c6e6d74ee880fd4c94b742008c309def0de3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:24 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3497_00

(cherry picked from commit 16159e2b2a84ccdf542e44b93462b5e6ea724232)

Sun Dec 4 08:46:48 2022 -0800
Original commit date: Sun Dec 4 08:46:48 2022 -0800
Original commit hash: 92a57de1e06a68d4220750630cda1b4f43ef31ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 74d45f63fc75c2e24ad56019489ee844f89a0b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:22 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 193

(cherry picked from commit 60736609ef093f473685057d6e35934d291bcb3b)

Sun Dec 4 01:23:45 2022 -0800
Original commit date: Sun Dec 4 01:23:45 2022 -0800
Original commit hash: 001e4a7b247e9eda3a942523fb580fc8aa596c75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e893088e3aa3215b790c9e99b88af677e67777ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:17 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3496_00

(cherry picked from commit 280cf979e5249bd6efc181c0ac1abddb6bcfe3c6)

Sat Dec 3 08:46:43 2022 -0800
Original commit date: Sat Dec 3 08:46:43 2022 -0800
Original commit hash: e0482a1c9fe511d7ecf8105f774639e315c25331

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8cd904dc93ff0cf01973429d09e5b9683730634a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 192

(cherry picked from commit 2fcd150f6f865f7daad406bc3a8bbc9260e4d514)

Sat Dec 3 01:26:06 2022 -0800
Original commit date: Sat Dec 3 01:26:06 2022 -0800
Original commit hash: 23b6d19acb1c7426bd664815ec3207fc498d183f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 275f24d6d296fd1d5db7eeb722bde96918ff9e0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:09 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3495_00

(cherry picked from commit a13546847b76a836b7e5b6540fdf3d8896093eb1)

Fri Dec 2 08:46:58 2022 -0800
Original commit date: Fri Dec 2 08:46:58 2022 -0800
Original commit hash: 5404f4ac88c51b23a87da389278d987e31b911e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a8e2ad1f0c8ae83ddcfb0af29d15c47ef87b074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:03 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 191

(cherry picked from commit 555cc17f3d418552ccccb4f732ba366cbb097a32)

Fri Dec 2 01:23:43 2022 -0800
Original commit date: Fri Dec 2 01:23:43 2022 -0800
Original commit hash: 4c5f4c72eaea680cdfb3d4fc30a78b6a0457361e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e56106425a66c10694cbd0a300571f42cc5ec92a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:52:00 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Correct the IMVP Vendor & Part Number name in comment

[Feature Description]
Correct the IMVP Vendor & Part Number name in comment

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012396219
Original commit date: Tue Nov 29 10:25:48 2022 +0800
Change-Id: I0b0f01acc9126697cb15d6ef303350e5f6fb6fb5
Original commit hash: f4b0611763acc601b699a90ba520641d739c168b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 6de658dbcf4d9c015850207c0cc24aa934f6c521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:58 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xD

[Feature Description]
Add uCode m_c0_b06a2_0000410d.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Dec 2 09:16:40 2022 +0800
Change-Id: Ibdb049dcf84d760fe1c0a35a966b2d086a13f9ed
Original commit hash: 6d073cf2cd0dcf433d0b397136d69879eec316eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a479c724c5577e552c80ce39dd6762c742f60612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:54 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.116

Hsd-es-id: N/A
Original commit date: Thu Dec 1 11:11:44 2022 -0800
Original commit hash: 4606efbe029a7ba479ee0ccae8f4e7b9360e6f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d233d065dcfa1e169265f1de5c2488780ea9756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:51 2023 +0800 
-------------------------------------------------------------------------------- 
cke configuration change request - perf potential

[Feature Description]
cke configuration change request - perf potential
set EnablePwrDn and EnablePwrDnLpddr as 0 for LP5 && TDP>=28W

Package/Module: MRC

[Impacted Platform]
LPDDR5 ONLY and for TDP>=28W

Hsd-es-id: 22016249356
Original commit date: Thu Nov 24 06:01:17 2022 +0800
Change-Id: Ibc0871a7ed69020cefd5044fb579be8ca67f2572
Original commit hash: 8d45073b6d8eb0fd1d5800d43ae262ff546aa405

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 709e20411b020778958526f099ba12f5d8885393 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:48 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3494_00

(cherry picked from commit 5bbf0cedb65cbea86630c9abbfff85b83fda8c20)

Thu Dec 1 08:47:16 2022 -0800
Original commit date: Thu Dec 1 08:47:16 2022 -0800
Original commit hash: f2eb4103c134fd7fb96766adea98da3b87494b01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c6923767eac658a7ec1cc2cd75fbcb593defeed6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:46 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 190

(cherry picked from commit e2bf8d686b2bd8966400152f669bf79772741574)

Thu Dec 1 01:23:45 2022 -0800
Original commit date: Thu Dec 1 01:23:45 2022 -0800
Original commit hash: d3457d869c6c595b36026d44be07cfbc2ca626bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d97c1e05816ca7995f82fc4d87f92becdbca92a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:42 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3493_00

(cherry picked from commit 14fe32aa2761d931a5d8954d8e61bcd3ce4c5fa0)

Wed Nov 30 08:47:20 2022 -0800
Original commit date: Wed Nov 30 08:47:20 2022 -0800
Original commit hash: bfabb7a26b034c6417558254f9855c4c590ed851

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0f7e9d16ee5342c8d380526f61ce8448e99cf0b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:40 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 189

(cherry picked from commit 4129707627b1b93b6976b5c955718a516e5e77c7)

Wed Nov 30 01:24:00 2022 -0800
Original commit date: Wed Nov 30 01:24:00 2022 -0800
Original commit hash: 71049bac80d727d9e1308cb59944de453a61855c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 16bab4a5ce2509e6e6a43edc174029d3370e9dee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:37 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.115

Hsd-es-id: N/A
Original commit date: Tue Nov 29 21:48:39 2022 -0800
Original commit hash: 140aae3ec8d9a6a60891052da6cefbbb311185c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a669b5ba6ebd508009a4c17bf03184d19ecbbe49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:35 2023 +0800 
-------------------------------------------------------------------------------- 
Set DCM only for stand profile

[Feature Description]
Set DCM only for stand profile

Package/Module: MRC

[Impacted Platform]
SBGA DDR5 OC

Hsd-es-id: 22016245217
Original commit date: Sun Nov 20 05:17:57 2022 +0800
Change-Id: I4d63cee22a278b945e862e5a2f5018872a79acb3
Original commit hash: 7b7ac97b311a128783e6154613dbb40ccd19bcc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d98be5f5097fe047eebae26672a812d8ab4c71fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:29 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3492_00

(cherry picked from commit f9036209ccc42727b4a2b11edc76672e4e95a7bd)

Tue Nov 29 08:47:07 2022 -0800
Original commit date: Tue Nov 29 08:47:07 2022 -0800
Original commit hash: 3cb86b2e5adcff995adf6d84eb7c1610d262f11b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9bde709901cf21c9de57a47ebe3cd7c4de38b750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:26 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS to update Device ID for newly added DG2

[Feature Description]
BIOS has to extending adding additional Device ID for DG2 Mobile
Workstation to enable ACPI RTD3 and HPD Side-Band Wake support

Package/Module: DashG

[Impacted Platform]
RPL

Hsd-es-id: 16018993032
Original commit date: Fri Nov 25 10:52:33 2022 +0530
Change-Id: I476bb8831e9c0fc534e7c4356b2f84f4627dc312
Original commit hash: 6778ef435cb6eab9ec80d97540144da23037446d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: 8b6841d7235cef9f09535cf6080513448e91ecf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:23 2023 +0800 
-------------------------------------------------------------------------------- 
Fail to remote control SOL putty by remote console keyboard

[Issue Description]
RPL-HX's SOL device id doesn't include in the definitions.
Support callback function will return not Support.

[Resolution]
Remove the check for VendorId and DeviceId.
Check the bus, device and function is ME SOL device or not.

Package/Module:ClientOneSiliconPkg/IpBlock/Amt/Sol

[Impacted Platform]
ALL.

Hsd-es-id: 15012399238
Original commit date: Tue Nov 29 15:52:56 2022 +0800
Change-Id: I479f969c29cc37498d62c75feec8f47bcc1c7b0b
Original commit hash: c269c25ac3829621a12c810bb80399d54a3c837a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c

================================================================================ 
Commit: 2e22e60055a200294c365cf8bd7b96fa16e613f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:18 2023 +0800 
-------------------------------------------------------------------------------- 
[SWCM Ver2]Support PCIe Extended Encapsulation for Barlow Ridge

[Feature Description]
USB4 ver2 requires to enable PCIe "extended encapsulation"
when routers on both sides of the link are Ver2 routers.

Package/Module:
PlatformPkg/Usb4Cm

[Impacted Platform]
RPL-S

Hsd-es-id: 15011847396
Original commit date: Thu Sep 1 23:47:30 2022 +0800
Change-Id: I00f212fe6d2f1d7fdccf38b74fe6306e8a54929c
Original commit hash: 6044309c1035be95fe85c254d601f4e925649056

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Capabilities.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c

================================================================================ 
Commit: 8e1eb4c88c5d5e2f6c64c25e52940c27ae6f18c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:16 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 188

(cherry picked from commit b7a6ea79f6d4a44c8c77dd40e91edc86a0e99aa5)

Tue Nov 29 01:34:24 2022 -0800
Original commit date: Tue Nov 29 01:34:24 2022 -0800
Original commit hash: daa29e51fb5c8aad2dfbdb15150a65c6ce25d776

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 06d56b3571cdbd376c9deb1117af5f0283fd36f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:12 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3491_00

(cherry picked from commit 6b8370123d897f8f0eea592c11c493193adefc2b)

Mon Nov 28 08:47:01 2022 -0800
Original commit date: Mon Nov 28 08:47:01 2022 -0800
Original commit hash: e916d116b2ee3217087a7287555b4cf21d5580a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9847d4a4e800bef947f8aafb4bccd2dbe0838023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:10 2023 +0800 
-------------------------------------------------------------------------------- 
Update Description for UfsEnable UPD

[Issue Description] or [Feature Description]
FSP code implementation of UfsEnable is an array as per
maximum capability of SOC, but help text is not clearly
explaining about controller enablement.

[Resolution]
Update UPD help text for UfsEnable for clear understanding

Package/Module:
FspPkg/Upd

[Impacted Platform]
ADL-P/M/N

Hsd-es-id: 16018972630
Original commit date: Mon Nov 28 16:14:44 2022 +0530
Change-Id: Iaed72bd1ad4d20293ce09c6e1147e01891d98537
Original commit hash: 3102ecb21d9e0b5b87767f221831fa1432c699b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 4161ef42f55558137dc34e0bd54d0ea3421dcd3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:07 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 187

(cherry picked from commit d4d54f170f83fea350d92934109e8e8c00295aa5)

Mon Nov 28 01:45:41 2022 -0800
Original commit date: Mon Nov 28 01:45:41 2022 -0800
Original commit hash: 6cfdcfe52d5c7ff7403d4689835f2825e13b4676

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe3db686f46cd2fc9a6a77a39ef50f06f8f03cc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:05 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1061

[Feature Description]
Integrate ADLP GOP V1061

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16018992106
Original commit date: Mon Nov 28 13:14:03 2022 +0530
Change-Id: Id6f1fa1e6b0cfbbbce2db6339534c7b574bd8095
Original commit hash: 005223a35baa3a327e9c06e078b49fcd4cf05e73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 2958253ad30db4c071b002c56d7ab03c9dc196eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:03 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "System stuck at PC 1096/109A when resuming from S4/S5/Restart."

[Issue Description]
Different failure in DPMO.

[Resolution]
This reverts commit 10add12de942dc49e3ea97a382e11bb307dd90b3.

Package/Module: PciHotPlug

[Impacted Platform]
ALL.

Hsd-es-id: 15012393018
Original commit date: Mon Nov 28 14:48:44 2022 +0800
Change-Id: Iefce27f184fd7afc83e822c1282935a32069dc47
Original commit hash: 6bff9208edf0392a6e19c48d0339f54f2da97150

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c

================================================================================ 
Commit: 938444e31823690f5f63620cad71193f6ee8637d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:51:00 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLS GOP V1081

[Feature Description]
Integrate ADLS GOP V1081

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16018988088
Original commit date: Mon Nov 28 11:17:55 2022 +0530
Change-Id: I52ce41dbf7f5efbfc1739c53120c9d7c7c4394ef
Original commit hash: cc30f80cd5e57cef1999411d9e0847085c7a7213

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: a86dbdf49190cd9c64bdffdbd29b1867766791d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:57 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3487_00

(cherry picked from commit 0a90d35c874c9bae8349c1bcec8950aff21ca23b)

Sun Nov 27 08:46:43 2022 -0800
Original commit date: Sun Nov 27 08:46:43 2022 -0800
Original commit hash: 38d0f6f813921a59a9a3cfebd1481eefd94d6e2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35164787c5d27dd6ff270d502e931f859a6f1a75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:55 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 186

(cherry picked from commit ee2fac08ac432470d10275900023e7351a28f74a)

Sun Nov 27 01:22:01 2022 -0800
Original commit date: Sun Nov 27 01:22:01 2022 -0800
Original commit hash: 994385c970eb72a43649534b162b729b5074d8f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ef90ffc87514d73e5426b7146fd90c2c7df1a965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:51 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3486_00

(cherry picked from commit d3524c8162d60605adde6279447de04d29df7eb8)

Sat Nov 26 08:46:45 2022 -0800
Original commit date: Sat Nov 26 08:46:45 2022 -0800
Original commit hash: e6736976361900f4c04416c2b937129ca979ea35

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 68748890c0b2890f41079b57289f754450a1d453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:49 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 185

(cherry picked from commit 48bb147620f460473d6a61d256f9de2a761b14e8)

Sat Nov 26 01:22:12 2022 -0800
Original commit date: Sat Nov 26 01:22:12 2022 -0800
Original commit hash: 06f0343b79e1c41472a3cd48e659b5129c48a673

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e9c4640fb61b3fff8829dda3b3518c755296fc35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:44 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3485_00

(cherry picked from commit cd158d12db5bce24cea3800f2c4d04a2647c6f96)

Fri Nov 25 08:46:59 2022 -0800
Original commit date: Fri Nov 25 08:46:59 2022 -0800
Original commit hash: ca271bf8fabd7a2679228a07c97fb8c2848317ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e3b95d0ed2559298c2d7e49ef4d09bc1824ec4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:42 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 184

(cherry picked from commit 77a9bcedcc318bd0a5d8def98c96f817d72eb917)

Fri Nov 25 01:44:40 2022 -0800
Original commit date: Fri Nov 25 01:44:40 2022 -0800
Original commit hash: 228e9dd5364c5c977a1d8199c346c58430595b44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7f08b4901b2c5b40cb0b2eda90ab2251a58ffd5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:40 2023 +0800 
-------------------------------------------------------------------------------- 
Code flow issue with PcdAcpiDebugFeatureActive

[Issue Description]
Although setup item AcpiDebug controls PcdAcpiDebugFeatureActive
in PlatformSetup.c. PcdAcpiDebugFeatureActive is always
TRUE (PCD default value) in AcpiDebugDxe because AcpiDebugDxe
runs earlier than PlatformSetup.

[Resolution]
Move Setting PcdAcpiDebugFeatureActive from DXE phase to PEI phase

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
AlderLake

Hsd-es-id: 15012374042
Original commit date: Wed Nov 23 12:11:23 2022 +0800
Change-Id: I1174a8e254a01bd5fce46480125363c7cabdbdb3
Original commit hash: ac13536aaf1ab4138e51600c61c4f4f78313cd92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf

================================================================================ 
Commit: d2e2d601c22591a762cbbd1f55129ca0765c5d99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:39 2023 +0800 
-------------------------------------------------------------------------------- 
[SWCM Ver2] Static display bandwidth management support in pre-boot

[Feature Description]
Only one DP stream is enabled in pre-boot if Barlow Ridge is detected.

Package/Module:
PlatformPkg/Usb4Cm

[Impacted Platform]
RPL-S

Hsd-es-id: 15011847428
Original commit date: Wed Jun 1 17:25:24 2022 +0800
Change-Id: I2bc1c0a464fb333b6c059b87b58f95b49bf640f7
Original commit hash: 1673b9cc478af75154ee8937c8f928efcbb186fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c

================================================================================ 
Commit: 37d554a53c5980e6bc106a3b2ba630e07c79cba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:37 2023 +0800 
-------------------------------------------------------------------------------- 
PEG10/11 x8 Gen4 performance drop on 2nd slot

[Feature Description]
PEG10/11 x8 Gen4 performance drop on 2nd slot due to priority
conflict between PEG10 and PEG11

Package/Module:
ClientOneSilicon

[Impacted Platform]
ALL

Hsd-es-id: 16018845133
Original commit date: Thu Oct 20 16:17:00 2022 +0530
Change-Id: Ic5290a2e1184259890a51fd51acf9a07687b09f6
Original commit hash: d310a7b02bda6ad5fe710e567295a20e53a4a141

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver1/HostBridgeConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: ba5929f57c947d8f8112f091fb759126fbbbb139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:34 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update IMVP PRODCUT ID Table for FVM check

[Feature Description]
There was an error in the original RCR request. The error was
incorrect ONSEMI PRODUCT IDs due to vendor data sheet errors.
This commit is to update the original request with the
correct vendor PRODUCT IDs. BIOS must be updated to
reflect these changes.

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
ALL

Hsd-es-id: 16018935771
Original commit date: Thu Nov 24 10:56:55 2022 +0800
Change-Id: Idb0f883d45ba9b61a9e89aa7aa252a8bf01bb8f6
Original commit hash: b328ac77c9c259cf4feedf8d6721597716e156b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: a94ffc0f6fbf621cc7a9f689cc012d5ae44a2835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:30 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3484_00

(cherry picked from commit d9794c03538d34384bef59ce8baf5c6bbc795413)

Thu Nov 24 08:47:20 2022 -0800
Original commit date: Thu Nov 24 08:47:20 2022 -0800
Original commit hash: 252400a1b8ad5c4546dfb9254c9d5aee7f3166f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 643030f22713a165cf0853b403bb8e3b5c971f3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:21 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3483_00

(cherry picked from commit 095497e92dec14c844f6102321ae8190efddf967)

Wed Nov 23 08:47:22 2022 -0800
Original commit date: Wed Nov 23 08:47:22 2022 -0800
Original commit hash: 46e8c8c6358353256c87691b3b553f8fb4872996

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3062208a1a2a4d73c810e092d4041bc638a6326a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:19 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 182

(cherry picked from commit ceda885a5b40d20221623259b3397c4526eace53)

Wed Nov 23 01:31:22 2022 -0800
Original commit date: Wed Nov 23 01:31:22 2022 -0800
Original commit hash: f2fe7c4277ed5bd16e3924903952b937fddf17cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cafcd655d2ebb0962b54c8f58f95d3f304f17103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:16 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.114

Hsd-es-id: N/A
Original commit date: Tue Nov 22 17:14:23 2022 -0800
Original commit hash: a98b1c6ec7406f1d1fcd37c2c6b0955c95ac7f33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f8a85a281f6deac69e0cb280387745060409b47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:14 2023 +0800 
-------------------------------------------------------------------------------- 
Train the RxC and RxR for DDR5

[Feature Description]
Train the RxC and RxR for DDR5 to improve the margin

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016211259
Original commit date: Tue Sep 6 15:12:33 2022 +0800
Change-Id: I3535233f55139474a5093f100b9518c808623216
Original commit hash: f17bebdfc6a5065f69a672232102ed3f2c742b1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 831287723deaf751018579eb9fdeca910ccaef7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:10 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3482_00

(cherry picked from commit 8659e909cb00d5a786f2570c04e23acb8f0fdbc3)

Tue Nov 22 08:47:29 2022 -0800
Original commit date: Tue Nov 22 08:47:29 2022 -0800
Original commit hash: 37cb3a66267940d402ea478782f8104654db4c05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d81e6ae348f4ad1158fa358f928993264d8a3d9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:06 2023 +0800 
-------------------------------------------------------------------------------- 
UEFI Wifi/BT driver update (Support GaP)

[Feature Description]
Changes only inside RPL-S bios. Typ FW has been replaced with GaP's.
Right now RPL-S bios default support Gfp and Gap. Wifi/bluetooth
driver version has been updated. Wifi version update to be 3.2.19.22457.
BT version update to be 3.5.1.6.

Package/Module:
AlderLakeBoardPkg\BinariesRpl

[Impacted Platform]
RPL-S/Hx/Hx update

Hsd-es-id: 15012318128, 15012318114
Original commit date: Tue Nov 22 20:17:23 2022 +0800
Change-Id: I17f907edce87a853de8607fe48a71e26788352a1
Original commit hash: fc6d6e4308da04ac201c884a2b2fd8673c4a9344

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: af9f3bf1c9510818a6d8cf29cba54cf13656a8c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:04 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 181

(cherry picked from commit a2dfd34383ab9d8fe8adfd1699c8975139049392)

Tue Nov 22 02:05:17 2022 -0800
Original commit date: Tue Nov 22 02:05:17 2022 -0800
Original commit hash: 1fd23cf0baba6656b315bc9c4c0ff108d718776a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b8af828dbfe27bf514bce8ccebbd791e1262c97e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:50:02 2023 +0800 
-------------------------------------------------------------------------------- 
[RPLP]Default Enable VT-D and VTIO

[Feature Description]
Enable VTIO related BIOS setting for MIPI camera

Package/Module:
PlatformSameplePkg/PlatformSetup

[Impacted Platform]
RPLP

Hsd-es-id: 15012303883
Original commit date: Fri Nov 18 10:06:29 2022 +0800
Change-Id: I3d31f55d844ae7f1223d51a327bf9d63f27ea31b
Original commit hash: 466c73a37b24d24e87fd5b2e3fa7e3784301ab58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: b6abe00a8b4e7ffe1b5c9098b6afb07667463291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:59 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][DDR5]Change DDI-B interface to DP++

[Feature Description]
On DDR5 RVP, the Combo Phy Port B should be configured as a DP++
connector instead of a DP1.4a connector. Changing to DP++ connector
to enable the DDC port for validating DP to HDMI passive dongle.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-P,ADL-P.

Hsd-es-id: 15012343862
Original commit date: Wed Nov 2 07:33:07 2022 +0800
Change-Id: I80ff9dadf547c2305b383921f860452c72df6ceb
Original commit hash: a114bb02a7948dbbff4a64939871a75e36b45a1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc

================================================================================ 
Commit: 98794ad0abd04be457e1bc5f22e9f374070fed3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:57 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.113

Hsd-es-id: N/A
Original commit date: Mon Nov 21 16:10:19 2022 -0800
Original commit hash: c67d05dce9457f55849779b7b9a7f3b1c7e6b129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e93616c1501eb22ad2d3c28fe66d0d54cf7291d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:55 2023 +0800 
-------------------------------------------------------------------------------- 
PMIC error detected and logged

[Feature Description]
User cannot identify which DIMM failure once PMIC have error/fault.
User cannot identify why system hang on post.
To enhance trouble shooting efficiency,
MRC scan PMIC status register and report out.
Scan PMIC when doing SpdProcessing.
Report those PMIC status register through MrcPmicErrPpi.
User can locate this Ppi to get PMIC register raw data.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011781301
Original commit date: Wed Sep 28 01:50:06 2022 +0800
Change-Id: I89c9db897cce2d73057ce475f714547c449df117
Original commit hash: ec2a7ed6657b890321fe605395b27b14ea7dbbe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcPmicRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPmic.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a434ec08e8f67a38f788424f165fe5f8f717edb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:47 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3481_00

(cherry picked from commit f5c7d118e8ce28a3a74aea977548491033454c2b)

Mon Nov 21 08:47:17 2022 -0800
Original commit date: Mon Nov 21 08:47:17 2022 -0800
Original commit hash: aecd5d3014c9cff98743bf6460828eb75e0c4d31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 305a3e056b31eb4cdea051056ca4e50e5d98bf48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:45 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Wi-Fi 7 control via DSM Function 12.

[Feature Description]
New ability for OEM to control Wi-Fi 7
enablement/disablement in each country

Package/Module:
AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16017532152
Original commit date: Mon Nov 14 17:59:55 2022 +0800
Change-Id: If0b78bd03f482548af59be0fdd9b9e1e900f8055
Original commit hash: 2964ebe10e60c3ed3e1f6dd64a7bf7957c1484ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: a14a2b43a1d49c43360b7a24ab4fd1ecb9d3dd2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:42 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Program the CLKREQ for PCH PCIe Rootport in FIA.

[Issue Description]
As CLKREQ is open and the clock powergating is enabled by default in
BIOS, the FIA need to be programmed to bring device up from a low
power state

[Resolution]
To program FIA irrespective of CLKREQ enabled or disabled in setup.

Package/Module: ClientOneSiliconPkg/IpBlock/PcieRp

[Impacted Platform]
Catlow

Hsd-es-id: 16018865345
Original commit date: Fri Nov 18 18:01:41 2022 +0530
Change-Id: I4737099589d81a055011596e19b9b1c45b47fc0b
Original commit hash: 97c520cc7e7620b3607fb1c350fd386a62d5bad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer2.inf

================================================================================ 
Commit: 6d48f44ce6a28a38c3d929dcd1130059659becf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:41 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 180

(cherry picked from commit 90fc996c00ff636d7f9e06a0ce61a04b3da5a2bc)

Mon Nov 21 01:23:48 2022 -0800
Original commit date: Mon Nov 21 01:23:48 2022 -0800
Original commit hash: 97897f73179331d06b6d4dad4f90da8c4388434a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d5368f9d266828a2883b9d0859561f8a9c80623f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:33 2023 +0800 
-------------------------------------------------------------------------------- 
Adding support for new WLAN CNVd -GaP (BT part)

[Feature Description]
Add support for GaP module and BT DSM PLDR flow
GaP PRR - Adding BT Function 4 Get Reset Method Type

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 15011320627, 16017821912
Original commit date: Sun Nov 20 11:43:25 2022 +0800
Change-Id: I26ee41717146986f1af873625fd4d09e94018892
Original commit hash: cdb9567c1e8595b5dc15c0d98c8c91f9a9fa7db7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl

================================================================================ 
Commit: d7f297471cc93bd848953ccb61d2cb49d6015c8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:31 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.112

Hsd-es-id: N/A
Original commit date: Sat Nov 19 23:13:22 2022 -0800
Original commit hash: 2b0ca0535c229a0c7e04c75ff222a9eeff0fe075

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa9bb0e7837e68b67f96280e73e8f6585c278a42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:29 2023 +0800 
-------------------------------------------------------------------------------- 
Read SPD byte 3 during fast boot

[Feature Description]
Read SPD byte 3 during fast boot

Package/Module: MRC

[Impacted Platform]
DDR5 double size DIMM

Hsd-es-id: 15012351308
Original commit date: Fri Nov 4 05:22:59 2022 +0800
Change-Id: Ib56e4c04d59dd8985839a9c922f847f6e4804ecd
Original commit hash: d97a41855f36830c243934c7b8f0814aad40db98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 823df22b0962d9c47515ea0c79b3f391cc4121cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:27 2023 +0800 
-------------------------------------------------------------------------------- 
Adding support for new WLAN CNVd -GaP (WiFi part)

[Feature Description]
Add support for GaP module and PLDR flow

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 15011320627
Original commit date: Sat Nov 19 12:18:13 2022 +0800
Change-Id: I1e6f30d3b1533602f9b3086aa42a5e5c7fcbb5cd
Original commit hash: 4b0849fc73eb582cc64d415dc9a0343f7f23ecfb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 2c291e290ae759b3fcb5f1db5686d9f271506801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:23 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3475_00

(cherry picked from commit 7de41cf32fbb82c91da334c1e3e2aa6247b493b8)

Fri Nov 18 08:47:14 2022 -0800
Original commit date: Fri Nov 18 08:47:14 2022 -0800
Original commit hash: 0ea4e5d3ab217ea027ac71511906182a504dec8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 14c18c039ce09f92f77ef6c941fdea4527300f7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:21 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 177

(cherry picked from commit 0e25fc0e709ed2d6d3f4e1500c64294715ae0d8f)

Fri Nov 18 01:43:38 2022 -0800
Original commit date: Fri Nov 18 01:43:38 2022 -0800
Original commit hash: 448d7fcca37312fbfd19c89fee050f8b905d9575

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0cb8f8d890428a30cbca5b083f23faeb19d8b593 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:19 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Expression 'Data32Rtpcl >> (MaxElementIndex * 6);'
is right shifting more than 31 bits.

[Issue Description]
During code inspection it was determined, that undefined behavior
of right shifting og more than 32 bits can occur.

[Resolution]
Change shifting condition so it will not overflow.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16018553568
Original commit date: Wed Nov 16 11:34:38 2022 +0100
Change-Id: I31047bf47dd21c890fb03c401b4e855fcf53ae24
Original commit hash: f5ecf9020dcbd93917229a5ec96431e24b08aed9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: e3295d1e9032f87445665489d6e78997c8781f93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:15 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3474_00

(cherry picked from commit 0793e3e7b4b8d0e893df3cd1fb2345661a4153d7)

Thu Nov 17 08:47:35 2022 -0800
Original commit date: Thu Nov 17 08:47:35 2022 -0800
Original commit hash: 9a9ae16b63b0155ac3357bd01d97fd4965df7183

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81eb60dec9311d02413e811fb94ad847f3f5c8b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:14 2023 +0800 
-------------------------------------------------------------------------------- 
Case 'PcieGen3' not terminated with
'break' statement.

[Issue Description]
During code inspection, missing break statement has been spotted in
switch/case statement.

[Resolution]
Missing break statement has been added.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16018611587
Original commit date: Wed Nov 16 10:49:54 2022 +0100
Change-Id: I2c02f65ba741efc758579fbdf1eada537ddce4ef
Original commit hash: 3f0192fcbe7586ba91fc0982d856b79925a0fcde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: bc7d9335e8d50530305358d292ea57e5de145331 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:09 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 176

(cherry picked from commit d1acb167197c2ca4a2b6582f0ac3899eec27b978)

Thu Nov 17 02:03:52 2022 -0800
Original commit date: Thu Nov 17 02:03:52 2022 -0800
Original commit hash: 5a580bba79f827fcae68c3c98a73ed3599ba191b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e82f240316df32221f652ff2f527467703038287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:05 2023 +0800 
-------------------------------------------------------------------------------- 
[Catlow][Code Review] Missing close bracket

[Issue Description] or [Feature Description]
Missing close bracket

[Resolution]
added the missing bracket

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018838016
Original commit date: Thu Nov 17 10:33:26 2022 +0530
Change-Id: Ic155fe345d9068c584e9d4b6f77754aef9a7638e
Original commit hash: f26da83b44fd712d9d190b919d2226d4a4c1d6c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c

================================================================================ 
Commit: 22630033c84048ad06a40b0353f26c5f6c707076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:03 2023 +0800 
-------------------------------------------------------------------------------- 
A refresh RVP MRC update

[Feature Description]
Board type update

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016053396
Original commit date: Thu Nov 10 11:19:26 2022 +0800
Change-Id: I173826dd51ce009678b6b31de5fd5770d7b1caff
Original commit hash: 0661b2a7e96a15332aadfb4eb35affd096c64230

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 298489c87db753fd78e81090821aca91a57d1633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:49:02 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Adjust the definition of HeciMemBar to UINT64

[Issue Description]
This PEI code is 32 bit, so UINTN is 32 bits. 64 bits HECI MMIO bar
check probably hasn't been running and would be doing nothing if it
was running.

[Resolution]
Define HeciMemBar as UINT64.
To avoid build error, force-cast HeciMemBar to UINTN when access MMIO,
No need to worry about data loss because All HECI MMIO bar hardcoded to
32 bits in pre-mem phase, refer to:
ClientOneSiliconPkg\IpBlock\Me\Library\PeiMePolicyLib\PeiMePolicyLib.c
L56, same as FspmUpd config: AlderLakeFspPkg\Upd\FspmUpd.dsc L652.
Detail:
HECI1: 0xFEDA2000
HECI2: 0xFEDA3000
HECI3: 0xFEDA4000

Package/Module: AlderLakePlatSamplePkg/PlatformInitAdvanced

[Impacted Platform]
RPL

Hsd-es-id: 22016154061
Original commit date: Wed Nov 16 13:56:26 2022 +0800
Change-Id: I2d43853288904e33047644e6e78a4fad224cfb91
Original commit hash: 079cacb5850ec12d6e5d476ca7564b2ce816bde9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: afda34e75af77ce46ced3fe2b57131fe4313a6bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:57 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3473_00

(cherry picked from commit d52c4b305898b6b452e4408c4c1c924ee25455ce)

Wed Nov 16 08:46:58 2022 -0800
Original commit date: Wed Nov 16 08:46:58 2022 -0800
Original commit hash: 12d9cf5fb0a18be93bb11ae157ccbe0a901385cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1f6908dbe27f466135c2d12fdad393d2f8b2af39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:55 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 175

(cherry picked from commit 96a606b17bc2cf905bd385714ae0e9c8718554a4)

Wed Nov 16 02:25:17 2022 -0800
Original commit date: Wed Nov 16 02:25:17 2022 -0800
Original commit hash: 9243dca00ef57277284a93bcca2bdb21996fb6a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8886b39958169a10bba816152beea92b562c00bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:48 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3472_00

(cherry picked from commit 39c3ad0cad335e4f1cf6859681ace322ccbb9bbe)

Tue Nov 15 08:46:54 2022 -0800
Original commit date: Tue Nov 15 08:46:54 2022 -0800
Original commit hash: 0f96306a083b81c59ed70430a6ed84a0516ebbdb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9b3484398acad95ecb659108995e805bab05a98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:46 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000426

[Feature Description]
Updating microcode to patchID 0x426

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16018824644
Original commit date: Tue Nov 15 15:35:50 2022 +0530
Change-Id: Id692d2b0877fc2f85bbde72b1bce62353f8303bd
Original commit hash: 6e4f692a19c1f77fa90bde0c09a46f19288e3ed7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 44ca47257800658c4e2694a597970d2bc8e0b3a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:44 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 174

(cherry picked from commit e31d8efcb1ce1f32d0da85535694f3116dae9784)

Tue Nov 15 01:26:09 2022 -0800
Original commit date: Tue Nov 15 01:26:09 2022 -0800
Original commit hash: 4baf45004e3239870bdc187435257db02b24869c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 05a0ed39a3c3bc41647d3ae19d4aec0075b03679 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:42 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Update BIOS setup menu for BR support

[Feature Description]
- Support new PCI resource reservation requirement for Barlow Ridge
(dTBT) to reduce the stress of below 4GB PCI MMIO resource.
- Enable PCIe RP L1 SubStates for Barlow Ridge ports
(PcieRootPortL1SubStates setting removed from patch table).

Package/Module:
AlderLakeBoardPkg\RaptorLakeSBoards
AlderLakePlatSamplePkg\Setup

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15011847071
Original commit date: Tue Oct 18 09:45:50 2022 +0800
Change-Id: I2e616efb43f3b62d4c827a007e6009bc0c661f1a
Original commit hash: 2c4a7fb100c2401dceb5b7d9cff9d1bfb18212b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h

================================================================================ 
Commit: 8a96f7182c7f10f4a04473a07f2e690a91d5b129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:39 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3471_00

(cherry picked from commit 2eb4510b84b68ff39ab310bea022d56dc5ea28d9)

Mon Nov 14 08:47:28 2022 -0800
Original commit date: Mon Nov 14 08:47:28 2022 -0800
Original commit hash: 1969106a73c1ca98ebab22ee2c6eb824bca56741

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9623c27b3ffaa2ad4f5b2e57e1e52c9a99378b1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:37 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 173

(cherry picked from commit a3aa8ad1a91156e56b6101bd1c9a9b0604c7861d)

Mon Nov 14 01:25:30 2022 -0800
Original commit date: Mon Nov 14 01:25:30 2022 -0800
Original commit hash: 7361645602b9b3bba3921798c4cc0dc69d4b2f62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2a804f600a87e5803bee52f35700cf7633d42466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:35 2023 +0800 
-------------------------------------------------------------------------------- 
Disable L1 Substate when clkreq is incorrectly configured.

[Issue Description]
BIOS is not disabling L1 Substate even after detecting that clkreq
was incorrectly configured.

[Resolution]
Updated the code to disable L1Substate when clkreq is
incorrectly configured.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018656433, 15012226984
Original commit date: Tue Nov 8 09:58:35 2022 +0530
Change-Id: Ie8b74d724b094f1f8035f66b3f6bebde306de4cc
Original commit hash: a4d67e995756c130088533a4a239724aab72d49d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b8532fdea1a55bf444c14e96c96afcb4fda09a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:33 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL HX Mini DT AEP]: 16018761493 RPL-HX mini DT AEP - Fab3

[Feature Description]
Add Support for RPL-HX mini DT AEP - Fab3

Package/Module: AlderLakeBoardPkg/

[Impacted Platform]
RPL HX Mini DT AEP

Hsd-es-id: 16018761493
Original commit date: Thu Nov 10 18:09:11 2022 +0530
Change-Id: Idab9f4a43d587fea3634ca74adfbe5e5fb20d5e5
Original commit hash: df41edc25a3829c7516b749af29ee0f34571238f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc

================================================================================ 
Commit: 8893af7c803ee9fb434efc0a5741f1df63548d47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:31 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix extended BIOS issue to decrease time consumed.

[Issue Description]
Slow POST issue when BIOS extended decode range is enabled

[Resolution]
Add a new driver for setting MTRR, this driver depends on
gExtendedBiosDecodeReadyPpiGuid,after set MTRR done, produce
a new PPI. FV[0] and FV[1] depends on the new PPI.

Package/Module: AlderLakeBoardPkg/Library/PeiReportFvLib

[Impacted Platform]
Default ALL

Hsd-es-id: 15012262666
Original commit date: Fri Nov 4 14:22:48 2022 +0800
Change-Id: I5639f2c6da46ac1a334139792781aeb60bc4dec8
Original commit hash: ed12c097a689651cedb03bc89205f8258b7f4b80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf

================================================================================ 
Commit: 07c76e7d41e31cdcacb2e18911b94a88ca788bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:27 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3467_00

(cherry picked from commit 5da3ae4a7e177f7672eb56bff5a916d278df02f0)

Sun Nov 13 08:46:59 2022 -0800
Original commit date: Sun Nov 13 08:46:59 2022 -0800
Original commit hash: 924a926fef1e5b028c6a5cf1b7282470e61554db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c3f0f67007e235cb339f70d5d010a0708062150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:25 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 172

(cherry picked from commit b4376ad7bb1fd94d44d342e852564fdc4bcff483)

Sun Nov 13 01:23:15 2022 -0800
Original commit date: Sun Nov 13 01:23:15 2022 -0800
Original commit hash: f14b3d04596207f71d834dc62540e794fe7735ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dc4d9f6520d76b4e8359512cf37f66c30de80d34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:23 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.111

Hsd-es-id: N/A
Original commit date: Sun Nov 13 13:36:16 2022 +0800
Original commit hash: 8c4bbd11193c0352c81b04b67b2dac81a3e8d4a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc513078da40b5d70ab2d4de33d7f9c4eb5d6ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:22 2023 +0800 
-------------------------------------------------------------------------------- 
Throttling_Rules- MRC configuration change request

[Feature Description]
change Throttling Rules from Aggressive 5 config to Aggressive 3
and disable ph_pe.

change below register filed values:
register old value new desired value
sc_wpq_threshold_0_0_0_mchbar.phs_allowed_under_high_wm 5 4
sc_wpq_threshold_0_0_0_mchbar.phs_allowed_under_med_wm 3 2
sc_wpq_threshold_0_0_0_mchbar.phs_allowed_under_low_wm 2 1
sc_ph_throttling_0_0_0_mchbar_0.unloaded_different_rank 12 6
sc_ph_throttling_0_0_0_mchbar_0.unloaded_same_rank 8 2
sc_ph_throttling_0_0_0_mchbar_1.unloaded_different_rank 8 4
sc_ph_throttling_0_0_0_mchbar_1.unloaded_same_rank 4 2
sc_ph_throttling_0_0_0_mchbar_2.unloaded_different_rank 4 2
sc_ph_throttling_0_0_0_mchbar_2.loaded_same_rank 6 4
sc_blocking_rules_cfg_0_0_0_mchbar.ph_block_pe 1 0
sc_blocking_rules_cfg_0_0_0_mchbar.high_wm_allowed_preempt_priorities 0 4
sc_blocking_rules_cfg_0_0_0_mchbar.low_wm_allowed_preempt_priorities 4 6

Package/Module: MRC

[Impacted Platform]
NA

Hsd-es-id: 22016166884
Original commit date: Mon Sep 19 14:50:22 2022 +0800
Change-Id: I9ccbb36d350f256085dc6a9fc57ed69a706c81e3
Original commit hash: cb8bd6794db5d8f26f47137d636a5c1da1900578

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 014728d3d8f7161cb60bc80f794eedb9405d15ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:18 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3466_00

(cherry picked from commit fe5d82c3df86d667aa8dc3d85af4d57558b1a40a)

Sat Nov 12 08:47:13 2022 -0800
Original commit date: Sat Nov 12 08:47:13 2022 -0800
Original commit hash: bc4e20bc3ebf95c4997f5270b3d5ab3952a5dbac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c08af142dd8898fdf35fd63f4dd4eb0be3f5223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:16 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 171

(cherry picked from commit ce8a93c89f8f2820c18032daaf1e323b0526e4d4)

Sat Nov 12 01:23:15 2022 -0800
Original commit date: Sat Nov 12 01:23:15 2022 -0800
Original commit hash: a73ed12b092e707c0efed7465bb56c3208b8d642

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 195c37dcbaf3d2c86a68133e9b18bb548b511b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:13 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3465_00

(cherry picked from commit 0a773721caf9347dcaf543efda3e2aebdaac7bb9)

Fri Nov 11 08:46:55 2022 -0800
Original commit date: Fri Nov 11 08:46:55 2022 -0800
Original commit hash: 151c8cb8758887c37f93c71d9549fa9a438e4256

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb209d70b59a7fd3ed18e2fab091074751faf045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:48:00 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 170

(cherry picked from commit e12146d59cdbd76644803e14a0bdacae7b5c0a45)

Fri Nov 11 01:44:43 2022 -0800
Original commit date: Fri Nov 11 01:44:43 2022 -0800
Original commit hash: 521b93f0fc716a1587f474bf93f1e2181ea33ba7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 37e558e2a2dab32f5e6dbf6832aa2f97d8c5f467 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:58 2023 +0800 
-------------------------------------------------------------------------------- 
[TCSS][SWCM v2] BR support DTBT RTD3 disable in setup menu

[Feature Description]
Implementation of dTBT solution for Barlow Ridge supports
DTBT RTD3 disable in setup menu.

Package/Module:
AlderLakePlatSamplePkg/Features/Acpi
AlderLakeBoardPkg/Acpi
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-S/RPL-SBGA

Hsd-es-id: 15012182294
Original commit date: Tue Nov 1 16:01:15 2022 +0800
Change-Id: I74868e5b1c6c06698679d3bf2344809d94f09986
Original commit hash: 8769ae5d472ee199f8ad02c6cb3e0b46a1746c54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: efc830cee4d8719708774fec7efe030812dcfbce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:56 2023 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Export DisableDynamicTccoldHandshake UPD

[Issue Description]
DisableDynamicTccoldHandshake UPD is not in FSP partial headers

[Resolution]
Export 'DisableDynamicTccoldHandshake' UPD to in the FSP partial
headers to allow coreboot to disable Dynamic Tccold Handshake

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 14017929971
Original commit date: Mon Nov 7 16:32:37 2022 -0800
Original commit hash: 7096b0a80be715068a25daeef349bc1db96dc5f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 6031a9a4e214f5d2faa5b092a1e9661838090f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:53 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3464_00

(cherry picked from commit 80a5caf979cf449814527f9d0e15994165fe37bf)

Thu Nov 10 08:47:18 2022 -0800
Original commit date: Thu Nov 10 08:47:18 2022 -0800
Original commit hash: 0757306ce6dd51e4115379002deb71d02e628933

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c10c10905631631bd536f2e95fe3b2e5bf1aab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:49 2023 +0800 
-------------------------------------------------------------------------------- 
[C1S] MSR Value(0x610) mismatch with ITP and serial debug log

[Issue Description]
Serial log MSR data is incorrect compared with ITP MSR data.

[Resolution]
change %16X to 0x%016lx for Uint64.

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
S,U

Hsd-es-id: 15012292145
Original commit date: Wed Nov 9 14:31:37 2022 +0800
Change-Id: I6177419c0ad76d6cca2dfa75478fc52e8d8dfa0d
Original commit hash: 18c2fbf1d6de82f62b9e2c150e7a3cc04d9c8a10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: bb4981851bb3633aca3b98392cfd17e37af480bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:47 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 169

(cherry picked from commit be67b931ead9935fd7543e34c397b65e4720ac3e)

Thu Nov 10 01:47:17 2022 -0800
Original commit date: Thu Nov 10 01:47:17 2022 -0800
Original commit hash: aba9886cd355b83bbab764c43c4db094da8c28c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6098cd4f07aca443cfd7a738a7736316a94b9ebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:44 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.110

Hsd-es-id: N/A
Original commit date: Thu Nov 10 13:20:53 2022 +0800
Original commit hash: 45dbea8b0b96bdc41789bf3d578512f23fc81f91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e3b114dd34cd15c4f99b69c18f648732c8daf8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:42 2023 +0800 
-------------------------------------------------------------------------------- 
RD DQS VOC training and RD ODT offset training

[Feature Description]
RD DQS VOC training and RD ODT offset training
1. DqsVoc training to center RX DQS VOC + guard band 3
2. Initial RD ODT offset -3
3. RD ODT offset training to train RD DQS ODT offset.

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016153491
Original commit date: Sat Oct 22 13:28:56 2022 +0800
Change-Id: I0a803e56de845dd784081afe2c8c0ce52cb3dc81
Original commit hash: d428996b842815d40577756a057741422e673413

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 67b2c63b58efafb2a9b1e682b75c8126cb9d8565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:37 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3463_00

(cherry picked from commit 9d866d8caa553996a336dcfb50ca5100502b12fa)

Wed Nov 9 08:47:37 2022 -0800
Original commit date: Wed Nov 9 08:47:37 2022 -0800
Original commit hash: e50d117a5bd351eb3a0c2d194305d7d6118c1573

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 04a0df5c5a3c9816e2f92918e66a0d3bbc88b11e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:34 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add power up sequence for KeemBay

[Feature Description]
KeemBay power up sequnence requirement (KeemBay cold boot):
Pull power pin and PERST pin to low for 200ms
Pull up power pin
Delay 120ms
De-assert (pull up) PERST

Package/Module:
AlderLakeBoardPkg/BoardInitLib
AlderLakeBoardPkg/Gpio
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
RPL-P, RPL-Px.

Hsd-es-id: 15012086686
Original commit date: Fri Nov 4 19:17:56 2022 +0800
Change-Id: I2b4904cee7f308d693f79209432ce6a3ff59c4f3
Original commit hash: ed6fc84d3fced4703baf17694a63bdc8922bb766

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b9b932bd0e4f40b4f5ad3e1f202d36654dacd871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:31 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] ]RootPort S3/S4 resume

[Feature Description]
When resume from S3/S4, OS ACPI driver may call the _OFF method
of PCIe RootPort to power off the RootPort and the downstream
device. After that OS ACPI driver may call _ON to power on the
PCIe RootPort and downstream device. But for KeemBay RootPort,
the _OFF would not remove the power. The short time between
_OFF and _ON for KeemBay RootPort would make the KeemBay firmware
work in a unsteady state. Which may cause cat-error, yellow bang,
device disappear issues.
Skip the _OFF before _ON of KeemBay RootPort when OS resume from
S3/S4 to make the KeemBay work in D0 steady state.

Package/Module:
AlderLakeBoardPkg/Platform.asl
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P, RPL-Px.

Hsd-es-id: 15012240229
Original commit date: Fri Oct 28 02:21:48 2022 +0800
Change-Id: I9bd1103fc019ed1c82df71ea06f46aadf651f929
Original commit hash: 7eeb0f5609d788164046c203810578e30009ba50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpKeemBayDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 7a0698586360283d1bfc5ecdfa87c9f984071bf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:29 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 168

(cherry picked from commit c2f1dd71dce5e79822e9ce9817f05149b440c443)

Wed Nov 9 01:25:36 2022 -0800
Original commit date: Wed Nov 9 01:25:36 2022 -0800
Original commit hash: 5bbac9f9fb6002893c93b2c1bb7ab4b62dc9366c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b0c2b1029538b695d790c67691a1f37bd4de98a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:27 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Correct ADL PCH series check for SATA programming

[Issue Description]
ADL doesn't have PCH_LP series, certain PCH check condition will
never be true for SATA programming.

[Resolution]
Appropriate API is used which is applicable for ADL PCH P and
N series.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL-P, M and N

Hsd-es-id: 15012254860
Original commit date: Mon Nov 7 14:38:03 2022 +0530
Change-Id: Id0a583704814a968c9c51ef3984cda881553305d
Original commit hash: 5dafe0b1d391c368fa47e20653407c7da3e74459

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 22322a1c6ae110f5675af2a4cd20a733623bfdd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:25 2023 +0800 
-------------------------------------------------------------------------------- 
Atom ACPI Maximum performance percentage miscalculation

[Issue Description]
WinOS Task Manager's maximum performance and percentage miscalculation

[Resolution]
Solution based on WOS team confirm in the Nominal Performance field,
Both P and E cores need to enumerate performance at the same
Nominal Frequency

Revert "[ADL] Celeron 7305 base frequency in system setting and
task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.
(F/R:2/2 unit,10/10 times,100%)"
This reverts commit 5ccdd093fcea94708241bf2c2078c84b1455b6c2.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 13010228294
Original commit date: Mon Nov 7 04:33:20 2022 -0800
Change-Id: I12d78da50e5a65ada3bc275d96c135f03c4e01f9
Original commit hash: 3e99a146b8dc052f881eecab703f25b70dcd4041

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: 34994671e6e6691fe6e5b4af5be100b9b17a2039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:22 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3462_00

(cherry picked from commit 15663ebb366fa27278edda7619ad47286f632c1a)

Tue Nov 8 09:03:43 2022 -0800
Original commit date: Tue Nov 8 09:03:43 2022 -0800
Original commit hash: 80a8bf0ce4a2d1d9187e950eaabb9a703aa1d5cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1a0853115c542b27913e3c8519051bc9647f2403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:20 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 167

(cherry picked from commit a445179360cb3ef42d9f6021a2410b20e77c3aa8)

Tue Nov 8 01:22:04 2022 -0800
Original commit date: Tue Nov 8 01:22:04 2022 -0800
Original commit hash: 11189be46e0e12025f9381927b9e3595575fa1c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4999a948ca779d164c82a6d56914fcd05e33d347 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:18 2023 +0800 
-------------------------------------------------------------------------------- 
Bug fix in UpdateVrOverrides

[Issue Description]
"GtAcLoadLine" in "VrOverrideTable->GtAcLoadLine" looks like
a copy-paste error. Should it say "SaAcLoadLine" instead

[Resolution]
should be "SaAcLoadLine" instaed of "GtAcLoadLine"

Package/Module: C1S/PeiVrFruLib

[Impacted Platform]
ALL

Hsd-es-id: 16018686140
Original commit date: Fri Nov 4 15:20:55 2022 +0800
Change-Id: I7211aead5dd7fceca9e7910b6ea644b4c84df6d7
Original commit hash: 7028828552b4bd24676ef123c903dca5d4294672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 2aed58517792b570f50f35194d489e00015310ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:15 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3461_00

(cherry picked from commit 2481ec7222826f713b98af00cb5674d90282f746)

Mon Nov 7 08:47:37 2022 -0800
Original commit date: Mon Nov 7 08:47:37 2022 -0800
Original commit hash: d834c1b93161daf4db8d9cff82d7d1f6ffd205d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f7638e2c15b3aacbb60d2c89063588de5e17cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:12 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 166

(cherry picked from commit 70f0fa79e1d1b6eaec8e9200d88edb881fc40990)

Mon Nov 7 01:22:37 2022 -0800
Original commit date: Mon Nov 7 01:22:37 2022 -0800
Original commit hash: 090732f2b9b5819cb25878e2f2113649d3e83b37

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2937e6c1c6d92d2dcf4b14e539e161b6425281fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:09 2023 +0800 
-------------------------------------------------------------------------------- 
[HSTI] Thermal Locks test logic is incorrectly implemented

[Issue Description]
Thermal Lock test logic chain is incorrect, resulting in this test
handling only a small subset of potential issues

[Resolution]
Change the logic chain to OR chain from AND chain

Package/Module: AlderLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 18025115944
Original commit date: Wed Nov 2 05:33:51 2022 -0700
Change-Id: Ic09d896c77b65edbebcd6bcdcbb3c03de026e82c
Original commit hash: 306257625670319e2c1abeec143af24e1f8b7c52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 42f4430f31275af4baff2604333e72c2afa503e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:05 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3457_00

(cherry picked from commit 55fa697cce99354e985dc302cd1c2f8de6dbb010)

Sun Nov 6 08:46:48 2022 -0800
Original commit date: Sun Nov 6 08:46:48 2022 -0800
Original commit hash: fb49b278d1bcb8a134006341285636f2eb0110b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 33fc657a99de5dedc7d760bd423e720b899a3eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:47:03 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 165

(cherry picked from commit 882e3636dc289d969790ac8fbcfe4b91f986d729)

Sun Nov 6 01:23:03 2022 -0800
Original commit date: Sun Nov 6 01:23:03 2022 -0800
Original commit hash: 75c40c2b6b9b59bf9faa1268a32708781e91dbbe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 51d6b0ab57a3212d29e2fd4f48c7a61c783d4540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:58 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3456_00

(cherry picked from commit 00c52708a61f2791d51d2d73dec1f7426f82b1fe)

Sat Nov 5 08:46:56 2022 -0700
Original commit date: Sat Nov 5 08:46:56 2022 -0700
Original commit hash: caff10fa5934ee81f7d31c4dd5772415092eaa80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa4c6964b65b74f6aaee0ee5191fb779c4e1c5bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:56 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 164

(cherry picked from commit 4cfb05fc5044c24f4b605e493a2101970d07005a)

Sat Nov 5 01:22:25 2022 -0700
Original commit date: Sat Nov 5 01:22:25 2022 -0700
Original commit hash: 8f1d3869eeb74770f932525a3fe182318981aac9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c28a905cb2e7c06d62cefa92561f8891da9bdc52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:54 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS shall send clear command depends on BIOS knob

[Feature Description]
Add BIOS knob to control sending CPU crashlog clear command

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012186470
Original commit date: Thu Nov 3 01:34:48 2022 +0800
Change-Id: If76fde418bf49b19aea215816ecb029780076b04
Original commit hash: fcc7b6a77790ca21c861c6b23e69971f5f111d19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 74b49c416c739fc27f0afa35df0f7c66b04a19ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:51 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3455_00

(cherry picked from commit 0d0d1af5d0fc9ae3b82a0cf680402b051204f4d2)

Fri Nov 4 08:47:15 2022 -0700
Original commit date: Fri Nov 4 08:47:15 2022 -0700
Original commit hash: dd8d9e541e3592317a80795b9558f57353f1d6f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3eb035e837ce06d02f46bf6869a62a76e939112f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:46 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.109

Hsd-es-id: N/A
Original commit date: Fri Nov 4 19:10:24 2022 +0800
Original commit hash: 70357e206fe54ebf430bf0af408a21f062e383be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d058301bf993ccf674f0ee21b56325befc4a635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:44 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 163

(cherry picked from commit c8ddecba0ea4ede9c9d51bd11165b24cc6eece83)

Fri Nov 4 01:22:40 2022 -0700
Original commit date: Fri Nov 4 01:22:40 2022 -0700
Original commit hash: 8dd239339711dd998e0346b0c641a4c8ec3d9a53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cb46425114384c25c6d4a596cb0ff2b0f0d8af07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:42 2023 +0800 
-------------------------------------------------------------------------------- 
Update stepping string

[Feature Description]
Update stepping string

[Impacted Area]
Log display

[Register Impacted]
NA

Hsd-es-id: 14017907388
Original commit date: Fri Nov 4 14:12:17 2022 +0800
Change-Id: I24eb4a3ccf9d9b185ebdc3aff0a25dde28386171
Original commit hash: 172fccc6c91d128005d74c2984087e1f01e66c3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1337d44b73499df31457ead55737b87d8f3f6ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:40 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Show up the correct RPL stepping in setup menu

[Feature Description]
Show up the correct RPL stepping in setup menu

[Resolution]
change steeping value to C0

Package/Module:
ClientOneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
RPLS

Hsd-es-id: 15012247687
Original commit date: Wed Nov 2 11:19:58 2022 +0800
Change-Id: Icb87d148b0a6505ef4ac5d719a58868ccfde08d6
Original commit hash: 6a53e76ec0230ef1fa25668e6fbf332bffc7da15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e216d1ffbfbe14384ba3bc72b73934dd06fe914d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:33 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3454_00

(cherry picked from commit 577ee1ad336c0c1b502b2ccf45a90c9a40c680ce)

Thu Nov 3 08:47:04 2022 -0700
Original commit date: Thu Nov 3 08:47:04 2022 -0700
Original commit hash: 85aeda330d9053c6764db7f39fa70e224e25d178

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e29c30e086c5baf6ecbd81652d6d633338b37ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:32 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 162

(cherry picked from commit 32226c4b8da68f73d0fb6e30ad67c16695d54502)

Thu Nov 3 01:22:15 2022 -0700
Original commit date: Thu Nov 3 01:22:15 2022 -0700
Original commit hash: d47b0039ed3fed4387f8d3da0222f56cf4f5a6ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b73790385b6f7f3e3a1c7207f4214242a295ba7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:28 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3453_00

(cherry picked from commit 278c506c7fd3b7139f25bc859aa6aac5bb747069)

Wed Nov 2 08:47:02 2022 -0700
Original commit date: Wed Nov 2 08:47:02 2022 -0700
Original commit hash: aa328fca3a71691933ff17e06e70afb6f2845c35

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f420c70d01e719c8b35f8c73c47ce02a0277309 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:27 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 161

(cherry picked from commit a84bcceb725ec7939d45345bce5365a1fed751ec)

Wed Nov 2 01:38:20 2022 -0700
Original commit date: Wed Nov 2 01:38:20 2022 -0700
Original commit hash: 95613bcc89fcd1ac4fd55f45a2ad4bca274f2a49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ccc895f05760825956b70c828c6ca566ae340652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:25 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000425

[Feature Description]
Updating microcode to patchID 0x425

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16018682911
Original commit date: Wed Nov 2 11:44:57 2022 +0530
Change-Id: I05270b428259c692176ca66818e1ade4dcb24fe1
Original commit hash: f1b30c00c65da19b83d23a27a36ed709ab83c74e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 125801c418ca9ae7ebcc50d70b7a9f794f5a5800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:23 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch update to version 0x28 for ADL C0

[Feature Description]
[ADL-S]Microcode patch update to version 0x28 for ADL C0

[Resolution]
[ADL-S]Microcode patch update to version 0x28 for ADL C0

Package/Module:
Microcode/m_07_90672_00000026

[Impacted Platform]
ADL-S

Hsd-es-id: 15012247686
Original commit date: Wed Nov 2 12:50:29 2022 +0800
Change-Id: Ie1717dd1b2f5468b8031365ea9ef5bb470b72060
Original commit hash: 23e3cb0235a258ebf50a6fcf4919d2a477ad70ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 584e82f0998cf01289536a3fa63c58e46904bdc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:21 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.108

Hsd-es-id: N/A
Original commit date: Tue Nov 1 22:35:37 2022 -0700
Original commit hash: 95774011a467192f6891a27644825fd0103143ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67439393c27b3f8fa86368dc063a8ed71ff98e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:14 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3452_00

(cherry picked from commit eb75ef978fb0574f1fc8fd587c6f7493b9707799)

Tue Nov 1 08:47:19 2022 -0700
Original commit date: Tue Nov 1 08:47:19 2022 -0700
Original commit hash: edea7c512d15579d094f405413bf8b5298ad4910

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8dcf58ad943e0f6f6503602f64c968ce7a9ff3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:12 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 160

(cherry picked from commit a58b200141267d1b076f73d7fe5ebc0f00e61230)

Tue Nov 1 01:23:13 2022 -0700
Original commit date: Tue Nov 1 01:23:13 2022 -0700
Original commit hash: d342c8e63d7569d3f8c6dbc070d47ab838c80c5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 33ef22e07281654e7bfaa83a6d825edaed3d9513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:10 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Add unused Gpp for RPL-HX Update

[Feature Description]
Adding new unused GPP according to new version of platform mapping sheet

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011781859
Original commit date: Tue Nov 1 14:34:00 2022 +0800
Change-Id: Id13a7beb77fbed7eff16e2334e448b3aaa3807f6
Original commit hash: 400bc0de959f9abbc5e687336cc6c17c87d2d4c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: efe602525d1f7965de5684766080f74bbe6dc1f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:07 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3451_00

(cherry picked from commit 741f738f50e08d09356baede836e1eacbb772ea0)

Mon Oct 31 08:47:23 2022 -0700
Original commit date: Mon Oct 31 08:47:23 2022 -0700
Original commit hash: 3d455f10f858bc9f0f23192013995de0f26def95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 60db340891975d96c9002fe60cbde005fabdf0bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:05 2023 +0800 
-------------------------------------------------------------------------------- 
[Catlow] Fix implicit sign extension CreateDefaultFvidTable()

[Issue Description]
Fix implicit sign extension calculation
in CreateDefaultFvidTable()

[Resolution]
Fix implicit sign extension calculation
in CreateDefaultFvidTable()

Package/Module: C1S/PeiCpuPowerMgmtLib

[Impacted Platform]
ALL

Hsd-es-id: 16018558738
Original commit date: Mon Oct 24 15:37:44 2022 +0800
Change-Id: I95e52fc7e2eb7f0c86b1e358eda638fd9b7fc51f
Original commit hash: 7aa707f0faf2635d04944a48d7918c06c09058ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 893d9f66624decc55f8a13ec2cbc46454b14be0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:02 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Add USB port and OC mapping

[Feature Description]
System BIOS shall add USB port and OC mapping for RPL-HX Update redesign RVP

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012155328
Original commit date: Mon Oct 24 10:44:56 2022 +0800
Change-Id: Ic675ee0d81ba41dbf32f23f6110abf02ecc34e3b
Original commit hash: d0abac4562641fcd3358af05f008b588c8f32795

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 5a8a3e46261c8fdbb069ac017b3c2983b4ec2e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:46:00 2023 +0800 
-------------------------------------------------------------------------------- 
[Catlow] Fix KW issue

[Issue Description]
Fix KW issue

[Resolution]
should ASSERT_EFI_ERROR (Status) to check return value.

Package/Module: Product/SiInit

[Impacted Platform]
ALL

Hsd-es-id: 16018600090
Original commit date: Mon Oct 24 15:18:00 2022 +0800
Change-Id: Ieb89ac58260b9708802a2aed9cb14103e057add4
Original commit hash: 35bcc7843f945dab3a8126b96819b5265575815d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 9f2675389b98fc7c299145f54a0f72b63e67f4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:58 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 159

(cherry picked from commit 06b228fe0e74b3c0ffb1b4cf8d4c6c0426f26c9c)

Mon Oct 31 01:27:38 2022 -0700
Original commit date: Mon Oct 31 01:27:38 2022 -0700
Original commit hash: 47af26c3b66b9bbb0622db44227347c11bc0f8da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8c990b1574c4f20d53d10e746ecc864a7702760d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:56 2023 +0800 
-------------------------------------------------------------------------------- 
Correct a value of DMAR table revision

[Issue Description]
DMAR table revision is set to '2', but according to the VT-d
architecture specification it must be set to '1'.

[Resolution]
Change a value of EFI_ACPI_DMAR_TABLE_REVISION from '2' to '1' to be
consistent with the VT-d architecture specification.

Package/Module:
C1S/Fru/AdlCpu/IncludePrivate/DmaRemappingTable.h

[Impacted Platform]
ALL

Hsd-es-id: 18024966555
Original commit date: Fri Oct 28 17:46:56 2022 +0200
Original commit hash: 64bb74816e1881ae962f689107b3b2fedc0ccf3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/DmaRemappingTable.h

================================================================================ 
Commit: bcad3fea3dd86d3ed33ed493e1aff4c4f0221463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:54 2023 +0800 
-------------------------------------------------------------------------------- 
[RPLSBGA] Fix CATERROR while connecting DG2 card

[Issue Description]
Observed caterror while connecting DG2 card and load to OS PostCode stuck at 0A02

[Resolution]
PCIe sequence of Power to perst has been taken care in RVP
hence no additional BIOS delay required for PERST to meet 100ms requirement.
Remove PERST toggling in Early pre mem phase.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-SBGA DDR5

Hsd-es-id: 16018587456
Original commit date: Mon Oct 17 22:01:28 2022 +0800
Change-Id: I2284f71089ba1f5c7c0726203c8435b10e503e6b
Original commit hash: 7ce57373aa1263dc9af95e9e6876253f03abc31a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h

================================================================================ 
Commit: 1d8044413889b5d861d2f72d0e20d789bdc51882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:52 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xC

[Feature Description]
Add uCode m_c0_b06a2_0000410c.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Oct 28 09:24:29 2022 +0800
Change-Id: I5193f4d2daddd46b04bbc345c9178628424d497f
Original commit hash: 27795356471653d1fe725ecbf24689b5acff7b1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c096ab9189b41441f33908e3e15fa1989a24ee3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:48 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3447_00

(cherry picked from commit 70ba51810b523f8c763b4670de4c12df1524ad0d)

Sun Oct 30 08:46:39 2022 -0700
Original commit date: Sun Oct 30 08:46:39 2022 -0700
Original commit hash: 9b198f8f853aba18e6152a01becca0e5007b1318

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c25d3f7842cb03091b0b32ad3a2b6904168ad36a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:46 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 158

(cherry picked from commit 2144d2553c8b828c3d581d22c2ab9be15eaaf688)

Sun Oct 30 01:22:33 2022 -0700
Original commit date: Sun Oct 30 01:22:33 2022 -0700
Original commit hash: c2c7962a7c8793c2c56b020641bb58dc0f4cd61d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 203a91e09d382c82d2074737dbff0d45efd1fbdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:43 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3446_00

(cherry picked from commit 9ac0397acfaae407e3b4a653062db4b251ffadca)

Sat Oct 29 08:46:58 2022 -0700
Original commit date: Sat Oct 29 08:46:58 2022 -0700
Original commit hash: bc6b5b09c42ecf9cd2c7e3742bedb9d3b08d7295

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7db77ffb05ef7235bd19735106d9be0b4d892b75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:41 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 157

(cherry picked from commit 6aa8078ff47136c3bec82528edf353b4cf7ece76)

Sat Oct 29 01:25:30 2022 -0700
Original commit date: Sat Oct 29 01:25:30 2022 -0700
Original commit hash: 8442746077161ee0f07d65e9fe5ffb6ccc68f5c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07f697a68aff3e4587eac695a7f1bead41fd895a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:39 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.107

Hsd-es-id: N/A
Original commit date: Sat Oct 29 05:34:34 2022 +0800
Original commit hash: b6ec79d8bd51ff41f25ce55351a234d63ee22f8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81ea4b762c3c9d6194374c588b9287782176ee87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:36 2023 +0800 
-------------------------------------------------------------------------------- 
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Feature Description]
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Impacted Area]
DDR5 2DPC Margin when SAGV disabled

[Register Impacted]
DRAM

Hsd-es-id: 22016089295
Original commit date: Mon Apr 18 01:18:51 2022 +0800
Change-Id: I3b57e4ff6baf85d682cdccc0d5434d783e0d51bf
Original commit hash: 261daef5816fa867e8ae31b82774e6ff8a3e5ccf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0ba2e2c65b27459801d1f8590fe802273085e600 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:33 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3445_00

(cherry picked from commit 7f219be8ee54634b2f17f8f99ed4a94116a08fc9)

Fri Oct 28 08:46:47 2022 -0700
Original commit date: Fri Oct 28 08:46:47 2022 -0700
Original commit hash: 761119e1e1fd8c0eb14aac73a5eb22d1e2379409

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8501bb96b3daa81f143a498880f87cbb8447c2de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:30 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 156

(cherry picked from commit 2f4eea4ed213513643dc7b080c3f497999b3f201)

Fri Oct 28 01:26:39 2022 -0700
Original commit date: Fri Oct 28 01:26:39 2022 -0700
Original commit hash: c5a864f101415c9e8444e0b67fb1cef6e433dc13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6bd59b7b1a5212f829354e03a5e682215700b64d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:28 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Power meter Support

[Feature Description]
Power Meter PAC195x BIOS must to be enabled for RPL-Hx Update
for measuring the power rails

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011781895
Original commit date: Fri Oct 28 14:23:37 2022 +0800
Change-Id: I9250b094a2a603d90621d92e4fd5649c92a919fb
Original commit hash: ba4943a5c96856b37886b6eee6cbec4727937956

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: bcdaed78c266be6001b1c1b8a2a1f60f7861910c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:26 2023 +0800 
-------------------------------------------------------------------------------- 
Remove PERST toggling in Early pre mem

[Feature Description]
PCIe sequence of Power to PERST has been taken care in RVP
Hence no additional BIOS delay required
for PERST to meet 100ms requirement.
Remove PERST toggling in Early pre mem phase except dTBT slot.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-Hx

Hsd-es-id: 15012209581
Original commit date: Thu Oct 27 16:43:38 2022 +0800
Change-Id: I3d51f288afc0f8449599d5d5d67d9a04f2261359
Original commit hash: 60882b3c5909fc8c6fa494e21075789e6baa0d49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h

================================================================================ 
Commit: 14491e0129f1a7a4a59091eeaf0cfe573a73387c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:24 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix the errors flagged by static analysis tool (CodeQL)

[Issue Description]
Fix the errors flagged by static analysis tool

[Resolution]
fix following errors queried by tool
cpp/comparison-with-wider-type
cpp/conditionallyuninitializedvariable
cpp/infiniteloop
cpp/likely-bugs/memory-management/v2/conditionally-uninitialized-variable
cpp/unguardednullreturndereference

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15012058216
Original commit date: Wed Oct 5 17:48:12 2022 +0800
Change-Id: I4d0cc5006eaf3db843dffc754b806d9e5208c984
Original commit hash: 4e9c00d99735280e9300ea48cecf3d2369b75d14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: e539aeb2fd9834e44e2c6644062925ddc29bafe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:17 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3444_00

(cherry picked from commit 0b638b7d2604f7e82d4b66a3d5785bb8e35c0fa4)

Thu Oct 27 08:46:53 2022 -0700
Original commit date: Thu Oct 27 08:46:53 2022 -0700
Original commit hash: e1b49469e1a93430a3a8308e9bdb7c83b28cb663

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90af5276be7a2130718c5f3213bc1ef46b4f94b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:15 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 155

(cherry picked from commit 3057c66ed95588b0ee5c90fab89d4854619dea09)

Thu Oct 27 01:53:31 2022 -0700
Original commit date: Thu Oct 27 01:53:31 2022 -0700
Original commit hash: 371ef91469537bc0b994d45fae29361392678ea7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 29785c76d3751e7ab6346ea4706a78529dc658f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:13 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.106

Hsd-es-id: N/A
Original commit date: Thu Oct 27 12:19:07 2022 +0800
Original commit hash: 987e53dbfdf2c9e13a6b5fae6d2c299fe5b08818

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36949de5eedb0c01908ee5e6a80e06be7e039780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:11 2023 +0800 
-------------------------------------------------------------------------------- 
2DPC 1R1R low margin fix for udimm 8GB

[Feature Description]
2DPC 1R1R low margin fix for udimm 8GB

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016081096
Original commit date: Wed Aug 17 23:00:58 2022 +0800
Change-Id: I497e5fa3195fca2a0cefcfde691f5afbb44b47d6
Original commit hash: 9a6e55c72499f74dc79625ceae72c4d55739bb6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f68e8374fd634eff041fcd6b06fca08f8c2156d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:08 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.105

Hsd-es-id: N/A
Original commit date: Thu Oct 27 06:34:59 2022 +0800
Original commit hash: 3e6ad4c7f5b45d16aa5aaabea89547bfbb4431d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c5e8bcff07d0a90ab62b221ec36c732baf81c9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:05 2023 +0800 
-------------------------------------------------------------------------------- 
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean.

[Feature Description]
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean. It's only for Txt Clean flow.
Clear the sticky scratchpad bit SSKPD_PCU_SKPD_MRC_RUNNING to indicate that MRC is finished, so that we can run Fast flow on the next boot

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012208596
Original commit date: Fri Sep 30 01:45:51 2022 +0800
Change-Id: I2c06eadebd993c8e52c2cc64db6cb29b43303c92
Original commit hash: 00f687a33d05b8c0f70a94b7a94c52e4c1aa8735

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 4af60c7b4cf781c9b50ac7fe873fc04bf5f6667b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:03 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3443_00

(cherry picked from commit 72100fb1207df59139c78ad06115e77e659f386b)

Wed Oct 26 08:46:51 2022 -0700
Original commit date: Wed Oct 26 08:46:51 2022 -0700
Original commit hash: de0914b3db72a6d9fddf159fc92168ccb47d3b67

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44a8fc9614b4304991fd5e5f513033425a34a923 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:45:01 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 154

(cherry picked from commit 85d191a4a56d6e96643c3c58a6e765b3c5866366)

Wed Oct 26 01:23:35 2022 -0700
Original commit date: Wed Oct 26 01:23:35 2022 -0700
Original commit hash: 8398cbdccea66d1cf0817f0d3497d428bed86f86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 703fd1e07f7f9442d137c66dc5dc2b69e2f49c95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:59 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Add RTD3 support for RPL-HX Update RVP

[Feature Description]
System BIOS shall support RTD3 of RPL-HX Update redesign RVP.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011843306
Original commit date: Thu Oct 13 17:19:40 2022 +0800
Change-Id: Ie85ac2b692f992cfd8f28efffeeb069b6e41a7df
Original commit hash: 2498eba564eb8fdf49d265950920506b11cb63c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 901d8bf4ed183092f22dd8821ce83b86c749c987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:54 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3442_00

(cherry picked from commit c9fda0086c6214ddbad0c32e2591ccfd87ae8e39)

Tue Oct 25 08:46:52 2022 -0700
Original commit date: Tue Oct 25 08:46:52 2022 -0700
Original commit hash: ebd5f6cb3df7f6c5175777943b26debda95c8d6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 114925e1de51f1bdb6a18e244531a4f68f07ea92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:52 2023 +0800 
-------------------------------------------------------------------------------- 
[SPS][Catlow] Fix for setting P-States

[Issue Description]
P-States are not changed after request from NM

[Resolution]
- Added HECI devices to DSDT table
- Fixed HECI ACPI driver
- Moved PETE object update to CpuSsdt table
-- P-States support indication next to Cpu0Ist table load
-- T-States support indication next to Cpu0Tst table load
- Removed local DbgTrace method and used ADBG instead

Package/Module:
CatlowBoardPkg
CatlowPlatSamplePkg
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024487902
Original commit date: Wed Oct 19 11:44:55 2022 +0200
Change-Id: I66956b5c14432592c3d9a9d1ded3cf6d7236fea3
Original commit hash: a30ae1bbf50a0ed1fd7f42e6a60f2b2c9751c9e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: 872aaa6db20ab86a97442d481e9fa66ea98e5de9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:50 2023 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 153

(cherry picked from commit 8762b3c3292ab9e6faedbc208e76481055033e49)

Tue Oct 25 01:23:10 2022 -0700
Original commit date: Tue Oct 25 01:23:10 2022 -0700
Original commit hash: f6aec17635aef0fc4504f9624178c32203d9809e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: df85c0089a1cb925231a0e973987246740681261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xB

[Feature Description]
Add uCode m_c0_b06a2_0000410b.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Tue Oct 25 08:55:50 2022 +0800
Change-Id: I94bd1c467692d6d096714d813211b24537b0c9bd
Original commit hash: 0546cce715a1a84fc9135614efd988993312b16f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1d6847b4d578348eec3be44f08658d1e22935c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:46 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.104

Hsd-es-id: N/A
Original commit date: Tue Oct 25 11:25:33 2022 +0800
Original commit hash: bdc0a04ae09f6bb74ebf9e6ba264df972dd27cdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: baa7cbdcd0134351b3890e4a8d6b53a28fddc0f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:44 2023 +0800 
-------------------------------------------------------------------------------- 
DYNBoost setupmenu enabled by xmlcli.

[Feature Description]
Create DynBoost menu for TPG ACPI Object parameters, and set disable
as default which can be enabled by xmlcli.

Package/Module:
BoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011944389
Original commit date: Tue Oct 25 10:33:12 2022 +0800
Change-Id: I909ce4d1fec3081761153ebe967036de4e7d3311
Original commit hash: 4cbfef215c3f0e83b4baad9c443b0f3b48e1c095

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf

================================================================================ 
Commit: 59c3e0763ee1b3e82b1631f03bbb27b94fae85f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:41 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Skip power on and delay for KeemBay

[Feature Description]
KeemBay device require to resume from D3 state to
D0 within 250ms. During D3 and D0 state the full
card power off pin should be always high. So the
put full card power pin to high and the 100ms
delay between de-assert PERST can be removed to
support the short latency requirement.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P.

Hsd-es-id: 15012086683
Original commit date: Tue Oct 18 12:56:13 2022 +0800
Change-Id: I2cf36dedf7bd2f857545984202346ffce9546abe
Original commit hash: 6be37a56f6cb15ac0e24ed8dd14a26d05356140d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: d8f3870501b719724a4281972f2522fdec3a7bc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 30 10:44:39 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 3441_00

[Issue Description]
Revert the BIOS version to 3441_00

[Resolution]
Update the BIOS version to 3441_00

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Fri Feb 24 14:28:29 2023 +0800
Change-Id: If7edb1051d7ce2ddd7b9779c995eb7790cd6ca0c
Original commit hash: 99e7e1e296f7500cd41083a7f75c6c72ba4ea563

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpKeemBayDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3Br.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeFspPkg/Upd/UpdList/FSPM.txt
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c
AlderLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Capabilities.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigSpace.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4RouterDefs.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCoreLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4ProtocolsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/Include/CnvVariables.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver1/HostBridgeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcPmicRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPmic.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_crc32.h
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
Features/BluetoothPkg/HidKbDxe/KeyBoard.c
