Warning: Design 'core' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : core
Version: T-2022.03-SP3
Date   : Mon Jun  5 18:07:18 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.21
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         22
  Hierarchical Port Count:       3070
  Leaf Cell Count:               1761
  Buf/Inv Cell Count:             369
  Buf Cell Count:                  45
  Inv Cell Count:                 324
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1374
  Sequential Cell Count:          387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1439.858027
  Noncombinational Area:  1733.255939
  Buf/Inv Area:            208.278001
  Total Buffer Area:            35.91
  Total Inverter Area:         172.37
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3173.113966
  Design Area:            3173.113966


  Design Rules
  -----------------------------------
  Total Number of Nets:          3075
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.38
  Mapping Optimization:                0.57
  -----------------------------------------
  Overall Compile Time:                3.88
  Overall Compile Wall Clock Time:     3.48

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
