
*** Running vivado
    with args -log zed_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source zed_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source zed_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.cache/wt [current_project]
# set_property parent.project_path /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_property ip_repo_paths {
#   /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo
#   /opt/Xilinx/SDSoC/2014.4/data/ip/xilinx
# } [current_project]
# add_files /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/constraints/mmult_accel_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/zed_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/zed_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/zed_s00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/zed_s00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/zed_m00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/zed_m01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/zed_s00_regslice_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/zed_s01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/zed_s01_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/zed_s02_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/zed_s02_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/zed_m00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/zed_m00_regslice_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/zed_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/zed_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_mmu_0/zed_s02_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_mmu_0/zed_s01_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_mmu_0/zed_s00_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed_ooc.xdc]
# set_property is_locked true [get_files /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd]
# read_verilog -library xil_defaultlib /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file zed_wrapper.hwdef }
# synth_design -top zed_wrapper -part xc7z020clg484-1
Command: synth_design -top zed_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1058.051 ; gain = 224.559 ; free physical = 6833 ; free virtual = 22188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zed_wrapper' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:78]
INFO: [Synth 8-638] synthesizing module 'zed' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2503]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'zed_acp_axcache_0x3_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0x3_0/sim/zed_acp_axcache_0x3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (3#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'zed_acp_axcache_0x3_0' (4#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0x3_0/sim/zed_acp_axcache_0x3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zed_acp_axcache_0xF_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0xF_0/sim/zed_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (4#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'zed_acp_axcache_0xF_0' (5#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0xF_0/sim/zed_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zed_axi_interconnect_M_AXI_GP0_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3382]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_GOZ98I' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:658]
INFO: [Synth 8-638] synthesizing module 'zed_m00_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/synth/zed_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (6#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (7#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (7#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (7#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (7#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (8#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (9#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_regslice_0' (10#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/synth/zed_m00_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zed_m00_regslice_0' requires 40 connections, but only 38 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:817]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_GOZ98I' (11#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:658]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1QMTN2F' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:858]
INFO: [Synth 8-638] synthesizing module 'zed_m01_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/synth/zed_m01_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (11#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (11#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (11#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (11#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m01_regslice_0' (12#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/synth/zed_m01_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'zed_m01_regslice_0' requires 40 connections, but only 37 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1013]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1QMTN2F' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:858]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_15ENQ9K' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1053]
INFO: [Synth 8-638] synthesizing module 'zed_auto_pc_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/synth/zed_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (14#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (15#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (17#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (18#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (19#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (19#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (20#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (21#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (22#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (22#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (22#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (24#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (25#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zed_auto_pc_0' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/synth/zed_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_s00_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/synth/zed_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' (27#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_data_fifo_0' (28#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/synth/zed_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_s00_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/synth/zed_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (28#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (28#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (28#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (28#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (28#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_regslice_0' (29#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/synth/zed_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_15ENQ9K' (30#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1053]
INFO: [Synth 8-638] synthesizing module 'zed_xbar_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/synth/zed_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (31#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (32#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (33#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (33#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (34#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (35#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (35#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (37#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (38#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (39#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zed_xbar_0' (40#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/synth/zed_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_axi_interconnect_M_AXI_GP0_0' (41#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3382]
INFO: [Synth 8-638] synthesizing module 'zed_axi_interconnect_S_AXI_ACP_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3932]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_2RBICA' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:12]
INFO: [Synth 8-638] synthesizing module 'zed_auto_pc_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/synth/zed_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (42#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (43#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (44#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (45#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (46#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (47#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (48#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (49#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (50#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (51#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (52#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (53#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (54#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (55#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (56#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (57#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (58#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (59#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (61#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (62#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (64#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (65#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (65#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zed_auto_pc_1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/synth/zed_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_m00_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/synth/zed_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12668]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12669]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12670]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (67#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (67#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (67#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (67#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (68#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (68#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (68#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (68#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (68#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (70#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (71#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (72#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (72#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (72#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (73#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (74#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (75#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (76#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_data_fifo_0' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/synth/zed_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_m00_regslice_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/synth/zed_m00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_regslice_1' (79#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/synth/zed_m00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_2RBICA' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_18MZ0KG' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1539]
INFO: [Synth 8-638] synthesizing module 'zed_auto_us_df_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/synth/zed_auto_us_df_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:54]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized3' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
WARNING: [Synth 8-3848] Net WR_END_OF_PACKET_I in module/entity input_blk__parameterized5 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:3989]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:454]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1252]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo' (82#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (82#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer_pktfifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:55]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized0' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized0' (83#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
WARNING: [Synth 8-3848] Net WR_END_OF_PACKET_I in module/entity input_blk__parameterized6 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:3989]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized7' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:548]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:708]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:906]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1003]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1049]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:755]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:952]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer_pktfifo' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:55]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (85#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (86#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'zed_auto_us_df_0' (87#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/synth/zed_auto_us_df_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zed_auto_us_df_0' requires 72 connections, but only 70 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1860]
INFO: [Synth 8-638] synthesizing module 'zed_s00_regslice_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/synth/zed_s00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (87#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (87#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (87#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_regslice_1' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/synth/zed_s00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_18MZ0KG' (89#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1539]
INFO: [Synth 8-638] synthesizing module 'zed_s00_mmu_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_mmu_0/synth/zed_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_top' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_addr_decoder' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_addr_decoder' (90#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_decerr_slave' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:225]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_decerr_slave' (91#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (91#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (91#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (91#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' (91#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_top' (92#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_mmu_0' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_mmu_0/synth/zed_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_YT786D' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2006]
INFO: [Synth 8-638] synthesizing module 'zed_s01_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/synth/zed_s01_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized0' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized5' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized8' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized8' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_data_fifo_0' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/synth/zed_s01_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'zed_s01_data_fifo_0' requires 34 connections, but only 33 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2164]
INFO: [Synth 8-638] synthesizing module 'zed_s01_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/synth/zed_s01_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_regslice_0' (95#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/synth/zed_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_YT786D' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2006]
INFO: [Synth 8-638] synthesizing module 'zed_s01_mmu_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_mmu_0/synth/zed_s01_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_top__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized0' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_top__parameterized0' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_mmu_0' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_mmu_0/synth/zed_s01_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1HH6I97' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2235]
INFO: [Synth 8-638] synthesizing module 'zed_s02_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/synth/zed_s02_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized9' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized9' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_data_fifo_0' (98#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/synth/zed_s02_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's02_data_fifo' of module 'zed_s02_data_fifo_0' requires 40 connections, but only 39 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2420]
INFO: [Synth 8-638] synthesizing module 'zed_s02_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/synth/zed_s02_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' (98#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' (98#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_regslice_0' (99#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/synth/zed_s02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1HH6I97' (100#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2235]
INFO: [Synth 8-638] synthesizing module 'zed_s02_mmu_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_mmu_0/synth/zed_s02_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_top__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:225]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized1' (100#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized12' (100#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_top__parameterized1' (100#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_mmu_0' (101#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_mmu_0/synth/zed_s02_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/synth/zed_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (101#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (101#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (101#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (102#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (103#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (104#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (106#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized13' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (109#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (109#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (110#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (110#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zed_xbar_1' (111#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/synth/zed_xbar_1.v:57]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4941]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (192) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4958]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4959]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4961]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4962]
WARNING: [Synth 8-350] instance 'xbar' of module 'zed_xbar_1' requires 78 connections, but only 76 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4891]
INFO: [Synth 8-256] done synthesizing module 'zed_axi_interconnect_S_AXI_ACP_0' (112#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3932]
INFO: [Synth 8-638] synthesizing module 'zed_axis_rtr_datamover_0_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:125]
INFO: [Synth 8-3491] module 'axi_stream_router' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:12' bound to instance 'U0' of component 'axi_stream_router' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_stream_router__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:278]
WARNING: [Synth 8-506] null port 'M_AXIS_0_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:71]
WARNING: [Synth 8-506] null port 'M_AXIS_0_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:72]
WARNING: [Synth 8-506] null port 'M_AXIS_0_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:73]
WARNING: [Synth 8-506] null port 'M_AXIS_1_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:83]
WARNING: [Synth 8-506] null port 'M_AXIS_1_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:84]
WARNING: [Synth 8-506] null port 'M_AXIS_1_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:85]
WARNING: [Synth 8-506] null port 'M_AXIS_2_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:95]
WARNING: [Synth 8-506] null port 'M_AXIS_2_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:96]
WARNING: [Synth 8-506] null port 'M_AXIS_2_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:97]
WARNING: [Synth 8-506] null port 'M_AXIS_3_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:107]
WARNING: [Synth 8-506] null port 'M_AXIS_3_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:108]
WARNING: [Synth 8-506] null port 'M_AXIS_3_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:109]
WARNING: [Synth 8-506] null port 'M_AXIS_4_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:119]
WARNING: [Synth 8-506] null port 'M_AXIS_4_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:120]
WARNING: [Synth 8-506] null port 'M_AXIS_4_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:121]
WARNING: [Synth 8-506] null port 'M_AXIS_5_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:131]
WARNING: [Synth 8-506] null port 'M_AXIS_5_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:132]
WARNING: [Synth 8-506] null port 'M_AXIS_5_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:133]
WARNING: [Synth 8-506] null port 'M_AXIS_6_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:143]
WARNING: [Synth 8-506] null port 'M_AXIS_6_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:144]
WARNING: [Synth 8-506] null port 'M_AXIS_6_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:145]
WARNING: [Synth 8-506] null port 'M_AXIS_7_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:155]
WARNING: [Synth 8-506] null port 'M_AXIS_7_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:156]
WARNING: [Synth 8-506] null port 'M_AXIS_7_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:157]
WARNING: [Synth 8-506] null port 'S_AXIS_0_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:187]
WARNING: [Synth 8-506] null port 'S_AXIS_0_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:188]
WARNING: [Synth 8-506] null port 'S_AXIS_0_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:189]
WARNING: [Synth 8-506] null port 'S_AXIS_1_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:199]
WARNING: [Synth 8-506] null port 'S_AXIS_1_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:200]
WARNING: [Synth 8-506] null port 'S_AXIS_1_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXIS_2_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:211]
WARNING: [Synth 8-506] null port 'S_AXIS_2_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:212]
WARNING: [Synth 8-506] null port 'S_AXIS_2_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:213]
WARNING: [Synth 8-506] null port 'S_AXIS_3_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:223]
WARNING: [Synth 8-506] null port 'S_AXIS_3_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:224]
WARNING: [Synth 8-506] null port 'S_AXIS_3_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:225]
WARNING: [Synth 8-506] null port 'S_AXIS_4_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:235]
WARNING: [Synth 8-506] null port 'S_AXIS_4_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:236]
WARNING: [Synth 8-506] null port 'S_AXIS_4_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:237]
WARNING: [Synth 8-506] null port 'S_AXIS_5_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:247]
WARNING: [Synth 8-506] null port 'S_AXIS_5_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:248]
WARNING: [Synth 8-506] null port 'S_AXIS_5_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:249]
WARNING: [Synth 8-506] null port 'S_AXIS_6_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:259]
WARNING: [Synth 8-506] null port 'S_AXIS_6_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:260]
WARNING: [Synth 8-506] null port 'S_AXIS_6_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:261]
WARNING: [Synth 8-506] null port 'S_AXIS_7_TID' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:271]
WARNING: [Synth 8-506] null port 'S_AXIS_7_TDEST' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:272]
WARNING: [Synth 8-506] null port 'S_AXIS_7_TUSER' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:273]
INFO: [Synth 8-638] synthesizing module 'splitter_ctrl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:61]
WARNING: [Synth 8-506] null port 'm_axis_tid' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:54]
WARNING: [Synth 8-506] null port 'm_axis_tdest' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:55]
WARNING: [Synth 8-506] null port 'm_axis_tuser' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:56]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:260]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:261]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:262]
WARNING: [Synth 8-3848] Net m_axis_tstrb in module/entity splitter_ctrl does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:51]
WARNING: [Synth 8-3848] Net none in module/entity splitter_ctrl does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'splitter_ctrl' (113#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:61]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:424]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:425]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:426]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:427]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:428]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:429]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:430]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:431]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:433]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:434]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:435]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:436]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:437]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:438]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:439]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:440]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:442]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:443]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:444]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:445]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:446]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:447]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:448]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:449]
INFO: [Synth 8-638] synthesizing module 'combiner_ctrl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:71]
WARNING: [Synth 8-506] null port 's_axis_tid' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:50]
WARNING: [Synth 8-506] null port 's_axis_tdest' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:51]
WARNING: [Synth 8-506] null port 's_axis_tuser' ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:52]
INFO: [Synth 8-638] synthesizing module 'lru_arbiter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/lru_arbiter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'priority_one_hot' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:30]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:39]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:49]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:49]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:49]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:49]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:49]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:49]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'priority_one_hot' (114#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/priority_one_hot_patch.vhd:30]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_v6_s6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:40]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-113] binding component instance 'MUX_I' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_v6_s6' (115#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/mux_onehot_v6_s6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'lru_arbiter' (116#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/lru_arbiter.vhd:38]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:201]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:202]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:203]
WARNING: [Synth 8-3848] Net none in module/entity combiner_ctrl does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'combiner_ctrl' (117#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:71]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:565]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:574]
WARNING: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:583]
WARNING: [Synth 8-3848] Net none in module/entity axi_stream_router__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_router__parameterized0' (118#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:278]
WARNING: [Synth 8-3848] Net M_AXIS_0_TID in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:178]
WARNING: [Synth 8-3848] Net M_AXIS_0_TDEST in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:179]
WARNING: [Synth 8-3848] Net M_AXIS_0_TUSER in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:180]
WARNING: [Synth 8-3848] Net M_AXIS_1_TID in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:189]
WARNING: [Synth 8-3848] Net M_AXIS_1_TDEST in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:190]
WARNING: [Synth 8-3848] Net M_AXIS_1_TUSER in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'zed_axis_rtr_datamover_0_0' (119#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:125]
WARNING: [Synth 8-350] instance 'axis_rtr_datamover_0' of module 'zed_axis_rtr_datamover_0_0' requires 61 connections, but only 58 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3002]
INFO: [Synth 8-638] synthesizing module 'zed_datamover_0_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/synth/zed_datamover_0_0.vhd:170]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/synth/zed_datamover_0_0.vhd:440]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_cdc_sync' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_cdc_sync' (120#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (121#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (122#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (123#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (124#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (125#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (126#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:259]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:268]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:269]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (127#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (128#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (129#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:301]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:261]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:291]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:300]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:304]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:322]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized5' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized10' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized10' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (131#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (132#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (133#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:233]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (135#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (136#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (137#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:329]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:330]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:331]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:332]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:345]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:349]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (139#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (140#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (141#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (142#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (143#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (144#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (145#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (146#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (146#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (147#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (148#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (149#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:342]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (150#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (151#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (153#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (154#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (154#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (155#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (157#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (158#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (159#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (159#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (159#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (159#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (160#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (161#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (162#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (163#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (164#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (166#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (167#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (168#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (168#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (168#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (168#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (169#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (170#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (171#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (172#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (172#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (173#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (174#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (176#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized7' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized2' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized4' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (180#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (181#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (182#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (182#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (182#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized6' (182#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized11' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized11' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (185#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:952]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (186#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (187#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (188#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1430]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1484]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1539]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1594]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1649]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1704]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1759]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (189#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (190#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (192#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (193#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (193#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (193#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (193#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (193#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:981]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1462]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1517]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1572]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1627]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1682]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1737]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1792]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (195#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (196#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (197#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (197#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (197#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (197#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (197#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (198#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (199#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized10' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized3' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized5' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized7' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized12' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized12' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized9' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized15' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized13' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized13' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (201#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (201#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (202#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (203#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (204#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (205#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (206#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (207#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'zed_datamover_0_0' (208#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/synth/zed_datamover_0_0.vhd:170]
WARNING: [Synth 8-350] instance 'datamover_0' of module 'zed_datamover_0_0' requires 106 connections, but only 97 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3061]
INFO: [Synth 8-638] synthesizing module 'zed_mmult_accel_0_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_0/synth/zed_mmult_accel_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mmult_accel' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:95]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_a_buf_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_a_buf_0_ram' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_a_buf_0.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_a_buf_0.v:25]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_a_buf_0_ram' (209#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_a_buf_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_a_buf_0' (210#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_ap_fadd_7_full_dsp_32' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/ip/mmult_accel_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/ip/mmult_accel_ap_fadd_7_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (211#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (211#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (213#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (217#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (217#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (217#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (217#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (217#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (217#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (218#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (218#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (218#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (218#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (218#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (219#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (219#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (219#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (220#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (222#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (223#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (224#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (225#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (225#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (225#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (226#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (227#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_ap_fadd_7_full_dsp_32' (228#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/ip/mmult_accel_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp' (229#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_ap_fmul_3_max_dsp_32' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/ip/mmult_accel_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/ip/mmult_accel_ap_fmul_3_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (229#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (229#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (229#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (229#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (229#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (230#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized82' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized82' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (231#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (232#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized84' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized84' (232#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (232#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' (232#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (232#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (232#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (233#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (234#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (235#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (236#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (236#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (236#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_ap_fmul_3_max_dsp_32' (237#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/ip/mmult_accel_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp' (238#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel' (239#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12]
INFO: [Synth 8-256] done synthesizing module 'zed_mmult_accel_0_0' (240#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_0/synth/zed_mmult_accel_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_mmult_accel_0_if_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/synth/zed_mmult_accel_0_if_0.vhd:131]
INFO: [Synth 8-3491] module 'axis_accelerator_adapter' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:147' bound to instance 'U0' of component 'axis_accelerator_adapter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/synth/zed_mmult_accel_0_if_0.vhd:776]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_core' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_lite_adapter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:191]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:506]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:547]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_addr_reg' and it is trimmed from '13' to '10' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:433]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_adapter' (241#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_cdc_sync' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:248]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:249]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_cdc_sync' (242#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'xd_input_args_module' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_iarg_s2s_adapter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:114]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:312]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt' (243#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'xd_iarg_s2s_adapter' (244#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'xd_input_args_module' (245#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_output_args_module' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-638] synthesizing module 'xd_oarg_s2s_adapter' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:136]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_32_wt' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_32_wt' (246#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt__parameterized0' (246#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:905]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:966]
WARNING: [Synth 8-3848] Net none in module/entity xd_oarg_s2s_adapter does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'xd_oarg_s2s_adapter' (247#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'xd_output_args_module' (248#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-638] synthesizing module 'xd_sync_module' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'async_fifo_dist_wt' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:97]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_dist_wt' (249#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:97]
INFO: [Synth 8-638] synthesizing module 'sync_ap_status' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'sync_ap_status' (250#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'xd_sync_module' (251#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'xd_input_scalars_module' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_scalars_module.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'xd_input_scalars_module' (252#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_scalars_module.vhd:110]
INFO: [Synth 8-638] synthesizing module 'xd_output_scalars_module' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_scalars_module.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'xd_output_scalars_module' (253#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_scalars_module.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_core' (254#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter__parameterized0' (255#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'zed_mmult_accel_0_if_0' (256#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/synth/zed_mmult_accel_0_if_0.vhd:131]
WARNING: [Synth 8-350] instance 'mmult_accel_0_if' of module 'zed_mmult_accel_0_if_0' requires 67 connections, but only 65 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3175]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_0_3' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (257#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_cdc_sync__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_cdc_sync__parameterized0' (257#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (258#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (259#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (260#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (261#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_0_3' (262#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zed_proc_sys_reset_0_3' requires 10 connections, but only 5 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3241]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_1_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_1_0' (263#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zed_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3247]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_2_1' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_2_1' (264#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zed_proc_sys_reset_2_1' requires 10 connections, but only 5 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3255]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_3_2' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_3_2' (265#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zed_proc_sys_reset_3_2' requires 10 connections, but only 5 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3261]
INFO: [Synth 8-638] synthesizing module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (266#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (267#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (268#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (269#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:466]
INFO: [Synth 8-256] done synthesizing module 'zed_ps7_0' (270#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:57]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_ARID' does not match port width (3) of module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3338]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_AWID' does not match port width (3) of module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3350]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_WID' does not match port width (3) of module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3370]
WARNING: [Synth 8-350] instance 'ps7' of module 'zed_ps7_0' requires 120 connections, but only 108 given [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3267]
INFO: [Synth 8-638] synthesizing module 'zed_xlconcat_0' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xlconcat_0/synth/zed_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (271#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'zed_xlconcat_0' (272#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xlconcat_0/synth/zed_xlconcat_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed' (273#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2503]
INFO: [Synth 8-256] done synthesizing module 'zed_wrapper' (274#1) [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:10 ; elapsed = 00:05:11 . Memory (MB): peak = 1611.391 ; gain = 777.898 ; free physical = 6261 ; free virtual = 21628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:12 ; elapsed = 00:05:13 . Memory (MB): peak = 1611.391 ; gain = 777.898 ; free physical = 6261 ; free virtual = 21629
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 973 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U32/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc] for cell 'zed_i/datamover_0/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc] for cell 'zed_i/datamover_0/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc] for cell 'zed_i/datamover_0/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc] for cell 'zed_i/datamover_0/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc] for cell 'zed_i/mmult_accel_0_if'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc] for cell 'zed_i/mmult_accel_0_if'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc] for cell 'zed_i/mmult_accel_0_if'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc] for cell 'zed_i/mmult_accel_0_if'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0_clocks.xdc] for cell 'zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0_clocks.xdc] for cell 'zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  FDE => FDRE: 128 instances
  FDR => FDRE: 60 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2390.855 ; gain = 0.000 ; free physical = 5599 ; free virtual = 20966
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:49 ; elapsed = 00:05:44 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 5595 ; free virtual = 20963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:49 ; elapsed = 00:05:44 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 5595 ; free virtual = 20963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zed_i. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for zed_i/ps7. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for zed_i/xlconcat. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_1. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_2. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_3. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for zed_i/datamover_0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for zed_i/mmult_accel_0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for zed_i/mmult_accel_0_if. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/xbar. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/xbar. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for zed_i/axis_rtr_datamover_0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for zed_i/acp_axcache_0xF. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for zed_i/acp_axcache_0x3. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/m01_couplers/m01_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s02_mmu. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s01_mmu. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s00_mmu. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property DONT_TOUCH = true for zed_i/ps7/inst. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property DONT_TOUCH = true for zed_i/datamover_0/U0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 192).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:50 ; elapsed = 00:05:46 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 5595 ; free virtual = 20963
---------------------------------------------------------------------------------
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:35640]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1219]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo'
ROM "si_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "si_be" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mi_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mi_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mi_be" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "r_state" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:35640]
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "r_state" won't be mapped to RAM because it is too sparse.
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "mst_slot_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "last_status_word" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "dest0" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
ROM "mm2s_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:783]
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:368]
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ip_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it2_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16813]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it3_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16814]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it4_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16815]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it5_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16816]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it6_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16817]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it7_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16818]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it8_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16819]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it9_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:16808]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it2_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17254]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it3_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17255]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it4_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17256]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it5_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17257]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it6_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17258]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it7_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17259]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it8_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17260]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it9_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17261]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it10_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17262]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it11_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17263]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it12_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17264]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it13_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17265]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it14_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17266]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it15_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17267]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it16_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17268]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it17_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17269]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it18_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17270]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it19_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17271]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it20_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17272]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it21_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17273]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it22_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17274]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it23_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17275]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it24_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17276]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it25_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17277]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it26_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17278]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it27_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17279]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it28_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17280]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it29_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17281]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it30_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17282]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it31_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17283]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it32_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17284]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it33_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17285]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it34_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17286]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it35_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17287]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it36_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17288]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it37_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17289]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it38_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17290]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it39_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17291]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it40_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17292]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it41_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17293]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it42_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17294]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it43_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17295]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it44_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17296]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it45_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17297]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it46_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17298]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it47_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17299]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it48_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17300]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it49_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17301]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it50_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17302]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it51_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17303]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it52_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17304]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it53_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17305]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it54_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17306]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it55_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17307]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it56_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17308]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it57_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17309]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it58_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17310]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it59_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17311]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it60_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17312]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it61_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17313]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it62_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17314]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it63_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17315]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it64_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17316]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it65_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17317]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it66_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17318]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it67_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17319]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it68_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17320]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it69_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17321]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it70_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17322]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it71_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17323]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it72_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17324]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it73_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17325]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it74_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17326]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it75_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:17327]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it225_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12056]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr1_reg_1866_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:13948]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_flatten_fu_1544_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten8_fu_1630_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten1_fu_1725_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond1_i_fu_1737_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond1_fu_1642_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_fu_1556_p2" won't be mapped to RAM because it is too sparse.
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "aux1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "aux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "empty_i" won't be mapped to RAM because it is too sparse.
ROM "din_rdy_i" won't be mapped to RAM because it is too sparse.
ROM "ap_cmd_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "input_mask_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "input_mask_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "output_mask_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "run_continous" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
WARNING: [Synth 8-3848] Net WR_END_OF_PACKET_I in module/entity input_blk__parameterized5 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:3989]
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo'
WARNING: [Synth 8-3848] Net WR_END_OF_PACKET_I in module/entity input_blk__parameterized6 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:3989]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-3848] Net m_axis_tstrb in module/entity splitter_ctrl does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:51]
WARNING: [Synth 8-3848] Net none in module/entity splitter_ctrl does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/splitter_ctrl.vhd:58]
WARNING: [Synth 8-3848] Net none in module/entity combiner_ctrl does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/combiner_ctrl.vhd:68]
WARNING: [Synth 8-3848] Net none in module/entity axi_stream_router__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_stream_router_v1_0/2cb0ceaf/hdl/vhdl/axi_stream_router.vhd:275]
WARNING: [Synth 8-3848] Net M_AXIS_0_TID in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:178]
WARNING: [Synth 8-3848] Net M_AXIS_0_TDEST in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:179]
WARNING: [Synth 8-3848] Net M_AXIS_0_TUSER in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:180]
WARNING: [Synth 8-3848] Net M_AXIS_1_TID in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:189]
WARNING: [Synth 8-3848] Net M_AXIS_1_TDEST in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:190]
WARNING: [Synth 8-3848] Net M_AXIS_1_TUSER in module/entity zed_axis_rtr_datamover_0_0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_axis_rtr_datamover_0_0/synth/zed_axis_rtr_datamover_0_0.vhd:191]
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net none in module/entity xd_oarg_s2s_adapter does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:133]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:09 ; elapsed = 00:06:04 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 5602 ; free virtual = 20969
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     35159|
|2     |mmult_accel__GB1 |           1|     22790|
|3     |mmult_accel__GB2 |           1|     17438|
|4     |mmult_accel__GB3 |           1|     25911|
|5     |zed__GCB0        |           1|     40145|
|6     |zed__GCB1        |           1|     11053|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it224_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12049]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it223_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12042]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it222_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12035]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it221_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12028]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it220_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12021]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it219_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12007]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it218_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:12000]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it217_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11993]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it216_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11986]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it215_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11979]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it214_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11972]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it213_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11965]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it212_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11958]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it211_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11951]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it210_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11944]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it209_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11930]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it208_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11923]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it207_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11916]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it206_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11909]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it205_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11902]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it204_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11895]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it203_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11888]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it202_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11881]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it201_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11874]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it200_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11867]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it199_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11853]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it198_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11846]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it197_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11839]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it196_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11832]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it195_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11825]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it194_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/227fc7b3/hdl/verilog/mmult_accel.v:11818]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ROM "exitcond_flatten_fu_1544_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten8_fu_1630_p2" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3331] design mmult_accel__GB0 has unconnected port ap_reg_ppstg_tmp_12_reg_1994_pp2_it81_reg[6]
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten1_fu_1725_p2" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "U0/COMBINER_CTRL_I/SEVERAL_CHANNELS.ARBITER_I/grant" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:14 ; elapsed = 00:06:25 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3776 ; free virtual = 19278
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:14 ; elapsed = 00:06:25 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3776 ; free virtual = 19278

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     37636|
|2     |mmult_accel__GB1 |           1|     24107|
|3     |mmult_accel__GB2 |           1|     18750|
|4     |mmult_accel__GB3 |           1|     25910|
|5     |zed__GCB0        |           1|     38175|
|6     |zed__GCB1        |           1|     11260|
+------+-----------------+------------+----------+
INFO: [Synth 8-3969] The signal a_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it81_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it72_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it99_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it90_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it117_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it108_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it135_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it126_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it153_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it144_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it171_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it162_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it189_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it180_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it207_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it198_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it216_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it225_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it27_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it18_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it45_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it36_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it63_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it54_reg[0] )
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.eof_latch_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.first_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/sg_rresp_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[6] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[5] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[4] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:18 ; elapsed = 00:06:42 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3613 ; free virtual = 19147
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:06:18 ; elapsed = 00:06:42 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3613 ; free virtual = 19147

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     34041|
|2     |mmult_accel__GB1 |           1|     22696|
|3     |mmult_accel__GB2 |           1|     17016|
|4     |mmult_accel__GB3 |           1|      2304|
|5     |zed__GCB0        |           1|     32022|
|6     |zed__GCB1        |           1|      8717|
+------+-----------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:06:18 ; elapsed = 00:06:42 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3613 ; free virtual = 19147
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:28 ; elapsed = 00:06:52 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3614 ; free virtual = 19140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:41 ; elapsed = 00:07:06 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3597 ; free virtual = 19132
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     34041|
|2     |mmult_accel__GB1 |           1|     22696|
|3     |mmult_accel__GB2 |           1|     17016|
|4     |mmult_accel__GB3 |           1|      2304|
|5     |zed__GCB0        |           1|     32022|
|6     |zed__GCB1        |           1|      8717|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:33 ; elapsed = 00:07:58 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3658 ; free virtual = 19207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1194]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1194]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1194]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1194]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1338]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1338]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1338]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1351]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1208]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1208]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1342]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1189]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1235]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1295]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1186]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1187]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1193]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1194]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1194]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1194]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1307]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1307]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1195]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1309]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1309]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1309]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1309]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1223]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1223]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1223]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1223]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1218]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1218]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1407]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1407]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1407]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1406]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1406]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1428]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1428]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1428]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1412]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1412]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1412]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1346]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1189]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1189]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1344]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:36 ; elapsed = 00:08:01 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3685 ; free virtual = 19205
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:36 ; elapsed = 00:08:01 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3685 ; free virtual = 19205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:43 ; elapsed = 00:08:09 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3685 ; free virtual = 19205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     4|
|3     |CARRY4     |   320|
|4     |DSP48E1    |    32|
|5     |DSP48E1_1  |    32|
|6     |DSP48E1_2  |    32|
|7     |DSP48E1_3  |    32|
|8     |DSP48E1_4  |    32|
|9     |GND        |     4|
|10    |LUT1       |   559|
|11    |LUT2       |  2731|
|12    |LUT3       |  5645|
|13    |LUT4       |  3715|
|14    |LUT5       |  2932|
|15    |LUT6       |  6002|
|16    |MUXCY      |  2132|
|17    |MUXCY_L    |    81|
|18    |MUXF7      |    81|
|19    |PS7        |     1|
|20    |RAM32M     |    81|
|21    |RAM32X1D   |     1|
|22    |RAM64M     |    30|
|23    |RAM64X1D   |     8|
|24    |RAMB18E1   |     2|
|25    |RAMB18E1_1 |     2|
|26    |RAMB18E1_2 |     2|
|27    |RAMB36E1_1 |     4|
|28    |RAMB36E1_2 |     1|
|29    |RAMB36E1_3 |     2|
|30    |RAMB36E1_4 |     3|
|31    |RAMB36E1_5 |    32|
|32    |SRL16      |     4|
|33    |SRL16E     |   669|
|34    |SRLC32E    |   634|
|35    |XORCY      |   631|
|36    |FDCE       |   823|
|37    |FDE        |   128|
|38    |FDPE       |   238|
|39    |FDR        |    40|
|40    |FDRE       | 26804|
|41    |FDSE       |   210|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:45 ; elapsed = 00:08:10 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 3685 ; free virtual = 19204
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1041 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:31 ; elapsed = 00:07:39 . Memory (MB): peak = 2390.855 ; gain = 622.340 ; free physical = 5497 ; free virtual = 21017
Synthesis Optimization Complete : Time (s): cpu = 00:09:08 ; elapsed = 00:08:10 . Memory (MB): peak = 2390.855 ; gain = 1557.363 ; free physical = 5653 ; free virtual = 21022
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 974 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 611 instances
  FDE => FDRE: 128 instances
  FDR => FDRE: 40 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 81 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 30 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRL16 => SRL16E: 4 instances
  SRLC32E => SRL16E: 71 instances

INFO: [Common 17-83] Releasing license: Synthesis
2365 Infos, 537 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:18 ; elapsed = 00:08:20 . Memory (MB): peak = 2390.855 ; gain = 1401.805 ; free physical = 5654 ; free virtual = 21023
# write_checkpoint -noxdef zed_wrapper.dcp
# catch { report_utilization -file zed_wrapper_utilization_synth.rpt -pb zed_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2390.855 ; gain = 0.000 ; free physical = 5646 ; free virtual = 21022
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 18:20:10 2016...
