<profile>

<section name = "Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_47_1'" level="0">
<item name = "Date">Wed Feb 28 12:04:57 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">XOR</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k70t-fbv676-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.003 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_47_1">2, 2, 2, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 225, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 192, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">270, 240, 82000, 41000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln47_fu_236_p2">+, 0, 0, 10, 2, 1</column>
<column name="icmp_ln47_fu_230_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="or_ln51_fu_260_p2">or, 0, 0, 6, 2, 1</column>
<column name="bias_1_local_1_3_fu_325_p3">select, 0, 0, 16, 1, 16</column>
<column name="bias_1_local_1_4_fu_332_p3">select, 0, 0, 16, 1, 16</column>
<column name="bias_2_local_1_3_fu_339_p3">select, 0, 0, 16, 1, 16</column>
<column name="bias_2_local_1_4_fu_346_p3">select, 0, 0, 16, 1, 16</column>
<column name="w1_local_0_1_3_fu_353_p3">select, 0, 0, 16, 1, 16</column>
<column name="w1_local_0_1_4_fu_360_p3">select, 0, 0, 16, 1, 16</column>
<column name="w1_local_1_1_3_fu_381_p3">select, 0, 0, 16, 1, 16</column>
<column name="w1_local_1_1_4_fu_388_p3">select, 0, 0, 16, 1, 16</column>
<column name="w2_local_0_1_3_fu_367_p3">select, 0, 0, 16, 1, 16</column>
<column name="w2_local_0_1_4_fu_374_p3">select, 0, 0, 16, 1, 16</column>
<column name="w2_local_1_1_3_fu_395_p3">select, 0, 0, 16, 1, 16</column>
<column name="w2_local_1_1_4_fu_402_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 6, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 2, 4</column>
<column name="bias_1_local_0_0_out_o">13, 3, 16, 48</column>
<column name="bias_1_local_1_0_out_o">13, 3, 16, 48</column>
<column name="bias_2_local_0_0_out_o">13, 3, 16, 48</column>
<column name="bias_2_local_1_0_out_o">13, 3, 16, 48</column>
<column name="n_fu_66">9, 2, 2, 4</column>
<column name="w1_local_0_0_0_out_o">13, 3, 16, 48</column>
<column name="w1_local_0_1_0_out_o">13, 3, 16, 48</column>
<column name="w1_local_1_0_0_out_o">13, 3, 16, 48</column>
<column name="w1_local_1_1_0_out_o">13, 3, 16, 48</column>
<column name="w2_local_0_0_0_out_o">13, 3, 16, 48</column>
<column name="w2_local_0_1_0_out_o">13, 3, 16, 48</column>
<column name="w2_local_1_0_0_out_o">13, 3, 16, 48</column>
<column name="w2_local_1_1_0_out_o">13, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_reg_488">1, 0, 1, 0</column>
<column name="n_fu_66">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="w1_address0">out, 2, ap_memory, w1, array</column>
<column name="w1_ce0">out, 1, ap_memory, w1, array</column>
<column name="w1_q0">in, 16, ap_memory, w1, array</column>
<column name="w1_address1">out, 2, ap_memory, w1, array</column>
<column name="w1_ce1">out, 1, ap_memory, w1, array</column>
<column name="w1_q1">in, 16, ap_memory, w1, array</column>
<column name="w2_address0">out, 2, ap_memory, w2, array</column>
<column name="w2_ce0">out, 1, ap_memory, w2, array</column>
<column name="w2_q0">in, 16, ap_memory, w2, array</column>
<column name="w2_address1">out, 2, ap_memory, w2, array</column>
<column name="w2_ce1">out, 1, ap_memory, w2, array</column>
<column name="w2_q1">in, 16, ap_memory, w2, array</column>
<column name="bias_1_address0">out, 1, ap_memory, bias_1, array</column>
<column name="bias_1_ce0">out, 1, ap_memory, bias_1, array</column>
<column name="bias_1_q0">in, 16, ap_memory, bias_1, array</column>
<column name="bias_2_address0">out, 1, ap_memory, bias_2, array</column>
<column name="bias_2_ce0">out, 1, ap_memory, bias_2, array</column>
<column name="bias_2_q0">in, 16, ap_memory, bias_2, array</column>
<column name="bias_2_local_1_0_out_i">in, 16, ap_ovld, bias_2_local_1_0_out, pointer</column>
<column name="bias_2_local_1_0_out_o">out, 16, ap_ovld, bias_2_local_1_0_out, pointer</column>
<column name="bias_2_local_1_0_out_o_ap_vld">out, 1, ap_ovld, bias_2_local_1_0_out, pointer</column>
<column name="bias_2_local_0_0_out_i">in, 16, ap_ovld, bias_2_local_0_0_out, pointer</column>
<column name="bias_2_local_0_0_out_o">out, 16, ap_ovld, bias_2_local_0_0_out, pointer</column>
<column name="bias_2_local_0_0_out_o_ap_vld">out, 1, ap_ovld, bias_2_local_0_0_out, pointer</column>
<column name="bias_1_local_1_0_out_i">in, 16, ap_ovld, bias_1_local_1_0_out, pointer</column>
<column name="bias_1_local_1_0_out_o">out, 16, ap_ovld, bias_1_local_1_0_out, pointer</column>
<column name="bias_1_local_1_0_out_o_ap_vld">out, 1, ap_ovld, bias_1_local_1_0_out, pointer</column>
<column name="bias_1_local_0_0_out_i">in, 16, ap_ovld, bias_1_local_0_0_out, pointer</column>
<column name="bias_1_local_0_0_out_o">out, 16, ap_ovld, bias_1_local_0_0_out, pointer</column>
<column name="bias_1_local_0_0_out_o_ap_vld">out, 1, ap_ovld, bias_1_local_0_0_out, pointer</column>
<column name="w2_local_1_1_0_out_i">in, 16, ap_ovld, w2_local_1_1_0_out, pointer</column>
<column name="w2_local_1_1_0_out_o">out, 16, ap_ovld, w2_local_1_1_0_out, pointer</column>
<column name="w2_local_1_1_0_out_o_ap_vld">out, 1, ap_ovld, w2_local_1_1_0_out, pointer</column>
<column name="w2_local_1_0_0_out_i">in, 16, ap_ovld, w2_local_1_0_0_out, pointer</column>
<column name="w2_local_1_0_0_out_o">out, 16, ap_ovld, w2_local_1_0_0_out, pointer</column>
<column name="w2_local_1_0_0_out_o_ap_vld">out, 1, ap_ovld, w2_local_1_0_0_out, pointer</column>
<column name="w2_local_0_1_0_out_i">in, 16, ap_ovld, w2_local_0_1_0_out, pointer</column>
<column name="w2_local_0_1_0_out_o">out, 16, ap_ovld, w2_local_0_1_0_out, pointer</column>
<column name="w2_local_0_1_0_out_o_ap_vld">out, 1, ap_ovld, w2_local_0_1_0_out, pointer</column>
<column name="w2_local_0_0_0_out_i">in, 16, ap_ovld, w2_local_0_0_0_out, pointer</column>
<column name="w2_local_0_0_0_out_o">out, 16, ap_ovld, w2_local_0_0_0_out, pointer</column>
<column name="w2_local_0_0_0_out_o_ap_vld">out, 1, ap_ovld, w2_local_0_0_0_out, pointer</column>
<column name="w1_local_1_1_0_out_i">in, 16, ap_ovld, w1_local_1_1_0_out, pointer</column>
<column name="w1_local_1_1_0_out_o">out, 16, ap_ovld, w1_local_1_1_0_out, pointer</column>
<column name="w1_local_1_1_0_out_o_ap_vld">out, 1, ap_ovld, w1_local_1_1_0_out, pointer</column>
<column name="w1_local_1_0_0_out_i">in, 16, ap_ovld, w1_local_1_0_0_out, pointer</column>
<column name="w1_local_1_0_0_out_o">out, 16, ap_ovld, w1_local_1_0_0_out, pointer</column>
<column name="w1_local_1_0_0_out_o_ap_vld">out, 1, ap_ovld, w1_local_1_0_0_out, pointer</column>
<column name="w1_local_0_1_0_out_i">in, 16, ap_ovld, w1_local_0_1_0_out, pointer</column>
<column name="w1_local_0_1_0_out_o">out, 16, ap_ovld, w1_local_0_1_0_out, pointer</column>
<column name="w1_local_0_1_0_out_o_ap_vld">out, 1, ap_ovld, w1_local_0_1_0_out, pointer</column>
<column name="w1_local_0_0_0_out_i">in, 16, ap_ovld, w1_local_0_0_0_out, pointer</column>
<column name="w1_local_0_0_0_out_o">out, 16, ap_ovld, w1_local_0_0_0_out, pointer</column>
<column name="w1_local_0_0_0_out_o_ap_vld">out, 1, ap_ovld, w1_local_0_0_0_out, pointer</column>
</table>
</item>
</section>
</profile>
