>1
>2
9
0:23:select_logic_1961644438
1:12:select_logic
2:4:work
3:77:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/pipeline_if.v
4:5:idata
5:5:inst1
6:5:inst2
7:7:invalid
8:3:sel
<2
>3
4
0:129:10 "scalar[127:0]" "<zin_internal>" 0 4 1 7 "integer[127:0]" "<zin_internal>" 0 10 32 127 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
e1b2f3l87.122t0;
<4
>5
b5@4l90knt0;
@5l91knt1;
@6l92knt1;
@7l93knt2;
@8l89knt3;
<5
>6
b5@8l93x5t3;
@4l93x1t0;
@5l93d1x2t1;
@6l93d1x3t1;
@7l93d1x4t2;
<6
>7
c0
<7
<1
>1
>2
17
0:23:ram_sync_1r1w_916637546
1:13:ram_sync_1r1w
2:4:work
3:74:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/ram_sync.v
4:15:BRAM_ADDR_WIDTH
5:5:32'h9
6:15:BRAM_DATA_WIDTH
7:6:32'h20
8:10:DATA_DEPTH
9:7:32'h200
10:3:clk
11:3:mem
12:6:raddr1
13:6:rdata1
14:5:waddr
15:5:wdata
16:2:we
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:224:10 "scalar[0:511][31:0]" "<zin_internal>" 0 0 1 7 "integer[0:511]" "<zin_internal>" 0 10 32 0 511 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#1e1b2f3l3.24t0c3p4v5F0L4T0p6v7F0L5T0p8v9F0L6T0;
<4
>5
b7@10l9knt1;
@11l17knt2;
@12l10knt3;
@13l11knt4;
@14l12knt3;
@15l13knt4;
@16l14knt1;
<5
>6
b6@10l17x1t1;
@12l17x3t3;
@13l17d1x4t4;
@14l17x5t3;
@15l17x6t4;
@16l17x7t1;
<6
>7
c0
<7
<1
>1
>2
21
0:14:btb_1842822031
1:3:btb
2:4:work
3:69:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/btb.v
4:3:clk
5:3:hit
6:4:hit1
7:4:hit2
8:8:invalid2
9:7:jmpaddr
10:6:jmpdst
11:6:jmpsrc
12:2:pc
13:3:pc2
14:5:reset
15:8:tag_data
16:5:valid
17:5:waddr
18:2:we
19:3:bia
20:3:bta
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:129:10 "scalar[511:0]" "<zin_internal>" 0 4 1 7 "integer[511:0]" "<zin_internal>" 0 10 32 511 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#2e1b2f3l3.57t0;
<4
>5
b15@4l4knt0;
@5l7knt0;
@6l20knt0;
@7l22knt0;
@8l12knt0;
@9l8knt1;
@10l11knt1;
@11l10knt1;
@12l6knt1;
@13l18knt1;
@14l5knt0;
@15l15knt1;
@16l16knt2;
@17l17knt3;
@18l9knt0;
<5
>6
b9@4l22x1t0;
@14l22x11t0;
@12l22x9t1;
@5l22d1x2t0;
@9l22d1x6t1;
@18l22x15t0;
@11l22x8t1;
@10l22x7t1;
@8l22x5t0;
<6
>7
c2
#1@19i25l36x3 7 0 20;
#1@20i26l47x3 7 0 20;
<7
<1
>1
>2
11
0:21:sel_bhrfix_1787234469
1:10:sel_bhrfix
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/gshare.v
4:4:bhr0
5:4:bhr1
6:4:bhr2
7:4:bhr3
8:4:bhr4
9:3:out
10:3:sel
<2
>3
2
0:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#3e1b2f3l8.29t0;
<4
>5
b7@4l10knt0;
@5l11knt0;
@6l12knt0;
@7l13knt0;
@8l14knt0;
@9l15knt0;
@10l9knt1;
<5
>6
b7@10l15x7t1;
@4l15x1t0;
@5l15x2t0;
@6l15x3t0;
@7l15x4t0;
@8l15x5t0;
@9l15d1x6t0;
<6
>7
c0
<7
<1
>1
>2
21
0:26:true_dualport_ram_68184492
1:17:true_dualport_ram
2:4:work
3:78:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/dualport_ram.v
4:7:ADDRLEN
5:5:32'ha
6:7:DATALEN
7:5:32'h2
8:5:DEPTH
9:7:32'h400
10:5:addra
11:5:addrb
12:4:clka
13:4:clkb
14:3:mem
15:6:rdataa
16:6:rdatab
17:6:wdataa
18:6:wdatab
19:3:wea
20:3:web
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:223:10 "scalar[0:1023][1:0]" "<zin_internal>" 0 0 1 7 "integer[0:1023]" "<zin_internal>" 0 10 32 0 1023 10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#4e1b2f3l3.37t0c3p4v5F0L4T0p6v7F0L5T0p8v9F0L6T0;
<4
>5
b11@10l10knt1;
@11l15knt1;
@12l9knt2;
@13l14knt2;
@14l22knt3;
@15l11knt4;
@16l16knt4;
@17l12knt4;
@18l17knt4;
@19l13knt2;
@20l18knt2;
<5
>6
b10@12l22x3t2;
@10l22x1t1;
@15l22d1x6t4;
@17l22x8t4;
@19l22x10t2;
@13l22x4t2;
@11l22x2t1;
@16l22d1x7t4;
@18l22x9t4;
@20l22x11t2;
<6
>7
c0
<7
<1
>1
>2
14
0:13:pht_456071793
1:3:pht
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/gshare.v
4:3:clk
5:8:raddr_ex
6:8:raddr_if
7:8:rdata_ex
8:8:rdata_if
9:8:waddr_ex
10:8:wdata_ex
11:5:we_ex
12:4:pht0
13:4:pht1
<2
>3
3
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#5e1b2f3l134.173t0;
<4
>5
b8@4l135knt0;
@5l137knt1;
@6l136knt1;
@7l140knt2;
@8l139knt2;
@9l138knt1;
@10l141knt2;
@11l142knt0;
<5
>6
b8@4l142x1t0;
@6l142x3t1;
@5l142x2t1;
@9l142x6t1;
@8l142d1x5t2;
@7l142d1x4t2;
@10l142x7t2;
@11l142x8t0;
<6
>7
c2
#4@12i17l145x3 7 0 36;
#4@13i18l159x3 7 0 36;
<7
<1
>1
>2
30
0:26:gshare_predictor_781883089
1:16:gshare_predictor
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/gshare.v
4:4:bhr0
5:4:bhr1
6:4:bhr2
7:4:bhr3
8:4:bhr4
9:7:bhr_fix
10:10:bhr_master
11:3:clk
12:7:hit_bht
13:10:mpft_valid
14:2:pc
15:12:predict_cond
16:6:prmiss
17:9:prsuccess
18:5:prtag
19:5:reset
20:3:rex
21:3:rif
22:10:spectagnow
23:5:wcond
24:2:we
25:4:went
26:3:wex
27:8:wex_calc
28:9:prhisttbl
29:2:sb
<2
>3
6
0:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#6e1b2f3l32.132t0;
<4
>5
b24@4l50knt0;
@5l51knt0;
@6l52knt0;
@7l53knt0;
@8l54knt0;
@9l55knt0;
@10l46knt0;
@11l34knt1;
@12l37knt1;
@13l42knt2;
@14l36knt3;
@15l38knt1;
@16l43knt1;
@17l44knt1;
@18l45knt2;
@19l35knt1;
@20l57knt4;
@21l56knt4;
@22l47knt2;
@23l40knt1;
@24l39knt1;
@25l41knt0;
@26l58knt4;
@27l59knt5;
<5
>6
b14@11l59x8t1;
@19l59x16t1;
@14l59x11t3;
@12l59x9t1;
@15l59d1x12t1;
@24l59x21t1;
@23l59x20t1;
@25l59x22t0;
@13l59x10t2;
@16l59x13t1;
@17l59x14t1;
@18l59x15t2;
@10l59d1x7t0;
@22l59x19t2;
<6
>7
c2
#5@28i40l119x3 7 0 28;
#3@29i39l61x3 7 0 24;
<7
<1
>1
>2
29
0:21:pipeline_if_947090190
1:11:pipeline_if
2:4:work
3:77:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/pipeline_if.v
4:3:bhr
5:10:btb_jmpdst
6:9:btbpht_pc
7:9:btbpht_we
8:3:clk
9:3:hit
10:5:idata
11:5:inst1
12:5:inst2
13:8:invalid2
14:10:mpft_valid
15:3:npc
16:2:pc
17:7:pht_bhr
18:9:pht_wcond
19:7:pred_pc
20:12:predict_cond
21:6:prmiss
22:9:prsuccess
23:5:prtag
24:5:reset
25:10:spectagnow
26:5:brtbl
27:3:gsh
28:6:sellog
<2
>3
5
0:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:129:10 "scalar[127:0]" "<zin_internal>" 0 4 1 7 "integer[127:0]" "<zin_internal>" 0 10 32 127 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#7e1b2f3l3.84t0;
<4
>5
b22@4l22knt0;
@5l15knt1;
@6l14knt1;
@7l13knt2;
@8l5knt2;
@9l27knt2;
@10l24knt3;
@11l10knt1;
@12l11knt1;
@13l12knt2;
@14l17knt4;
@15l9knt1;
@16l7knt1;
@17l18knt0;
@18l16knt2;
@19l28knt1;
@20l8knt2;
@21l19knt2;
@22l20knt2;
@23l21knt4;
@24l6knt2;
@25l23knt4;
<5
>6
b20@8l28x5t2;
@24l28x21t2;
@16l28x13t1;
@20l28d1x17t2;
@15l28d1x12t1;
@11l28d1x8t1;
@12l28d1x9t1;
@13l28d1x10t2;
@7l28x4t2;
@6l28x3t1;
@5l28x2t1;
@18l28x15t2;
@14l28x11t4;
@17l28x14t0;
@21l28x18t2;
@22l28x19t2;
@23l28x20t4;
@4l28d1x1t0;
@25l28x22t4;
@10l28x7t3;
<6
>7
c3
#2@26i44l54x3 7 0 32;
#6@27i45l66x3 7 0 52;
@28i43l46x3 7 0 16;
<7
<1
>1
>2
19
0:23:tag_generator_147558085
1:13:tag_generator
2:4:work
3:79:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/tag_generator.v
4:10:attachable
5:12:branchvalid1
6:12:branchvalid2
7:7:brdepth
8:3:clk
9:6:enable
10:6:prmiss
11:9:prsuccess
12:5:reset
13:12:speculative1
14:12:speculative2
15:6:sptag1
16:6:sptag2
17:6:tagreg
18:9:tagregfix
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#8e1b2f3l3.48t0;
<4
>5
b15@4l16knt0;
@5l6knt0;
@6l7knt0;
@7l21knt1;
@8l4knt0;
@9l10knt0;
@10l8knt0;
@11l9knt0;
@12l5knt0;
@13l14knt0;
@14l15knt0;
@15l12knt1;
@16l13knt1;
@17l17knt1;
@18l11knt1;
<5
>6
b14@8l21x5t0;
@12l21x9t0;
@5l21x2t0;
@6l21x3t0;
@10l21x7t0;
@11l21x8t0;
@9l21x6t0;
@18l21x15t1;
@15l21d1x12t1;
@16l21d1x13t1;
@13l21d1x10t0;
@14l21d1x11t0;
@4l21d1x1t0;
@17l21d1x14t1;
<6
>7
c0
<7
<1
>1
>2
31
0:18:decoder_2020072384
1:7:decoder
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/decoder.v
4:10:add_or_sub
5:6:alu_op
6:12:alu_op_arith
7:9:dmem_size
8:9:dmem_type
9:6:funct3
10:6:funct7
11:7:funct12
12:19:illegal_instruction
13:8:imm_type
14:4:inst
15:18:md_req_in_1_signed
16:18:md_req_in_2_signed
17:9:md_req_op
18:14:md_req_out_sel
19:6:opcode
20:2:rd
21:3:rs1
22:3:rs2
23:6:rs_ent
24:9:rs_ent_md
25:9:src_a_sel
26:9:src_b_sel
27:10:srl_or_sra
28:8:uses_rs1
29:8:uses_rs2
30:6:wr_reg
<2
>3
8
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[11:0]" "<zin_internal>" 0 4 1 7 "integer[11:0]" "<zin_internal>" 0 10 32 11 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#9e1b2f3l6.258t0;
<4
>5
b27@4l33knt0;
@5l19knt0;
@6l41knt0;
@7l23knt1;
@8l24knt1;
@9l39knt1;
@10l37knt2;
@11l38knt3;
@12l18knt4;
@13l8knt5;
@14l7knt6;
@15l26knt4;
@16l27knt4;
@17l25knt5;
@18l28knt5;
@19l36knt2;
@20l11knt7;
@21l9knt7;
@22l10knt7;
@23l20knt1;
@24l34knt1;
@25l12knt5;
@26l13knt5;
@27l32knt0;
@28l16knt4;
@29l17knt4;
@30l14knt4;
<5
>6
b19@14l41x11t6;
@13l41d1x10t5;
@21l41d1x18t7;
@22l41d1x19t7;
@20l41d1x17t7;
@25l41d1x22t5;
@26l41d1x23t5;
@30l41d1x27t4;
@28l41d1x25t4;
@29l41d1x26t4;
@12l41d1x9t4;
@5l41d1x2t0;
@23l41d1x20t1;
@7l41d1x4t1;
@8l41d1x5t1;
@17l41d1x14t5;
@15l41d1x12t4;
@16l41d1x13t4;
@18l41d1x15t5;
<6
>7
c0
<7
<1
>1
>2
14
0:32:sourceoperand_manager_1514436391
1:21:sourceoperand_manager
2:4:work
3:80:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/srcopr_manager.v
4:8:arf_busy
5:7:arfdata
6:12:dst1_renamed
7:3:rdy
8:9:rrf_valid
9:7:rrfdata
10:6:rrftag
11:3:src
12:8:src_eq_0
13:11:src_eq_dst1
<2
>3
3
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#10e1b2f3l3.24t0;
<4
>5
b10@4l6knt0;
@5l5knt1;
@6l10knt2;
@7l14knt0;
@8l7knt0;
@9l9knt1;
@10l8knt2;
@11l13knt1;
@12l12knt0;
@13l11knt0;
<5
>6
b10@5l14x2t1;
@4l14x1t0;
@8l14x5t0;
@10l14x7t2;
@9l14x6t1;
@6l14x3t2;
@13l14x10t0;
@12l14x9t0;
@11l14d1x8t1;
@7l14d1x4t0;
<6
>7
c0
<7
<1
>1
>2
22
0:30:rrf_freelistmanager_1146738606
1:19:rrf_freelistmanager
2:4:work
3:85:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rrf_freelistmanager.v
4:11:allocatable
5:3:clk
6:6:comnum
7:6:comptr
8:7:freenum
9:2:hi
10:8:invalid1
11:8:invalid2
12:10:nextrrfcyc
13:6:prmiss
14:11:rename_dst1
15:11:rename_dst2
16:6:reqnum
17:5:reset
18:6:rrfptr
19:11:rrfptr_next
20:9:rrftagfix
21:8:stall_DP
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#11e1b2f3l3.49t0;
<4
>5
b18@4l14knt0;
@5l5knt0;
@6l9knt1;
@7l18knt2;
@8l16knt3;
@9l23knt0;
@10l7knt0;
@11l8knt0;
@12l19knt0;
@13l10knt0;
@14l12knt2;
@15l13knt2;
@16l22knt1;
@17l6knt0;
@18l17knt2;
@19l24knt2;
@20l11knt2;
@21l15knt0;
<5
>6
b15@5l24x2t0;
@17l24x14t0;
@10l24x7t0;
@11l24x8t0;
@6l24x3t1;
@13l24x10t0;
@20l24x17t2;
@14l24d1x11t2;
@15l24d1x12t2;
@4l24d1x1t0;
@21l24x18t0;
@8l24d1x5t3;
@18l24d1x15t2;
@7l24x4t2;
@12l24d1x9t0;
<6
>7
c0
<7
<1
>1
>2
47
0:26:inst_constraint_1601643413
1:15:inst_constraint
2:4:work
3:69:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/qed/inst_constraints.sv
4:3:ADD
5:4:ADDI
6:13:allowed_alu_I
7:13:allowed_alu_R
8:11:allowed_mem
9:3:AND
10:4:ANDI
11:3:clk
12:8:FORMAT_I
13:8:FORMAT_R
14:6:funct3
15:6:funct7
16:4:imm5
17:11:instruction
18:2:LW
19:3:MUL
20:4:MULH
21:6:MULHSU
22:5:MULHU
23:3:NOP
24:6:opcode
25:2:OR
26:3:ORI
27:2:rd
28:3:rs1
29:3:rs2
30:5:shamt
31:5:simm7
32:6:simm12
33:3:SLL
34:4:SLLI
35:3:SLT
36:4:SLTI
37:5:SLTIU
38:4:SLTU
39:3:SRA
40:4:SRAI
41:3:SRL
42:4:SRLI
43:3:SUB
44:2:SW
45:3:XOR
46:4:XORI
<2
>3
6
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:126:10 "scalar[11:0]" "<zin_internal>" 0 4 1 7 "integer[11:0]" "<zin_internal>" 0 10 32 11 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#12e1b2f3l3.123t0;
<4
>5
b43@4l28knt0;
@5l44knt0;
@6l105knt0;
@7l88knt0;
@8l112knt0;
@9l37knt0;
@10l49knt0;
@11l8knt0;
@12l92knt0;
@13l69knt0;
@14l21knt1;
@15l22knt2;
@16l23knt3;
@17l13knt4;
@18l55knt0;
@19l38knt0;
@20l39knt0;
@21l40knt0;
@22l41knt0;
@23l116knt0;
@24l19knt2;
@25l36knt0;
@26l48knt0;
@27l16knt3;
@28l17knt3;
@29l18knt3;
@30l25knt3;
@31l24knt2;
@32l20knt5;
@33l30knt0;
@34l50knt0;
@35l31knt0;
@36l45knt0;
@37l46knt0;
@38l32knt0;
@39l35knt0;
@40l52knt0;
@41l34knt0;
@42l51knt0;
@43l29knt0;
@44l56knt0;
@45l33knt0;
@46l47knt0;
<5
>6
b2@11l116x8t0;
@17l116x14t4;
<6
>7
c0
<7
<1
>1
>2
89
0:31:register_constraints_1458909130
1:20:register_constraints
2:4:work
3:76:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/formal/register_constraints.sv
4:10:genblk1[1]
5:10:genblk2[0]
6:10:genblk3[0]
7:10:genblk4[0]
8:10:genblk5[0]
9:10:genblk1[0]
10:10:genblk6[0]
11:10:genblk7[0]
12:10:genblk8[0]
13:10:genblk9[0]
14:11:genblk10[1]
15:21:cover_ireg_match_i[0]
16:11:busy_master
17:3:clk
18:7:commit2
19:6:comptr
20:7:comptr2
21:3:ena
22:2:eq
23:13:formal_commit
24:7:freenum
25:2:gt
26:5:iregs
27:11:ldsrc_track
28:9:ldsrc_val
29:2:lt
30:7:num_dup
31:8:num_orig
32:4:reg0
33:4:reg1
34:4:reg2
35:4:reg3
36:4:reg4
37:4:reg5
38:4:reg6
39:4:reg7
40:4:reg8
41:4:reg9
42:5:reg10
43:5:reg11
44:5:reg12
45:5:reg13
46:5:reg14
47:5:reg15
48:5:reg16
49:5:reg17
50:5:reg18
51:5:reg19
52:5:reg20
53:5:reg21
54:5:reg22
55:5:reg23
56:5:reg24
57:5:reg25
58:5:reg26
59:5:reg27
60:5:reg28
61:5:reg29
62:5:reg30
63:5:reg31
64:10:rob_finish
65:6:rrfptr
66:10:rrftag_arr
67:10:rrftag_val
68:3:rst
69:4:src1
70:9:src1_data
71:11:src1_datval
72:10:src1_valid
73:4:src2
74:9:src2_data
75:11:src2_datval
76:10:src2_valid
77:9:src_track
78:4:tag0
79:4:tag1
80:4:tag2
81:4:tag3
82:4:tag4
83:4:tag5
84:6:tag_eq
85:15:wait_for_commit
86:19:wait_for_commit_reg
87:17:inst_constraint_0
88:17:inst_constraint_1
<2
>3
12
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:221:10 "scalar[31:0][31:0]" "<zin_internal>" 0 0 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:217:10 "scalar[0:25][5:0]" "<zin_internal>" 0 0 1 7 "integer[0:25]" "<zin_internal>" 0 10 32 0 25 10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:126:10 "scalar[25:0]" "<zin_internal>" 0 4 1 7 "integer[25:0]" "<zin_internal>" 0 10 32 25 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
9:217:10 "scalar[0:63][4:0]" "<zin_internal>" 0 0 1 7 "integer[0:63]" "<zin_internal>" 0 10 32 0 63 10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
10:221:10 "scalar[0:63][31:0]" "<zin_internal>" 0 0 1 7 "integer[0:63]" "<zin_internal>" 0 10 32 0 63 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
11:129:10 "scalar[675:0]" "<zin_internal>" 0 4 1 7 "integer[675:0]" "<zin_internal>" 0 10 32 675 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#13e1b2f3l2.432t12C12B4P3S107E114B5P3S119E126B6P3S227E229B7P3S233E241B8P3S246E250B9P3S247E249B10P3S262E273B11P3S290E295B12P3S306E316B13P3S320E327B14P3S365E369B15P3S385E387;
<4
>5
b71@16l202knt0;
@17l11knt1;
@18l130knt1;
@19l154knt2;
@20l131knt2;
@21l85knt1;
@22l139knt1;
@23l129knt3;
@24l142knt4;
@25l141knt1;
@26l50knt5;
@27l286knt3;
@28l287knt3;
@29l140knt1;
@30l91knt6;
@31l88knt6;
@32l13knt0;
@33l14knt0;
@34l15knt0;
@35l16knt0;
@36l17knt0;
@37l18knt0;
@38l19knt0;
@39l20knt0;
@40l21knt0;
@41l22knt0;
@42l23knt0;
@43l24knt0;
@44l25knt0;
@45l26knt0;
@46l27knt0;
@47l28knt0;
@48l29knt0;
@49l30knt0;
@50l31knt0;
@51l32knt0;
@52l33knt0;
@53l34knt0;
@54l35knt0;
@55l36knt0;
@56l37knt0;
@57l38knt0;
@58l39knt0;
@59l40knt0;
@60l41knt0;
@61l42knt0;
@62l43knt0;
@63l44knt0;
@64l159knt3;
@65l156knt2;
@66l157knt7;
@67l158knt8;
@68l12knt1;
@69l277knt9;
@70l279knt10;
@71l284knt3;
@72l281knt3;
@73l278knt9;
@74l280knt10;
@75l285knt3;
@76l282knt3;
@77l283knt3;
@78l203knt0;
@79l204knt0;
@80l205knt0;
@81l206knt0;
@82l207knt0;
@83l208knt0;
@84l244knt11;
@85l94knt1;
@86l95knt1;
<5
>6
b34@17l287x2t1;
@68l287x53t1;
@32l287x17t0;
@33l287x18t0;
@34l287x19t0;
@35l287x20t0;
@36l287x21t0;
@37l287x22t0;
@38l287x23t0;
@39l287x24t0;
@40l287x25t0;
@41l287x26t0;
@42l287x27t0;
@43l287x28t0;
@44l287x29t0;
@45l287x30t0;
@46l287x31t0;
@47l287x32t0;
@48l287x33t0;
@49l287x34t0;
@50l287x35t0;
@51l287x36t0;
@52l287x37t0;
@53l287x38t0;
@54l287x39t0;
@55l287x40t0;
@56l287x41t0;
@57l287x42t0;
@58l287x43t0;
@59l287x44t0;
@60l287x45t0;
@61l287x46t0;
@62l287x47t0;
@63l287x48t0;
<6
>7
c2
#12@87i106l377x3 6 0 0;
#12@88i107l378x3 6 0 0;
<7
<1
>1
>2
27
0:32:ram_sync_nolatch_4r2w_1577926679
1:21:ram_sync_nolatch_4r2w
2:4:work
3:82:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/ram_sync_nolatch.v
4:15:BRAM_ADDR_WIDTH
5:5:32'h5
6:15:BRAM_DATA_WIDTH
7:6:32'h20
8:10:DATA_DEPTH
9:3:clk
10:3:mem
11:6:raddr1
12:6:raddr2
13:6:raddr3
14:6:raddr4
15:6:rdata1
16:6:rdata2
17:6:rdata3
18:6:rdata4
19:6:waddr1
20:6:waddr2
21:6:wdata1
22:6:wdata2
23:3:we1
24:3:we2
25:67:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/formal/formal_bind.sv
26:4:chk0
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:221:10 "scalar[0:31][31:0]" "<zin_internal>" 0 0 1 7 "integer[0:31]" "<zin_internal>" 0 10 32 0 31 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#14e1b2f3l111.147t0c3p4v5F0L112T0p6v7F0L113T0p8v7F0L114T0;
<4
>5
b16@9l117knt1;
@10l134knt2;
@11l118knt3;
@12l119knt3;
@13l120knt3;
@14l121knt3;
@15l122knt4;
@16l123knt4;
@17l124knt4;
@18l125knt4;
@19l126knt3;
@20l127knt3;
@21l128knt4;
@22l129knt4;
@23l130knt1;
@24l131knt1;
<5
>6
b15@9l134x1t1;
@11l134x3t3;
@12l134x4t3;
@13l134x5t3;
@14l134x6t3;
@15l134d1x7t4;
@16l134d1x8t4;
@17l134d1x9t4;
@18l134d1x10t4;
@19l134x11t3;
@20l134x12t3;
@21l134x13t4;
@22l134x14t4;
@23l134x15t1;
@24l134x16t1;
<6
>7
c1
#13@26i32l3f25x3 7 0 132;
<7
<1
>1
>2
120
0:25:renaming_table_1966180661
1:14:renaming_table
2:4:work
3:69:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/arf.v
4:6:busy_0
5:6:busy_1
6:6:busy_2
7:6:busy_3
8:6:busy_4
9:11:busy_master
10:10:clearbusy1
11:12:clearbusy1_0
12:12:clearbusy1_1
13:12:clearbusy1_2
14:12:clearbusy1_3
15:12:clearbusy1_4
16:17:clearbusy1_master
17:19:clearbusy1_priorset
18:10:clearbusy2
19:12:clearbusy2_0
20:12:clearbusy2_1
21:12:clearbusy2_2
22:12:clearbusy2_3
23:12:clearbusy2_4
24:17:clearbusy2_master
25:19:clearbusy2_priorset
26:3:clk
27:7:comreg1
28:7:comreg2
29:11:mpft_valid1
30:11:mpft_valid2
31:13:next_bsyand_0
32:13:next_bsyand_1
33:13:next_bsyand_2
34:13:next_bsyand_3
35:13:next_bsyand_4
36:11:next_bsymas
37:6:prmiss
38:9:prsuccess
39:5:prtag
40:5:reset
41:5:rs1_1
42:9:rs1_1busy
43:8:rs1_1tag
44:5:rs1_2
45:9:rs1_2busy
46:8:rs1_2tag
47:5:rs2_1
48:9:rs2_1busy
49:8:rs2_1tag
50:5:rs2_2
51:9:rs2_2busy
52:8:rs2_2tag
53:10:setbusy1_0
54:10:setbusy1_1
55:10:setbusy1_2
56:10:setbusy1_3
57:10:setbusy1_4
58:15:setbusy1_master
59:16:setbusy1_spectag
60:10:setbusy2_0
61:10:setbusy2_1
62:10:setbusy2_2
63:10:setbusy2_3
64:10:setbusy2_4
65:15:setbusy2_master
66:16:setbusy2_spectag
67:7:settag1
68:7:settag2
69:11:settagbusy1
70:16:settagbusy1_addr
71:18:settagbusy1_prior2
72:11:settagbusy2
73:16:settagbusy2_addr
74:4:tag0
75:6:tag0_0
76:6:tag0_1
77:6:tag0_2
78:6:tag0_3
79:6:tag0_4
80:11:tag0_master
81:4:tag1
82:6:tag1_0
83:6:tag1_1
84:6:tag1_2
85:6:tag1_3
86:6:tag1_4
87:11:tag1_master
88:4:tag2
89:6:tag2_0
90:6:tag2_1
91:6:tag2_2
92:6:tag2_3
93:6:tag2_4
94:11:tag2_master
95:4:tag3
96:6:tag3_0
97:6:tag3_1
98:6:tag3_2
99:6:tag3_3
100:6:tag3_4
101:11:tag3_master
102:4:tag4
103:6:tag4_0
104:6:tag4_1
105:6:tag4_2
106:6:tag4_3
107:6:tag4_4
108:11:tag4_master
109:4:tag5
110:6:tag5_0
111:6:tag5_1
112:6:tag5_2
113:6:tag5_3
114:6:tag5_4
115:11:tag5_master
116:9:wesetvec1
117:9:wesetvec2
118:8:wrrfent1
119:8:wrrfent2
<2
>3
4
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#15e1b2f3l154.1054t0;
<4
>5
b116@4l192knt0;
@5l200knt0;
@6l208knt0;
@7l216knt0;
@8l224knt0;
@9l232knt0;
@10l164knt1;
@11l288knt1;
@12l306knt1;
@13l324knt1;
@14l342knt1;
@15l360knt1;
@16l269knt1;
@17l253knt1;
@18l165knt1;
@19l295knt1;
@20l313knt1;
@21l331knt1;
@22l349knt1;
@23l367knt1;
@24l276knt1;
@25l259knt1;
@26l156knt1;
@27l162knt2;
@28l163knt2;
@29l188knt2;
@30l189knt2;
@31l384knt0;
@32l392knt0;
@33l400knt0;
@34l408knt0;
@35l416knt0;
@36l374knt0;
@37l185knt1;
@38l186knt1;
@39l187knt2;
@40l157knt1;
@41l158knt2;
@42l172knt1;
@43l168knt3;
@44l160knt2;
@45l174knt1;
@46l170knt3;
@47l159knt2;
@48l173knt1;
@49l169knt3;
@50l161knt2;
@51l175knt1;
@52l171knt3;
@53l284knt1;
@54l302knt1;
@55l320knt1;
@56l338knt1;
@57l356knt1;
@58l265knt1;
@59l182knt2;
@60l286knt1;
@61l304knt1;
@62l322knt1;
@63l340knt1;
@64l358knt1;
@65l267knt1;
@66l183knt2;
@67l180knt3;
@68l181knt3;
@69l178knt1;
@70l176knt2;
@71l250knt1;
@72l179knt1;
@73l177knt2;
@74l240knt0;
@75l193knt0;
@76l201knt0;
@77l209knt0;
@78l217knt0;
@79l225knt0;
@80l233knt0;
@81l241knt0;
@82l194knt0;
@83l202knt0;
@84l210knt0;
@85l218knt0;
@86l226knt0;
@87l234knt0;
@88l242knt0;
@89l195knt0;
@90l203knt0;
@91l211knt0;
@92l219knt0;
@93l227knt0;
@94l235knt0;
@95l243knt0;
@96l196knt0;
@97l204knt0;
@98l212knt0;
@99l220knt0;
@100l228knt0;
@101l236knt0;
@102l244knt0;
@103l197knt0;
@104l205knt0;
@105l213knt0;
@106l221knt0;
@107l229knt0;
@108l237knt0;
@109l245knt0;
@110l198knt0;
@111l206knt0;
@112l214knt0;
@113l222knt0;
@114l230knt0;
@115l238knt0;
@116l247knt2;
@117l248knt2;
@118l166knt3;
@119l167knt3;
<5
>6
b33@26l416x23t1;
@40l416x37t1;
@41l416x38t2;
@47l416x44t2;
@44l416x41t2;
@50l416x47t2;
@27l416x24t2;
@28l416x25t2;
@10l416x7t1;
@18l416x15t1;
@118l416x115t3;
@119l416x116t3;
@43l416d1x40t3;
@49l416d1x46t3;
@46l416d1x43t3;
@52l416d1x49t3;
@42l416d1x39t1;
@48l416d1x45t1;
@45l416d1x42t1;
@51l416d1x48t1;
@70l416x67t2;
@73l416x70t2;
@69l416x66t1;
@72l416x69t1;
@67l416x64t3;
@68l416x65t3;
@59l416x56t2;
@66l416x63t2;
@37l416x34t1;
@38l416x35t1;
@39l416x36t2;
@29l416x26t2;
@30l416x27t2;
<6
>7
c0
<7
<1
>1
>2
52
0:14:arf_1637797747
1:3:arf
2:4:work
3:69:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/arf.v
4:10:clearbusy1
5:10:clearbusy2
6:3:clk
7:11:comreg1_tag
8:11:comreg2_tag
9:11:mpft_valid1
10:11:mpft_valid2
11:6:prmiss
12:9:prsuccess
13:5:prtag
14:5:reset
15:5:rs1_1
16:9:rs1_1busy
17:9:rs1_1data
18:8:rs1_1tag
19:5:rs1_2
20:9:rs1_2busy
21:9:rs1_2data
22:8:rs1_2tag
23:5:rs2_1
24:9:rs2_1busy
25:9:rs2_1data
26:8:rs2_1tag
27:5:rs2_2
28:9:rs2_2busy
29:9:rs2_2data
30:8:rs2_2tag
31:7:settag1
32:7:settag2
33:13:tagbusy1_addr
34:16:tagbusy1_spectag
35:11:tagbusy1_we
36:13:tagbusy2_addr
37:16:tagbusy2_spectag
38:11:tagbusy2_we
39:6:wdata1
40:6:wdata2
41:3:we1
42:8:we1_0reg
43:10:we1_prior2
44:3:we2
45:8:we2_0reg
46:5:wreg1
47:5:wreg2
48:8:wrrfent1
49:8:wrrfent2
50:7:regfile
51:2:rt
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#16e1b2f3l3.124t0;
<4
>5
b46@4l50knt0;
@5l51knt0;
@6l5knt0;
@7l48knt1;
@8l49knt1;
@9l42knt2;
@10l43knt2;
@11l39knt0;
@12l40knt0;
@13l41knt2;
@14l6knt0;
@15l7knt2;
@16l35knt0;
@17l11knt3;
@18l23knt1;
@19l9knt2;
@20l37knt0;
@21l13knt3;
@22l25knt1;
@23l8knt2;
@24l36knt0;
@25l12knt3;
@26l24knt1;
@27l10knt2;
@28l38knt0;
@29l14knt3;
@30l26knt1;
@31l31knt1;
@32l32knt1;
@33l27knt2;
@34l33knt2;
@35l29knt0;
@36l28knt2;
@37l34knt2;
@38l30knt0;
@39l17knt3;
@40l18knt3;
@41l19knt0;
@42l53knt0;
@43l59knt0;
@44l20knt0;
@45l56knt0;
@46l15knt2;
@47l16knt2;
@48l21knt1;
@49l22knt1;
<5
>6
b39@6l59x3t0;
@14l59x11t0;
@15l59x12t2;
@23l59x20t2;
@19l59x16t2;
@27l59x24t2;
@17l59d1x14t3;
@25l59d1x22t3;
@21l59d1x18t3;
@29l59d1x26t3;
@46l59x43t2;
@47l59x44t2;
@39l59x36t3;
@40l59x37t3;
@41l59x38t0;
@44l59x41t0;
@48l59x45t1;
@49l59x46t1;
@18l59d1x15t1;
@26l59d1x23t1;
@22l59d1x19t1;
@30l59d1x27t1;
@33l59x30t2;
@36l59x33t2;
@35l59x32t0;
@38l59x35t0;
@31l59x28t1;
@32l59x29t1;
@34l59x31t2;
@37l59x34t2;
@16l59d1x13t0;
@24l59d1x21t0;
@20l59d1x17t0;
@28l59d1x25t0;
@11l59x8t0;
@12l59x9t0;
@13l59x10t2;
@9l59x6t2;
@10l59x7t2;
<6
>7
c2
#14@50i86l67x3 7 0 56;
#15@51i87l87x3 7 0 128;
<7
<1
>1
>2
45
0:14:rrf_1612461310
1:3:rrf
2:4:work
3:69:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rrf.v
4:9:and_valid
5:3:clk
6:8:com1data
7:7:com1tag
8:8:com2data
9:7:com2tag
10:6:datarr
11:7:dpaddr1
12:7:dpaddr2
13:5:dpen1
14:5:dpen2
15:8:or_valid
16:5:reset
17:9:rs1_1data
18:8:rs1_1tag
19:10:rs1_1valid
20:9:rs1_2data
21:8:rs1_2tag
22:10:rs1_2valid
23:9:rs2_1data
24:8:rs2_1tag
25:10:rs2_1valid
26:9:rs2_2data
27:8:rs2_2tag
28:10:rs2_2valid
29:5:valid
30:9:wrrfaddr1
31:9:wrrfaddr2
32:9:wrrfaddr3
33:9:wrrfaddr4
34:9:wrrfaddr5
35:9:wrrfdata1
36:9:wrrfdata2
37:9:wrrfdata3
38:9:wrrfdata4
39:9:wrrfdata5
40:7:wrrfen1
41:7:wrrfen2
42:7:wrrfen3
43:7:wrrfen4
44:7:wrrfen5
<2
>3
5
0:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:221:10 "scalar[0:63][31:0]" "<zin_internal>" 0 0 1 7 "integer[0:63]" "<zin_internal>" 0 10 32 0 63 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#17e1b2f3l8.103t0;
<4
>5
b41@4l75knt0;
@5l9knt1;
@6l25knt2;
@7l15knt3;
@8l26knt2;
@9l16knt3;
@10l49knt4;
@11l42knt3;
@12l43knt3;
@13l44knt1;
@14l45knt1;
@15l63knt0;
@16l10knt1;
@17l21knt2;
@18l11knt3;
@19l17knt1;
@20l23knt2;
@21l13knt3;
@22l19knt1;
@23l22knt2;
@24l12knt3;
@25l18knt1;
@26l24knt2;
@27l14knt3;
@28l20knt1;
@29l48knt0;
@30l27knt3;
@31l28knt3;
@32l29knt3;
@33l30knt3;
@34l31knt3;
@35l32knt2;
@36l33knt2;
@37l34knt2;
@38l35knt2;
@39l36knt2;
@40l37knt1;
@41l38knt1;
@42l39knt1;
@43l40knt1;
@44l41knt1;
<5
>6
b37@5l75x2t1;
@16l75x13t1;
@18l75x15t3;
@24l75x21t3;
@21l75x18t3;
@27l75x24t3;
@7l75x4t3;
@9l75x6t3;
@19l75d1x16t1;
@25l75d1x22t1;
@22l75d1x19t1;
@28l75d1x25t1;
@17l75d1x14t2;
@23l75d1x20t2;
@20l75d1x17t2;
@26l75d1x23t2;
@6l75d1x3t2;
@8l75d1x5t2;
@30l75x27t3;
@31l75x28t3;
@32l75x29t3;
@33l75x30t3;
@34l75x31t3;
@35l75x32t2;
@36l75x33t2;
@37l75x34t2;
@38l75x35t2;
@39l75x36t2;
@40l75x37t1;
@41l75x38t1;
@42l75x39t1;
@43l75x40t1;
@44l75x41t1;
@11l75x8t3;
@12l75x9t3;
@13l75x10t1;
@14l75x11t1;
<6
>7
c0
<7
<1
>1
>2
23
0:22:src_manager_1041131050
1:11:src_manager
2:4:work
3:77:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/src_manager.v
4:6:exdst1
5:6:exdst2
6:6:exdst3
7:6:exdst4
8:6:exdst5
9:7:exrslt1
10:7:exrslt2
11:7:exrslt3
12:7:exrslt4
13:7:exrslt5
14:10:kill_spec1
15:10:kill_spec2
16:10:kill_spec3
17:10:kill_spec4
18:10:kill_spec5
19:3:opr
20:7:opr_rdy
21:8:resolved
22:3:src
<2
>3
3
0:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#18e1b2f3l3.40t0;
<4
>5
b19@4l8knt0;
@5l11knt0;
@6l14knt0;
@7l17knt0;
@8l20knt0;
@9l7knt1;
@10l10knt1;
@11l13knt1;
@12l16knt1;
@13l19knt1;
@14l9knt2;
@15l12knt2;
@16l15knt2;
@17l18knt2;
@18l21knt2;
@19l5knt1;
@20l6knt2;
@21l23knt2;
@22l22knt1;
<5
>6
b19@19l23x16t1;
@20l23x17t2;
@9l23x6t1;
@4l23x1t0;
@14l23x11t2;
@10l23x7t1;
@5l23x2t0;
@15l23x12t2;
@11l23x8t1;
@6l23x3t0;
@16l23x13t2;
@12l23x9t1;
@7l23x4t0;
@17l23x14t2;
@13l23x10t1;
@8l23x5t0;
@18l23x15t2;
@22l23d1x19t1;
@21l23d1x18t2;
<6
>7
c0
<7
<1
>1
>2
7
0:17:imm_gen_104745305
1:7:imm_gen
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/imm_gen.v
4:3:imm
5:8:imm_type
6:4:inst
<2
>3
2
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#19e1b2f3l3.19t0;
<4
>5
b3@4l6knt0;
@5l5knt1;
@6l4knt0;
<5
>6
b3@6l6x3t0;
@5l6x2t1;
@4l6d1x1t0;
<6
>7
c0
<7
<1
>1
>2
10
0:20:brimm_gen_2039873511
1:9:brimm_gen
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/brimm_gen.v
4:9:br_offset
5:5:brimm
6:4:inst
7:10:jal_offset
8:11:jalr_offset
9:6:opcode
<2
>3
2
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#20e1b2f3l4.23t0;
<4
>5
b6@4l10knt0;
@5l7knt0;
@6l6knt0;
@7l12knt0;
@8l14knt0;
@9l16knt1;
<5
>6
b2@6l16x3t0;
@5l16d1x2t0;
<6
>7
c0
<7
<1
>1
>2
18
0:30:rs_requestgenerator_1121626873
1:19:rs_requestgenerator
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_reqgen.v
4:8:req1_alu
5:11:req1_branch
6:9:req1_ldst
7:8:req1_mul
8:8:req2_alu
9:11:req2_branch
10:9:req2_ldst
11:8:req2_mul
12:10:req_alunum
13:13:req_branchnum
14:11:req_ldstnum
15:10:req_mulnum
16:7:rsent_1
17:7:rsent_2
<2
>3
3
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#21e1b2f3l3.37t0;
<4
>5
b14@4l7knt0;
@5l10knt0;
@6l16knt0;
@7l13knt0;
@8l8knt0;
@9l11knt0;
@10l17knt0;
@11l14knt0;
@12l9knt1;
@13l12knt1;
@14l18knt1;
@15l15knt1;
@16l5knt2;
@17l6knt2;
<5
>6
b14@16l18x13t2;
@17l18x14t2;
@4l18d1x1t0;
@8l18d1x5t0;
@12l18d1x9t1;
@5l18d1x2t0;
@9l18d1x6t0;
@13l18d1x10t1;
@7l18d1x4t0;
@11l18d1x8t0;
@15l18d1x12t1;
@6l18d1x3t0;
@10l18d1x7t0;
@14l18d1x11t1;
<6
>7
c0
<7
<1
>1
>2
12
0:17:prioenc_453840403
1:7:prioenc
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/prioenc.v
4:9:GRANT_LEN
5:5:32'h4
6:7:REQ_LEN
7:6:32'h10
8:2:en
9:1:i
10:2:in
11:3:out
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
3:126:10 "scalar[15:0]" "<zin_internal>" 0 4 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#22e1b2f3l2.23t0c2p4v5F0L4T0p6v7F0L3T0;
<4
>5
b4@8l9knt1;
@9l12knt2;
@10l7knt3;
@11l8knt4;
<5
>6
b3@10l12x3t3;
@11l12d1x4t4;
@8l12d1x1t1;
<6
>7
c0
<7
<1
>1
>2
12
0:18:maskunit_771119103
1:8:maskunit
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/prioenc.v
4:9:GRANT_LEN
5:5:32'h4
6:7:REQ_LEN
7:6:32'h10
8:1:i
9:2:in
10:4:mask
11:3:out
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
2:126:10 "scalar[15:0]" "<zin_internal>" 0 4 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#23e1b2f3l25.42t0c2p4v5F0L27T0p6v7F0L26T0;
<4
>5
b4@8l35knt1;
@9l31knt2;
@10l30knt3;
@11l32knt2;
<5
>6
b3@10l35x3t3;
@9l35x2t2;
@11l35d1x4t2;
<6
>7
c0
<7
<1
>1
>2
19
0:22:allocateunit_548874770
1:12:allocateunit
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/prioenc.v
4:9:GRANT_LEN
5:5:32'h4
6:7:REQ_LEN
7:6:32'h10
8:11:allocatable
9:4:busy
10:8:busy_msk
11:3:en1
12:3:en2
13:9:free_ent1
14:9:free_ent2
15:6:reqnum
16:4:msku
17:2:p1
18:2:p2
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:126:10 "scalar[15:0]" "<zin_internal>" 0 4 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#24e1b2f3l44.82t0c2p4v5F0L46T0p6v7F0L45T0;
<4
>5
b8@8l55knt1;
@9l49knt2;
@10l58knt2;
@11l50knt1;
@12l51knt1;
@13l52knt3;
@14l53knt3;
@15l54knt4;
<5
>6
b7@9l58x2t2;
@11l58d1x4t1;
@12l58d1x5t1;
@13l58d1x6t3;
@14l58d1x7t3;
@15l58x8t4;
@8l58d1x1t1;
<6
>7
c3
#23@16i17l67x3 7 0 8;
#22@17i16l60x3 7 0 8;
#22@18i18l74x3 7 0 8;
<7
<1
>1
>2
16
0:24:oldest_finder2_640862003
1:14:oldest_finder2
2:4:work
3:79:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/oldest_finder.v
4:6:ENTLEN
5:5:32'h3
6:6:VALLEN
7:5:32'h8
8:4:ent1
9:4:ent2
10:6:entvec
11:6:oldent
12:6:oldval
13:4:val1
14:4:val2
15:6:valvec
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[15:0]" "<zin_internal>" 0 4 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#25e1b2f3l3.23t0c2p4v5F0L4T0p6v7F0L5T0;
<4
>5
b8@8l15knt1;
@9l16knt1;
@10l8knt2;
@11l10knt1;
@12l11knt3;
@13l17knt3;
@14l18knt3;
@15l9knt4;
<5
>6
b4@10l18x3t2;
@15l18x8t4;
@11l18d1x4t1;
@12l18d1x5t3;
<6
>7
c0
<7
<1
>1
>2
19
0:25:oldest_finder4_2030992917
1:14:oldest_finder4
2:4:work
3:79:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/oldest_finder.v
4:6:ENTLEN
5:5:32'h3
6:6:VALLEN
7:5:32'h8
8:6:entvec
9:6:oldent
10:7:oldent1
11:7:oldent2
12:6:oldval
13:7:oldval1
14:7:oldval2
15:6:valvec
16:5:of2_1
17:5:of2_2
18:5:ofmas
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:126:10 "scalar[11:0]" "<zin_internal>" 0 4 1 7 "integer[11:0]" "<zin_internal>" 0 10 32 11 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#26e1b2f3l25.66t0c2p4v5F0L26T0p6v7F0L27T0;
<4
>5
b8@8l30knt1;
@9l32knt2;
@10l37knt2;
@11l38knt2;
@12l33knt3;
@13l39knt3;
@14l40knt3;
@15l31knt4;
<5
>6
b4@8l40x1t1;
@15l40x8t4;
@9l40d1x2t2;
@12l40d1x5t3;
<6
>7
c3
#25@16i13l42x3 7 0 12;
#25@17i14l50x3 7 0 12;
#25@18i15l58x3 7 0 12;
<7
<1
>1
>2
19
0:25:oldest_finder8_1909244323
1:14:oldest_finder8
2:4:work
3:79:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/oldest_finder.v
4:6:ENTLEN
5:5:32'h3
6:6:VALLEN
7:5:32'h8
8:6:entvec
9:6:oldent
10:7:oldent1
11:7:oldent2
12:6:oldval
13:7:oldval1
14:7:oldval2
15:6:valvec
16:5:of4_1
17:5:of4_2
18:5:ofmas
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:126:10 "scalar[23:0]" "<zin_internal>" 0 4 1 7 "integer[23:0]" "<zin_internal>" 0 10 32 23 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#27e1b2f3l68.113t0c2p4v5F0L69T0p6v7F0L70T0;
<4
>5
b8@8l73knt1;
@9l75knt2;
@10l80knt2;
@11l81knt2;
@12l76knt3;
@13l82knt3;
@14l83knt3;
@15l74knt4;
<5
>6
b4@8l83x1t1;
@15l83x8t4;
@9l83d1x2t2;
@12l83d1x5t3;
<6
>7
c3
#26@16i13l85x3 7 0 12;
#26@17i14l95x3 7 0 12;
#25@18i15l105x3 7 0 12;
<7
<1
>1
>2
56
0:21:rs_alu_ent_1192779265
1:10:rs_alu_ent
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_alu.v
4:6:alu_op
5:4:busy
6:3:clk
7:6:dstval
8:7:ex_src1
9:7:ex_src2
10:6:exdst1
11:6:exdst2
12:6:exdst3
13:6:exdst4
14:6:exdst5
15:7:exrslt1
16:7:exrslt2
17:7:exrslt3
18:7:exrslt4
19:7:exrslt5
20:3:imm
21:10:kill_spec1
22:10:kill_spec2
23:10:kill_spec3
24:10:kill_spec4
25:10:kill_spec5
26:8:nextsrc1
27:8:nextsrc2
28:10:nextvalid1
29:10:nextvalid2
30:2:pc
31:5:ready
32:5:reset
33:6:rrftag
34:7:spectag
35:4:src1
36:4:src2
37:5:src_a
38:5:src_b
39:6:valid1
40:6:valid2
41:7:walu_op
42:7:wdstval
43:2:we
44:4:wimm
45:3:wpc
46:7:wrrftag
47:8:wspectag
48:5:wsrc1
49:5:wsrc2
50:6:wsrc_a
51:6:wsrc_b
52:7:wvalid1
53:7:wvalid2
54:7:srcmng1
55:7:srcmng2
<2
>3
6
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#28e1b2f3l5.150t0;
<4
>5
b50@4l33knt0;
@5l10knt1;
@6l8knt1;
@7l30knt1;
@8l24knt2;
@9l25knt2;
@10l37knt3;
@11l40knt3;
@12l43knt3;
@13l46knt3;
@14l49knt3;
@15l36knt2;
@16l39knt2;
@17l42knt2;
@18l45knt2;
@19l48knt2;
@20l28knt2;
@21l38knt1;
@22l41knt1;
@23l44knt1;
@24l47knt1;
@25l50knt1;
@26l58knt2;
@27l59knt2;
@28l60knt1;
@29l61knt1;
@30l27knt2;
@31l26knt1;
@32l9knt1;
@33l29knt3;
@34l34knt4;
@35l53knt2;
@36l54knt2;
@37l31knt5;
@38l32knt5;
@39l55knt1;
@40l56knt1;
@41l21knt0;
@42l18knt1;
@43l23knt1;
@44l16knt2;
@45l11knt2;
@46l17knt3;
@47l22knt4;
@48l12knt2;
@49l13knt2;
@50l19knt5;
@51l20knt5;
@52l14knt1;
@53l15knt1;
<5
>6
b42@6l61x3t1;
@32l61x29t1;
@5l61x2t1;
@45l61x42t2;
@48l61x45t2;
@49l61x46t2;
@52l61x49t1;
@53l61x50t1;
@44l61x41t2;
@46l61x43t3;
@42l61x39t1;
@50l61x47t5;
@51l61x48t5;
@41l61x38t0;
@47l61x44t4;
@43l61x40t1;
@8l61d1x5t2;
@9l61d1x6t2;
@31l61d1x28t1;
@30l61d1x27t2;
@20l61d1x17t2;
@33l61d1x30t3;
@7l61d1x4t1;
@37l61d1x34t5;
@38l61d1x35t5;
@4l61d1x1t0;
@34l61d1x31t4;
@15l61x12t2;
@10l61x7t3;
@21l61x18t1;
@16l61x13t2;
@11l61x8t3;
@22l61x19t1;
@17l61x14t2;
@12l61x9t3;
@23l61x20t1;
@18l61x15t2;
@13l61x10t3;
@24l61x21t1;
@19l61x16t2;
@14l61x11t3;
@25l61x22t1;
<6
>7
c2
#18@54i93l106x3 7 0 72;
#18@55i94l128x3 7 0 72;
<7
<1
>1
>2
173
0:17:rs_alu_1815117036
1:6:rs_alu
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_alu.v
4:6:alu_op
5:8:alu_op_0
6:8:alu_op_1
7:8:alu_op_2
8:8:alu_op_3
9:8:alu_op_4
10:8:alu_op_5
11:8:alu_op_6
12:8:alu_op_7
13:7:busyvec
14:9:clearbusy
15:3:clk
16:6:dstval
17:8:dstval_0
18:8:dstval_1
19:8:dstval_2
20:8:dstval_3
21:8:dstval_4
22:8:dstval_5
23:8:dstval_6
24:8:dstval_7
25:7:ex_src1
26:9:ex_src1_0
27:9:ex_src1_1
28:9:ex_src1_2
29:9:ex_src1_3
30:9:ex_src1_4
31:9:ex_src1_5
32:9:ex_src1_6
33:9:ex_src1_7
34:7:ex_src2
35:9:ex_src2_0
36:9:ex_src2_1
37:9:ex_src2_2
38:9:ex_src2_3
39:9:ex_src2_4
40:9:ex_src2_5
41:9:ex_src2_6
42:9:ex_src2_7
43:6:exdst1
44:6:exdst2
45:6:exdst3
46:6:exdst4
47:6:exdst5
48:7:exrslt1
49:7:exrslt2
50:7:exrslt3
51:7:exrslt4
52:7:exrslt5
53:8:histvect
54:3:imm
55:5:imm_0
56:5:imm_1
57:5:imm_2
58:5:imm_3
59:5:imm_4
60:5:imm_5
61:5:imm_6
62:5:imm_7
63:10:inv_vector
64:15:inv_vector_spec
65:9:issueaddr
66:10:kill_spec1
67:10:kill_spec2
68:10:kill_spec3
69:10:kill_spec4
70:10:kill_spec5
71:10:nextrrfcyc
72:2:pc
73:4:pc_0
74:4:pc_1
75:4:pc_2
76:4:pc_3
77:4:pc_4
78:4:pc_5
79:4:pc_6
80:4:pc_7
81:6:prmiss
82:9:prsuccess
83:5:prtag
84:5:ready
85:7:ready_0
86:7:ready_1
87:7:ready_2
88:7:ready_3
89:7:ready_4
90:7:ready_5
91:7:ready_6
92:7:ready_7
93:5:reset
94:6:rrftag
95:8:rrftag_0
96:8:rrftag_1
97:8:rrftag_2
98:8:rrftag_3
99:8:rrftag_4
100:8:rrftag_5
101:8:rrftag_6
102:8:rrftag_7
103:7:sortbit
104:7:specbit
105:10:specbitvec
106:15:specbitvec_next
107:10:specfixtag
108:7:spectag
109:9:spectag_0
110:9:spectag_1
111:9:spectag_2
112:9:spectag_3
113:9:spectag_4
114:9:spectag_5
115:9:spectag_6
116:9:spectag_7
117:5:src_a
118:7:src_a_0
119:7:src_a_1
120:7:src_a_2
121:7:src_a_3
122:7:src_a_4
123:7:src_a_5
124:7:src_a_6
125:7:src_a_7
126:5:src_b
127:7:src_b_0
128:7:src_b_1
129:7:src_b_2
130:7:src_b_3
131:7:src_b_4
132:7:src_b_5
133:7:src_b_6
134:7:src_b_7
135:6:waddr1
136:6:waddr2
137:9:walu_op_1
138:9:walu_op_2
139:9:wdstval_1
140:9:wdstval_2
141:3:we1
142:3:we2
143:6:wimm_1
144:6:wimm_2
145:5:wpc_1
146:5:wpc_2
147:9:wrrftag_1
148:9:wrrftag_2
149:10:wspecbit_1
150:10:wspecbit_2
151:10:wspectag_1
152:10:wspectag_2
153:7:wsrc1_1
154:7:wsrc1_2
155:7:wsrc2_1
156:7:wsrc2_2
157:8:wsrc_a_1
158:8:wsrc_a_2
159:8:wsrc_b_1
160:8:wsrc_b_2
161:9:wvalid1_1
162:9:wvalid1_2
163:9:wvalid2_1
164:9:wvalid2_2
165:4:ent0
166:4:ent1
167:4:ent2
168:4:ent3
169:4:ent4
170:4:ent5
171:4:ent6
172:4:ent7
<2
>3
9
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#29e1b2f3l153.884t0;
<4
>5
b161@4l211knt0;
@5l243knt0;
@6l255knt0;
@7l267knt0;
@8l279knt0;
@9l291knt0;
@10l303knt0;
@11l315knt0;
@12l327knt0;
@13l158knt1;
@14l166knt2;
@15l156knt2;
@16l208knt2;
@17l240knt2;
@18l252knt2;
@19l264knt2;
@20l276knt2;
@21l288knt2;
@22l300knt2;
@23l312knt2;
@24l324knt2;
@25l202knt3;
@26l234knt3;
@27l246knt3;
@28l258knt3;
@29l270knt3;
@30l282knt3;
@31l294knt3;
@32l306knt3;
@33l318knt3;
@34l203knt3;
@35l235knt3;
@36l247knt3;
@37l259knt3;
@38l271knt3;
@39l283knt3;
@40l295knt3;
@41l307knt3;
@42l319knt3;
@43l217knt4;
@44l220knt4;
@45l223knt4;
@46l226knt4;
@47l229knt4;
@48l216knt3;
@49l219knt3;
@50l222knt3;
@51l225knt3;
@52l228knt3;
@53l163knt5;
@54l206knt3;
@55l238knt3;
@56l250knt3;
@57l262knt3;
@58l274knt3;
@59l286knt3;
@60l298knt3;
@61l310knt3;
@62l322knt3;
@63l334knt1;
@64l344knt1;
@65l167knt6;
@66l218knt2;
@67l221knt2;
@68l224knt2;
@69l227knt2;
@70l230knt2;
@71l164knt2;
@72l205knt3;
@73l237knt3;
@74l249knt3;
@75l261knt3;
@76l273knt3;
@77l285knt3;
@78l297knt3;
@79l309knt3;
@80l321knt3;
@81l159knt2;
@82l160knt2;
@83l161knt7;
@84l204knt1;
@85l236knt2;
@86l248knt2;
@87l260knt2;
@88l272knt2;
@89l284knt2;
@90l296knt2;
@91l308knt2;
@92l320knt2;
@93l157knt2;
@94l207knt4;
@95l239knt4;
@96l251knt4;
@97l263knt4;
@98l275knt4;
@99l287knt4;
@100l299knt4;
@101l311knt4;
@102l323knt4;
@103l331knt1;
@104l213knt2;
@105l330knt1;
@106l354knt1;
@107l162knt7;
@108l212knt7;
@109l244knt7;
@110l256knt7;
@111l268knt7;
@112l280knt7;
@113l292knt7;
@114l304knt7;
@115l316knt7;
@116l328knt7;
@117l209knt8;
@118l241knt8;
@119l253knt8;
@120l265knt8;
@121l277knt8;
@122l289knt8;
@123l301knt8;
@124l313knt8;
@125l325knt8;
@126l210knt8;
@127l242knt8;
@128l254knt8;
@129l266knt8;
@130l278knt8;
@131l290knt8;
@132l302knt8;
@133l314knt8;
@134l326knt8;
@135l170knt6;
@136l171knt6;
@137l183knt0;
@138l197knt0;
@139l180knt2;
@140l194knt2;
@141l168knt2;
@142l169knt2;
@143l178knt3;
@144l192knt3;
@145l173knt3;
@146l187knt3;
@147l179knt4;
@148l193knt4;
@149l185knt2;
@150l199knt2;
@151l184knt7;
@152l198knt7;
@153l174knt3;
@154l188knt3;
@155l175knt3;
@156l189knt3;
@157l181knt8;
@158l195knt8;
@159l182knt8;
@160l196knt8;
@161l176knt2;
@162l190knt2;
@163l177knt2;
@164l191knt2;
<5
>6
b68@15l354x12t2;
@93l354x90t2;
@13l354d1x10t1;
@81l354x78t2;
@82l354x79t2;
@83l354x80t7;
@107l354x104t7;
@53l354d1x50t5;
@71l354x68t2;
@14l354x11t2;
@65l354x62t6;
@141l354x138t2;
@142l354x139t2;
@135l354x132t6;
@136l354x133t6;
@145l354x142t3;
@153l354x150t3;
@155l354x152t3;
@161l354x158t2;
@163l354x160t2;
@143l354x140t3;
@147l354x144t4;
@139l354x136t2;
@157l354x154t8;
@159l354x156t8;
@137l354x134t0;
@151l354x148t7;
@149l354x146t2;
@146l354x143t3;
@154l354x151t3;
@156l354x153t3;
@162l354x159t2;
@164l354x161t2;
@144l354x141t3;
@148l354x145t4;
@140l354x137t2;
@158l354x155t8;
@160l354x157t8;
@138l354x135t0;
@152l354x149t7;
@150l354x147t2;
@25l354d1x22t3;
@34l354d1x31t3;
@84l354d1x81t1;
@72l354d1x69t3;
@54l354d1x51t3;
@94l354d1x91t4;
@16l354d1x13t2;
@117l354d1x114t8;
@126l354d1x123t8;
@4l354d1x1t0;
@108l354d1x105t7;
@104l354d1x101t2;
@48l354x45t3;
@43l354x40t4;
@66l354x63t2;
@49l354x46t3;
@44l354x41t4;
@67l354x64t2;
@50l354x47t3;
@45l354x42t4;
@68l354x65t2;
@51l354x48t3;
@46l354x43t4;
@69l354x66t2;
@52l354x49t3;
@47l354x44t4;
@70l354x67t2;
<6
>7
c8
#28@165i230l443x3 7 0 164;
#28@166i231l488x3 7 0 164;
#28@167i232l533x3 7 0 164;
#28@168i233l578x3 7 0 164;
#28@169i234l623x3 7 0 164;
#28@170i235l668x3 7 0 164;
#28@171i236l713x3 7 0 164;
#28@172i237l758x3 7 0 164;
<7
<1
>1
>2
12
0:23:search_begin_1371029767
1:12:search_begin
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/search_be.v
4:6:ENTNUM
5:5:32'h4
6:6:ENTSEL
7:5:32'h2
8:2:en
9:1:i
10:2:in
11:3:out
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
3:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#30e1b2f3l2.24t0c2p4v5F0L4T0p6v7F0L3T0;
<4
>5
b4@8l9knt1;
@9l12knt2;
@10l7knt3;
@11l8knt4;
<5
>6
b3@10l12x3t3;
@11l12d1x4t4;
@8l12d1x1t1;
<6
>7
c0
<7
<1
>1
>2
12
0:21:search_end_1697522741
1:10:search_end
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/search_be.v
4:6:ENTNUM
5:5:32'h4
6:6:ENTSEL
7:5:32'h2
8:2:en
9:1:i
10:2:in
11:3:out
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
3:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#31e1b2f3l26.48t0c2p4v5F0L28T0p6v7F0L27T0;
<4
>5
b4@8l33knt1;
@9l36knt2;
@10l31knt3;
@11l32knt4;
<5
>6
b3@10l36x3t3;
@11l36d1x4t4;
@8l36d1x1t1;
<6
>7
c0
<7
<1
>1
>2
38
0:26:alloc_issue_ino_1626113287
1:15:alloc_issue_ino
2:4:work
3:81:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/alloc_issue_ino.v
4:6:ENTNUM
5:5:32'h4
6:6:ENTSEL
7:5:32'h2
8:11:allocatable
9:8:allocptr
10:9:allocptr2
11:2:b0
12:2:b1
13:7:busyvec
14:3:clk
15:2:e0
16:2:e1
17:15:exunit_busynext
18:8:issueptr
19:10:issuevalid
20:7:kill_DP
21:3:nb0
22:3:nb1
23:3:ne1
24:7:notfull
25:12:notfull_next
26:14:prbusyvec_next
27:6:prmiss
28:8:readyvec
29:6:reqnum
30:5:reset
31:8:stall_DP
32:3:sb1
33:3:se0
34:3:se1
35:4:snb0
36:4:snb1
37:4:sne1
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#32e1b2f3l5.95t0c2p4v5F0L7T0p6v7F0L6T0;
<4
>5
b24@8l21knt1;
@9l20knt2;
@10l27knt2;
@11l28knt2;
@12l30knt2;
@13l13knt3;
@14l10knt1;
@15l29knt2;
@16l31knt2;
@17l17knt1;
@18l22knt2;
@19l23knt1;
@20l19knt1;
@21l35knt2;
@22l36knt2;
@23l34knt2;
@24l32knt1;
@25l37knt1;
@26l14knt3;
@27l16knt1;
@28l15knt3;
@29l12knt2;
@30l11knt1;
@31l18knt1;
<5
>6
b14@14l37x7t1;
@30l37x23t1;
@29l37x22t2;
@13l37x6t3;
@26l37x19t3;
@28l37x21t3;
@27l37x20t1;
@17l37x10t1;
@31l37x24t1;
@20l37x13t1;
@9l37d1x2t2;
@8l37d1x1t1;
@18l37d1x11t2;
@19l37d1x12t1;
<6
>7
c6
#30@32i39l39x3 7 0 8;
#31@33i41l51x3 7 0 8;
#31@34i40l45x3 7 0 8;
#30@35i44l69x3 7 0 8;
#30@36i42l57x3 7 0 8;
#31@37i43l63x3 7 0 8;
<7
<1
>1
>2
50
0:21:rs_ldst_ent_115709293
1:11:rs_ldst_ent
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_ldst.v
4:4:busy
5:3:clk
6:6:dstval
7:7:ex_src1
8:7:ex_src2
9:6:exdst1
10:6:exdst2
11:6:exdst3
12:6:exdst4
13:6:exdst5
14:7:exrslt1
15:7:exrslt2
16:7:exrslt3
17:7:exrslt4
18:7:exrslt5
19:3:imm
20:10:kill_spec1
21:10:kill_spec2
22:10:kill_spec3
23:10:kill_spec4
24:10:kill_spec5
25:8:nextsrc1
26:8:nextsrc2
27:10:nextvalid1
28:10:nextvalid2
29:2:pc
30:5:ready
31:5:reset
32:6:rrftag
33:7:spectag
34:4:src1
35:4:src2
36:6:valid1
37:6:valid2
38:7:wdstval
39:2:we
40:4:wimm
41:3:wpc
42:7:wrrftag
43:8:wspectag
44:5:wsrc1
45:5:wsrc2
46:7:wvalid1
47:7:wvalid2
48:7:srcmng1
49:7:srcmng2
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#33e1b2f3l3.136t0;
<4
>5
b44@4l8knt0;
@5l6knt0;
@6l25knt0;
@7l19knt1;
@8l20knt1;
@9l29knt2;
@10l32knt2;
@11l35knt2;
@12l38knt2;
@13l41knt2;
@14l28knt1;
@15l31knt1;
@16l34knt1;
@17l37knt1;
@18l40knt1;
@19l23knt1;
@20l30knt0;
@21l33knt0;
@22l36knt0;
@23l39knt0;
@24l42knt0;
@25l50knt1;
@26l51knt1;
@27l52knt0;
@28l53knt0;
@29l22knt1;
@30l21knt0;
@31l7knt0;
@32l24knt2;
@33l26knt3;
@34l45knt1;
@35l46knt1;
@36l47knt0;
@37l48knt0;
@38l16knt0;
@39l18knt0;
@40l14knt1;
@41l9knt1;
@42l15knt2;
@43l17knt3;
@44l10knt1;
@45l11knt1;
@46l12knt0;
@47l13knt0;
<5
>6
b36@5l53x2t0;
@31l53x28t0;
@4l53x1t0;
@41l53x38t1;
@44l53x41t1;
@45l53x42t1;
@46l53x43t0;
@47l53x44t0;
@40l53x37t1;
@42l53x39t2;
@38l53x35t0;
@43l53x40t3;
@39l53x36t0;
@7l53d1x4t1;
@8l53d1x5t1;
@30l53d1x27t0;
@29l53d1x26t1;
@19l53d1x16t1;
@32l53d1x29t2;
@6l53d1x3t0;
@33l53d1x30t3;
@14l53x11t1;
@9l53x6t2;
@20l53x17t0;
@15l53x12t1;
@10l53x7t2;
@21l53x18t0;
@16l53x13t1;
@11l53x8t2;
@22l53x19t0;
@17l53x14t1;
@12l53x9t2;
@23l53x20t0;
@18l53x15t1;
@13l53x10t2;
@24l53x21t0;
<6
>7
c2
#18@48i81l92x3 7 0 72;
#18@49i82l114x3 7 0 72;
<7
<1
>1
>2
102
0:17:rs_ldst_963173914
1:7:rs_ldst
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_ldst.v
4:7:busyvec
5:9:clearbusy
6:3:clk
7:6:dstval
8:8:dstval_0
9:8:dstval_1
10:8:dstval_2
11:8:dstval_3
12:7:ex_src1
13:9:ex_src1_0
14:9:ex_src1_1
15:9:ex_src1_2
16:9:ex_src1_3
17:7:ex_src2
18:9:ex_src2_0
19:9:ex_src2_1
20:9:ex_src2_2
21:9:ex_src2_3
22:6:exdst1
23:6:exdst2
24:6:exdst3
25:6:exdst4
26:6:exdst5
27:7:exrslt1
28:7:exrslt2
29:7:exrslt3
30:7:exrslt4
31:7:exrslt5
32:3:imm
33:5:imm_0
34:5:imm_1
35:5:imm_2
36:5:imm_3
37:10:inv_vector
38:15:inv_vector_spec
39:9:issueaddr
40:10:kill_spec1
41:10:kill_spec2
42:10:kill_spec3
43:10:kill_spec4
44:10:kill_spec5
45:2:pc
46:4:pc_0
47:4:pc_1
48:4:pc_2
49:4:pc_3
50:14:prbusyvec_next
51:6:prmiss
52:9:prsuccess
53:5:prtag
54:5:ready
55:7:ready_0
56:7:ready_1
57:7:ready_2
58:7:ready_3
59:5:reset
60:6:rrftag
61:8:rrftag_0
62:8:rrftag_1
63:8:rrftag_2
64:8:rrftag_3
65:7:specbit
66:10:specbitvec
67:15:specbitvec_next
68:10:specfixtag
69:7:spectag
70:9:spectag_0
71:9:spectag_1
72:9:spectag_2
73:9:spectag_3
74:6:waddr1
75:6:waddr2
76:9:wdstval_1
77:9:wdstval_2
78:3:we1
79:3:we2
80:6:wimm_1
81:6:wimm_2
82:5:wpc_1
83:5:wpc_2
84:9:wrrftag_1
85:9:wrrftag_2
86:10:wspecbit_1
87:10:wspecbit_2
88:10:wspectag_1
89:10:wspectag_2
90:7:wsrc1_1
91:7:wsrc1_2
92:7:wsrc2_1
93:7:wsrc2_2
94:9:wvalid1_1
95:9:wvalid1_2
96:9:wvalid2_1
97:9:wvalid2_2
98:4:ent0
99:4:ent1
100:4:ent2
101:4:ent3
<2
>3
6
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#34e1b2f3l139.496t0;
<4
>5
b94@4l144knt0;
@5l151knt1;
@6l142knt1;
@7l187knt1;
@8l216knt1;
@9l225knt1;
@10l234knt1;
@11l243knt1;
@12l181knt2;
@13l210knt2;
@14l219knt2;
@15l228knt2;
@16l237knt2;
@17l182knt2;
@18l211knt2;
@19l220knt2;
@20l229knt2;
@21l238knt2;
@22l193knt3;
@23l196knt3;
@24l199knt3;
@25l202knt3;
@26l205knt3;
@27l192knt2;
@28l195knt2;
@29l198knt2;
@30l201knt2;
@31l204knt2;
@32l185knt2;
@33l214knt2;
@34l223knt2;
@35l232knt2;
@36l241knt2;
@37l249knt0;
@38l255knt0;
@39l152knt4;
@40l194knt1;
@41l197knt1;
@42l200knt1;
@43l203knt1;
@44l206knt1;
@45l184knt2;
@46l213knt2;
@47l222knt2;
@48l231knt2;
@49l240knt2;
@50l149knt0;
@51l145knt1;
@52l146knt1;
@53l147knt5;
@54l183knt0;
@55l212knt1;
@56l221knt1;
@57l230knt1;
@58l239knt1;
@59l143knt1;
@60l186knt3;
@61l215knt3;
@62l224knt3;
@63l233knt3;
@64l242knt3;
@65l189knt1;
@66l246knt0;
@67l261knt0;
@68l148knt5;
@69l188knt5;
@70l217knt5;
@71l226knt5;
@72l235knt5;
@73l244knt5;
@74l155knt4;
@75l156knt4;
@76l165knt1;
@77l176knt1;
@78l153knt1;
@79l154knt1;
@80l163knt2;
@81l174knt2;
@82l158knt2;
@83l169knt2;
@84l164knt3;
@85l175knt3;
@86l167knt1;
@87l178knt1;
@88l166knt5;
@89l177knt5;
@90l159knt2;
@91l170knt2;
@92l160knt2;
@93l171knt2;
@94l161knt1;
@95l172knt1;
@96l162knt1;
@97l173knt1;
<5
>6
b58@6l261x3t1;
@59l261x56t1;
@4l261d1x1t0;
@51l261x48t1;
@52l261x49t1;
@53l261x50t5;
@68l261x65t5;
@50l261d1x47t0;
@5l261x2t1;
@39l261x36t4;
@78l261x75t1;
@79l261x76t1;
@74l261x71t4;
@75l261x72t4;
@82l261x79t2;
@90l261x87t2;
@92l261x89t2;
@94l261x91t1;
@96l261x93t1;
@80l261x77t2;
@84l261x81t3;
@76l261x73t1;
@88l261x85t5;
@86l261x83t1;
@83l261x80t2;
@91l261x88t2;
@93l261x90t2;
@95l261x92t1;
@97l261x94t1;
@81l261x78t2;
@85l261x82t3;
@77l261x74t1;
@89l261x86t5;
@87l261x84t1;
@12l261d1x9t2;
@17l261d1x14t2;
@54l261d1x51t0;
@45l261d1x42t2;
@32l261d1x29t2;
@60l261d1x57t3;
@7l261d1x4t1;
@69l261d1x66t5;
@65l261d1x62t1;
@27l261x24t2;
@22l261x19t3;
@40l261x37t1;
@28l261x25t2;
@23l261x20t3;
@41l261x38t1;
@29l261x26t2;
@24l261x21t3;
@42l261x39t1;
@30l261x27t2;
@25l261x22t3;
@43l261x40t1;
@31l261x28t2;
@26l261x23t3;
@44l261x41t1;
<6
>7
c4
#33@98i153l310x3 7 0 140;
#33@99i154l349x3 7 0 140;
#33@100i155l388x3 7 0 140;
#33@101i156l427x3 7 0 140;
<7
<1
>1
>2
60
0:24:rs_branch_ent_1199711968
1:13:rs_branch_ent
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_branch.v
4:6:alu_op
5:3:bhr
6:4:busy
7:3:clk
8:6:dstval
9:7:ex_src1
10:7:ex_src2
11:6:exdst1
12:6:exdst2
13:6:exdst3
14:6:exdst4
15:6:exdst5
16:7:exrslt1
17:7:exrslt2
18:7:exrslt3
19:7:exrslt4
20:7:exrslt5
21:3:imm
22:10:kill_spec1
23:10:kill_spec2
24:10:kill_spec3
25:10:kill_spec4
26:10:kill_spec5
27:8:nextsrc1
28:8:nextsrc2
29:10:nextvalid1
30:10:nextvalid2
31:6:opcode
32:2:pc
33:6:praddr
34:6:prcond
35:5:ready
36:5:reset
37:6:rrftag
38:7:spectag
39:4:src1
40:4:src2
41:6:valid1
42:6:valid2
43:7:walu_op
44:4:wbhr
45:7:wdstval
46:2:we
47:4:wimm
48:7:wopcode
49:3:wpc
50:7:wpraddr
51:7:wprcond
52:7:wrrftag
53:8:wspectag
54:5:wsrc1
55:5:wsrc2
56:7:wvalid1
57:7:wvalid2
58:7:srcmng1
59:7:srcmng2
<2
>3
7
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#35e1b2f3l5.158t0;
<4
>5
b54@4l33knt0;
@5l35knt1;
@6l10knt2;
@7l8knt2;
@8l32knt2;
@9l26knt3;
@10l27knt3;
@11l41knt4;
@12l44knt4;
@13l47knt4;
@14l50knt4;
@15l53knt4;
@16l40knt3;
@17l43knt3;
@18l46knt3;
@19l49knt3;
@20l52knt3;
@21l30knt3;
@22l42knt2;
@23l45knt2;
@24l48knt2;
@25l51knt2;
@26l54knt2;
@27l62knt3;
@28l63knt3;
@29l64knt2;
@30l65knt2;
@31l38knt5;
@32l29knt3;
@33l37knt3;
@34l36knt2;
@35l28knt2;
@36l9knt2;
@37l31knt4;
@38l34knt6;
@39l57knt3;
@40l58knt3;
@41l59knt2;
@42l60knt2;
@43l19knt0;
@44l21knt1;
@45l18knt2;
@46l25knt2;
@47l16knt3;
@48l24knt5;
@49l11knt3;
@50l23knt3;
@51l22knt2;
@52l17knt4;
@53l20knt6;
@54l12knt3;
@55l13knt3;
@56l14knt2;
@57l15knt2;
<5
>6
b46@7l65x4t2;
@36l65x33t2;
@6l65x3t2;
@49l65x46t3;
@54l65x51t3;
@55l65x52t3;
@56l65x53t2;
@57l65x54t2;
@47l65x44t3;
@52l65x49t4;
@45l65x42t2;
@43l65x40t0;
@53l65x50t6;
@44l65x41t1;
@51l65x48t2;
@50l65x47t3;
@48l65x45t5;
@46l65x43t2;
@9l65d1x6t3;
@10l65d1x7t3;
@35l65d1x32t2;
@32l65d1x29t3;
@21l65d1x18t3;
@37l65d1x34t4;
@8l65d1x5t2;
@4l65d1x1t0;
@38l65d1x35t6;
@5l65d1x2t1;
@34l65d1x31t2;
@33l65d1x30t3;
@31l65d1x28t5;
@16l65x13t3;
@11l65x8t4;
@22l65x19t2;
@17l65x14t3;
@12l65x9t4;
@23l65x20t2;
@18l65x15t3;
@13l65x10t4;
@24l65x21t2;
@19l65x16t3;
@14l65x11t4;
@25l65x22t2;
@20l65x17t3;
@15l65x12t4;
@26l65x23t2;
<6
>7
c2
#18@58i101l114x3 7 0 72;
#18@59i102l136x3 7 0 72;
<7
<1
>1
>2
137
0:19:rs_branch_233722695
1:9:rs_branch
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_branch.v
4:6:alu_op
5:8:alu_op_0
6:8:alu_op_1
7:8:alu_op_2
8:8:alu_op_3
9:3:bhr
10:5:bhr_0
11:5:bhr_1
12:5:bhr_2
13:5:bhr_3
14:7:busyvec
15:9:clearbusy
16:3:clk
17:6:dstval
18:8:dstval_0
19:8:dstval_1
20:8:dstval_2
21:8:dstval_3
22:7:ex_src1
23:9:ex_src1_0
24:9:ex_src1_1
25:9:ex_src1_2
26:9:ex_src1_3
27:7:ex_src2
28:9:ex_src2_0
29:9:ex_src2_1
30:9:ex_src2_2
31:9:ex_src2_3
32:6:exdst1
33:6:exdst2
34:6:exdst3
35:6:exdst4
36:6:exdst5
37:7:exrslt1
38:7:exrslt2
39:7:exrslt3
40:7:exrslt4
41:7:exrslt5
42:3:imm
43:5:imm_0
44:5:imm_1
45:5:imm_2
46:5:imm_3
47:10:inv_vector
48:15:inv_vector_spec
49:9:issueaddr
50:10:kill_spec1
51:10:kill_spec2
52:10:kill_spec3
53:10:kill_spec4
54:10:kill_spec5
55:6:opcode
56:8:opcode_0
57:8:opcode_1
58:8:opcode_2
59:8:opcode_3
60:2:pc
61:4:pc_0
62:4:pc_1
63:4:pc_2
64:4:pc_3
65:6:praddr
66:8:praddr_0
67:8:praddr_1
68:8:praddr_2
69:8:praddr_3
70:14:prbusyvec_next
71:6:prcond
72:8:prcond_0
73:8:prcond_1
74:8:prcond_2
75:8:prcond_3
76:6:prmiss
77:9:prsuccess
78:5:prtag
79:5:ready
80:7:ready_0
81:7:ready_1
82:7:ready_2
83:7:ready_3
84:5:reset
85:6:rrftag
86:8:rrftag_0
87:8:rrftag_1
88:8:rrftag_2
89:8:rrftag_3
90:7:specbit
91:10:specbitvec
92:15:specbitvec_next
93:10:specfixtag
94:7:spectag
95:9:spectag_0
96:9:spectag_1
97:9:spectag_2
98:9:spectag_3
99:6:waddr1
100:6:waddr2
101:9:walu_op_1
102:9:walu_op_2
103:6:wbhr_1
104:6:wbhr_2
105:9:wdstval_1
106:9:wdstval_2
107:3:we1
108:3:we2
109:6:wimm_1
110:6:wimm_2
111:9:wopcode_1
112:9:wopcode_2
113:5:wpc_1
114:5:wpc_2
115:9:wpraddr_1
116:9:wpraddr_2
117:9:wprcond_1
118:9:wprcond_2
119:9:wrrftag_1
120:9:wrrftag_2
121:10:wspecbit_1
122:10:wspecbit_2
123:10:wspectag_1
124:10:wspectag_2
125:7:wsrc1_1
126:7:wsrc1_2
127:7:wsrc2_1
128:7:wsrc2_2
129:9:wvalid1_1
130:9:wvalid1_2
131:9:wvalid2_1
132:9:wvalid2_2
133:4:ent0
134:4:ent1
135:4:ent2
136:4:ent3
<2
>3
8
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#36e1b2f3l162.613t0;
<4
>5
b129@4l222knt0;
@5l256knt0;
@6l270knt0;
@7l284knt0;
@8l298knt0;
@9l225knt1;
@10l258knt1;
@11l272knt1;
@12l286knt1;
@13l300knt1;
@14l167knt0;
@15l174knt2;
@16l165knt2;
@17l221knt2;
@18l255knt2;
@19l269knt2;
@20l283knt2;
@21l297knt2;
@22l215knt3;
@23l249knt3;
@24l263knt3;
@25l277knt3;
@26l291knt3;
@27l216knt3;
@28l250knt3;
@29l264knt3;
@30l278knt3;
@31l292knt3;
@32l232knt4;
@33l235knt4;
@34l238knt4;
@35l241knt4;
@36l244knt4;
@37l231knt3;
@38l234knt3;
@39l237knt3;
@40l240knt3;
@41l243knt3;
@42l219knt3;
@43l253knt3;
@44l267knt3;
@45l281knt3;
@46l295knt3;
@47l307knt0;
@48l313knt0;
@49l175knt5;
@50l233knt2;
@51l236knt2;
@52l239knt2;
@53l242knt2;
@54l245knt2;
@55l228knt6;
@56l261knt6;
@57l275knt6;
@58l289knt6;
@59l303knt6;
@60l218knt3;
@61l252knt3;
@62l266knt3;
@63l280knt3;
@64l294knt3;
@65l227knt3;
@66l260knt3;
@67l274knt3;
@68l288knt3;
@69l302knt3;
@70l172knt0;
@71l226knt2;
@72l259knt2;
@73l273knt2;
@74l287knt2;
@75l301knt2;
@76l168knt2;
@77l169knt2;
@78l170knt7;
@79l217knt0;
@80l251knt2;
@81l265knt2;
@82l279knt2;
@83l293knt2;
@84l166knt2;
@85l220knt4;
@86l254knt4;
@87l268knt4;
@88l282knt4;
@89l296knt4;
@90l224knt2;
@91l305knt0;
@92l319knt0;
@93l171knt7;
@94l223knt7;
@95l257knt7;
@96l271knt7;
@97l285knt7;
@98l299knt7;
@99l178knt5;
@100l179knt5;
@101l189knt0;
@102l206knt0;
@103l192knt1;
@104l209knt1;
@105l188knt2;
@106l205knt2;
@107l176knt2;
@108l177knt2;
@109l186knt3;
@110l203knt3;
@111l195knt6;
@112l212knt6;
@113l181knt3;
@114l198knt3;
@115l194knt3;
@116l211knt3;
@117l193knt2;
@118l210knt2;
@119l187knt4;
@120l204knt4;
@121l191knt2;
@122l208knt2;
@123l190knt7;
@124l207knt7;
@125l182knt3;
@126l199knt3;
@127l183knt3;
@128l200knt3;
@129l184knt2;
@130l201knt2;
@131l185knt2;
@132l202knt2;
<5
>6
b73@16l319x13t2;
@84l319x81t2;
@14l319d1x11t0;
@76l319x73t2;
@77l319x74t2;
@78l319x75t7;
@93l319x90t7;
@70l319d1x67t0;
@15l319x12t2;
@49l319x46t5;
@107l319x104t2;
@108l319x105t2;
@99l319x96t5;
@100l319x97t5;
@113l319x110t3;
@125l319x122t3;
@127l319x124t3;
@129l319x126t2;
@131l319x128t2;
@109l319x106t3;
@119l319x116t4;
@105l319x102t2;
@101l319x98t0;
@123l319x120t7;
@121l319x118t2;
@103l319x100t1;
@117l319x114t2;
@115l319x112t3;
@111l319x108t6;
@114l319x111t3;
@126l319x123t3;
@128l319x125t3;
@130l319x127t2;
@132l319x129t2;
@110l319x107t3;
@120l319x117t4;
@106l319x103t2;
@102l319x99t0;
@124l319x121t7;
@122l319x119t2;
@104l319x101t1;
@118l319x115t2;
@116l319x113t3;
@112l319x109t6;
@22l319d1x19t3;
@27l319d1x24t3;
@79l319d1x76t0;
@60l319d1x57t3;
@42l319d1x39t3;
@85l319d1x82t4;
@17l319d1x14t2;
@4l319d1x1t0;
@94l319d1x91t7;
@90l319d1x87t2;
@9l319d1x6t1;
@71l319d1x68t2;
@65l319d1x62t3;
@55l319d1x52t6;
@37l319x34t3;
@32l319x29t4;
@50l319x47t2;
@38l319x35t3;
@33l319x30t4;
@51l319x48t2;
@39l319x36t3;
@34l319x31t4;
@52l319x49t2;
@40l319x37t3;
@35l319x32t4;
@53l319x50t2;
@41l319x38t3;
@36l319x33t4;
@54l319x51t2;
<6
>7
c4
#35@133i203l368x3 7 0 180;
#35@134i204l417x3 7 0 180;
#35@135i205l466x3 7 0 180;
#35@136i206l515x3 7 0 180;
<7
<1
>1
>2
12
0:18:prioenc_1930902672
1:7:prioenc
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/prioenc.v
4:9:GRANT_LEN
5:5:32'b1
6:7:REQ_LEN
7:5:32'h2
8:2:en
9:1:i
10:2:in
11:3:out
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
3:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#37e1b2f3l2.23t0c2p4v5F0L4T0p6v7F0L3T0;
<4
>5
b4@8l9knt1;
@9l12knt2;
@10l7knt3;
@11l8knt4;
<5
>6
b3@10l12x3t3;
@11l12d1x4t4;
@8l12d1x1t1;
<6
>7
c0
<7
<1
>1
>2
12
0:19:maskunit_1325447831
1:8:maskunit
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/prioenc.v
4:9:GRANT_LEN
5:5:32'b1
6:7:REQ_LEN
7:5:32'h2
8:1:i
9:2:in
10:4:mask
11:3:out
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
2:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#38e1b2f3l25.42t0c2p4v5F0L27T0p6v7F0L26T0;
<4
>5
b4@8l35knt1;
@9l31knt2;
@10l30knt3;
@11l32knt2;
<5
>6
b3@10l35x3t3;
@9l35x2t2;
@11l35d1x4t2;
<6
>7
c0
<7
<1
>1
>2
19
0:23:allocateunit_1011977393
1:12:allocateunit
2:4:work
3:73:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/prioenc.v
4:9:GRANT_LEN
5:5:32'b1
6:7:REQ_LEN
7:5:32'h2
8:11:allocatable
9:4:busy
10:8:busy_msk
11:3:en1
12:3:en2
13:9:free_ent1
14:9:free_ent2
15:6:reqnum
16:4:msku
17:2:p1
18:2:p2
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#39e1b2f3l44.82t0c2p4v5F0L46T0p6v7F0L45T0;
<4
>5
b8@8l55knt1;
@9l49knt2;
@10l58knt2;
@11l50knt1;
@12l51knt1;
@13l52knt3;
@14l53knt3;
@15l54knt2;
<5
>6
b7@9l58x2t2;
@11l58d1x4t1;
@12l58d1x5t1;
@13l58d1x6t3;
@14l58d1x7t3;
@15l58x8t2;
@8l58d1x1t1;
<6
>7
c3
#38@16i17l67x3 7 0 8;
#37@17i16l60x3 7 0 8;
#37@18i18l74x3 7 0 8;
<7
<1
>1
>2
52
0:20:rs_mul_ent_133935032
1:10:rs_mul_ent
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_mul.v
4:4:busy
5:3:clk
6:6:dstval
7:7:ex_src1
8:7:ex_src2
9:6:exdst1
10:6:exdst2
11:6:exdst3
12:6:exdst4
13:6:exdst5
14:7:exrslt1
15:7:exrslt2
16:7:exrslt3
17:7:exrslt4
18:7:exrslt5
19:10:kill_spec1
20:10:kill_spec2
21:10:kill_spec3
22:10:kill_spec4
23:10:kill_spec5
24:8:nextsrc1
25:8:nextsrc2
26:10:nextvalid1
27:10:nextvalid2
28:5:ready
29:5:reset
30:6:rrftag
31:8:sel_lohi
32:7:spectag
33:4:src1
34:11:src1_signed
35:4:src2
36:11:src2_signed
37:6:valid1
38:6:valid2
39:7:wdstval
40:2:we
41:7:wrrftag
42:9:wsel_lohi
43:8:wspectag
44:5:wsrc1
45:12:wsrc1_signed
46:5:wsrc2
47:12:wsrc2_signed
48:7:wvalid1
49:7:wvalid2
50:7:srcmng1
51:7:srcmng2
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#40e1b2f3l4.141t0;
<4
>5
b46@4l9knt0;
@5l7knt0;
@6l25knt0;
@7l21knt1;
@8l22knt1;
@9l32knt2;
@10l35knt2;
@11l38knt2;
@12l41knt2;
@13l44knt2;
@14l31knt1;
@15l34knt1;
@16l37knt1;
@17l40knt1;
@18l43knt1;
@19l33knt0;
@20l36knt0;
@21l39knt0;
@22l42knt0;
@23l45knt0;
@24l53knt1;
@25l54knt1;
@26l55knt0;
@27l56knt0;
@28l23knt0;
@29l8knt0;
@30l24knt2;
@31l29knt0;
@32l26knt3;
@33l48knt1;
@34l27knt0;
@35l49knt1;
@36l28knt0;
@37l50knt0;
@38l51knt0;
@39l15knt0;
@40l20knt0;
@41l14knt2;
@42l19knt0;
@43l16knt3;
@44l10knt1;
@45l17knt0;
@46l11knt1;
@47l18knt0;
@48l12knt0;
@49l13knt0;
<5
>6
b38@5l56x2t0;
@29l56x26t0;
@4l56x1t0;
@44l56x41t1;
@46l56x43t1;
@48l56x45t0;
@49l56x46t0;
@41l56x38t2;
@39l56x36t0;
@43l56x40t3;
@45l56x42t0;
@47l56x44t0;
@42l56x39t0;
@40l56x37t0;
@7l56d1x4t1;
@8l56d1x5t1;
@28l56d1x25t0;
@30l56d1x27t2;
@6l56d1x3t0;
@32l56d1x29t3;
@34l56d1x31t0;
@36l56d1x33t0;
@31l56d1x28t0;
@14l56x11t1;
@9l56x6t2;
@19l56x16t0;
@15l56x12t1;
@10l56x7t2;
@20l56x17t0;
@16l56x13t1;
@11l56x8t2;
@21l56x18t0;
@17l56x14t1;
@12l56x9t2;
@22l56x19t0;
@18l56x15t1;
@13l56x10t2;
@23l56x20t0;
<6
>7
c2
#18@50i85l97x3 7 0 72;
#18@51i86l119x3 7 0 72;
<7
<1
>1
>2
88
0:16:rs_mul_839623438
1:6:rs_mul
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/rs_mul.v
4:7:busyvec
5:9:clearbusy
6:3:clk
7:6:dstval
8:8:dstval_0
9:8:dstval_1
10:7:ex_src1
11:9:ex_src1_0
12:9:ex_src1_1
13:7:ex_src2
14:9:ex_src2_0
15:9:ex_src2_1
16:6:exdst1
17:6:exdst2
18:6:exdst3
19:6:exdst4
20:6:exdst5
21:7:exrslt1
22:7:exrslt2
23:7:exrslt3
24:7:exrslt4
25:7:exrslt5
26:10:inv_vector
27:15:inv_vector_spec
28:9:issueaddr
29:10:kill_spec1
30:10:kill_spec2
31:10:kill_spec3
32:10:kill_spec4
33:10:kill_spec5
34:6:prmiss
35:9:prsuccess
36:5:prtag
37:5:ready
38:7:ready_0
39:7:ready_1
40:5:reset
41:6:rrftag
42:8:rrftag_0
43:8:rrftag_1
44:8:sel_lohi
45:10:sel_lohi_0
46:10:sel_lohi_1
47:7:specbit
48:10:specbitvec
49:15:specbitvec_next
50:10:specfixtag
51:7:spectag
52:9:spectag_0
53:9:spectag_1
54:11:src1_signed
55:13:src1_signed_0
56:13:src1_signed_1
57:11:src2_signed
58:13:src2_signed_0
59:13:src2_signed_1
60:6:waddr1
61:6:waddr2
62:9:wdstval_1
63:9:wdstval_2
64:3:we1
65:3:we2
66:9:wrrftag_1
67:9:wrrftag_2
68:11:wsel_lohi_1
69:11:wsel_lohi_2
70:10:wspecbit_1
71:10:wspecbit_2
72:10:wspectag_1
73:10:wspectag_2
74:7:wsrc1_1
75:7:wsrc1_2
76:14:wsrc1_signed_1
77:14:wsrc1_signed_2
78:7:wsrc2_1
79:7:wsrc2_2
80:14:wsrc2_signed_1
81:14:wsrc2_signed_2
82:9:wvalid1_1
83:9:wvalid1_2
84:9:wvalid2_1
85:9:wvalid2_2
86:4:ent0
87:4:ent1
<2
>3
6
0:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#41e1b2f3l144.394t0;
<4
>5
b82@4l149knt0;
@5l155knt1;
@6l147knt1;
@7l192knt1;
@8l222knt1;
@9l233knt1;
@10l188knt2;
@11l218knt2;
@12l229knt2;
@13l189knt2;
@14l219knt2;
@15l230knt2;
@16l201knt3;
@17l204knt3;
@18l207knt3;
@19l210knt3;
@20l213knt3;
@21l200knt2;
@22l203knt2;
@23l206knt2;
@24l209knt2;
@25l212knt2;
@26l241knt0;
@27l245knt0;
@28l156knt4;
@29l202knt1;
@30l205knt1;
@31l208knt1;
@32l211knt1;
@33l214knt1;
@34l150knt1;
@35l151knt1;
@36l152knt5;
@37l190knt0;
@38l220knt1;
@39l231knt1;
@40l148knt1;
@41l191knt3;
@42l221knt3;
@43l232knt3;
@44l197knt1;
@45l226knt1;
@46l237knt1;
@47l194knt1;
@48l239knt0;
@49l249knt0;
@50l153knt5;
@51l193knt5;
@52l223knt5;
@53l234knt5;
@54l195knt1;
@55l224knt1;
@56l235knt1;
@57l196knt1;
@58l225knt1;
@59l236knt1;
@60l159knt4;
@61l160knt4;
@62l167knt1;
@63l180knt1;
@64l157knt1;
@65l158knt1;
@66l166knt3;
@67l179knt3;
@68l172knt1;
@69l185knt1;
@70l169knt1;
@71l182knt1;
@72l168knt5;
@73l181knt5;
@74l162knt2;
@75l175knt2;
@76l170knt1;
@77l183knt1;
@78l163knt2;
@79l176knt2;
@80l171knt1;
@81l184knt1;
@82l164knt1;
@83l177knt1;
@84l165knt1;
@85l178knt1;
<5
>6
b60@6l249x3t1;
@40l249x37t1;
@4l249d1x1t0;
@34l249x31t1;
@35l249x32t1;
@36l249x33t5;
@50l249x47t5;
@5l249x2t1;
@28l249x25t4;
@64l249x61t1;
@65l249x62t1;
@60l249x57t4;
@61l249x58t4;
@74l249x71t2;
@78l249x75t2;
@82l249x79t1;
@84l249x81t1;
@66l249x63t3;
@62l249x59t1;
@72l249x69t5;
@70l249x67t1;
@76l249x73t1;
@80l249x77t1;
@68l249x65t1;
@75l249x72t2;
@79l249x76t2;
@83l249x80t1;
@85l249x82t1;
@67l249x64t3;
@63l249x60t1;
@73l249x70t5;
@71l249x68t1;
@77l249x74t1;
@81l249x78t1;
@69l249x66t1;
@10l249d1x7t2;
@13l249d1x10t2;
@37l249d1x34t0;
@41l249d1x38t3;
@7l249d1x4t1;
@51l249d1x48t5;
@47l249d1x44t1;
@54l249d1x51t1;
@57l249d1x54t1;
@44l249d1x41t1;
@21l249x18t2;
@16l249x13t3;
@29l249x26t1;
@22l249x19t2;
@17l249x14t3;
@30l249x27t1;
@23l249x20t2;
@18l249x15t3;
@31l249x28t1;
@24l249x21t2;
@19l249x16t3;
@32l249x29t1;
@25l249x22t2;
@20l249x17t3;
@33l249x30t1;
<6
>7
c2
#40@86i143l297x3 7 0 148;
#40@87i144l338x3 7 0 148;
<7
<1
>1
>2
8
0:19:src_a_mux_409618879
1:9:src_a_mux
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/srcsel.v
4:9:alu_src_a
5:2:pc
6:3:rs1
7:9:src_a_sel
<2
>3
2
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#42e1b2f3l4.20t0;
<4
>5
b4@4l8knt0;
@5l6knt0;
@6l7knt0;
@7l5knt1;
<5
>6
b4@7l8x4t1;
@5l8x2t0;
@6l8x3t0;
@4l8d1x1t0;
<6
>7
c0
<7
<1
>1
>2
8
0:19:src_b_mux_623849638
1:9:src_b_mux
2:4:work
3:72:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/srcsel.v
4:9:alu_src_b
5:3:imm
6:3:rs2
7:9:src_b_sel
<2
>3
2
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#43e1b2f3l23.40t0;
<4
>5
b4@4l27knt0;
@5l25knt0;
@6l26knt0;
@7l24knt1;
<5
>6
b4@7l27x4t1;
@5l27x2t0;
@6l27x3t0;
@4l27d1x1t0;
<6
>7
c0
<7
<1
>1
>2
9
0:14:alu_1503331850
1:3:alu
2:4:work
3:69:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/alu.v
4:3:in1
5:3:in2
6:2:op
7:3:out
8:5:shamt
<2
>3
3
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#44e1b2f3l6.38t0;
<4
>5
b5@4l8knt0;
@5l9knt0;
@6l7knt1;
@7l10knt0;
@8l13knt2;
<5
>6
b4@6l13x3t1;
@4l13x1t0;
@5l13x2t0;
@7l13d1x4t0;
<6
>7
c0
<7
<1
>1
>2
29
0:20:exunit_alu_299164758
1:10:exunit_alu
2:4:work
3:76:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/exunit_alu.v
4:6:alu_op
5:7:alusrc1
6:7:alusrc2
7:4:busy
8:3:clk
9:6:dstval
10:7:ex_src1
11:7:ex_src2
12:3:imm
13:5:issue
14:16:kill_speculative
15:2:pc
16:6:prmiss
17:5:reset
18:6:result
19:6:rob_we
20:6:rrf_we
21:7:specbit
22:7:spectag
23:10:spectagfix
24:5:src_a
25:5:src_b
26:5:alice
27:4:samx
28:4:sbmx
<2
>3
5
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#45e1b2f3l4.67t0;
<4
>5
b22@4l15knt0;
@5l27knt1;
@6l28knt1;
@7l30knt2;
@8l6knt2;
@9l12knt2;
@10l8knt1;
@11l9knt1;
@12l11knt1;
@13l18knt2;
@14l24knt2;
@15l10knt1;
@16l19knt2;
@17l7knt2;
@18l21knt1;
@19l23knt2;
@20l22knt2;
@21l17knt2;
@22l16knt3;
@23l20knt3;
@24l13knt4;
@25l14knt4;
<5
>6
b19@8l30x5t2;
@17l30x14t2;
@10l30x7t1;
@11l30x8t1;
@15l30x12t1;
@12l30x9t1;
@9l30x6t2;
@24l30x21t4;
@25l30x22t4;
@4l30x1t0;
@22l30x19t3;
@21l30x18t2;
@13l30x10t2;
@16l30x13t2;
@23l30x20t3;
@18l30d1x15t1;
@20l30d1x17t2;
@19l30d1x16t2;
@14l30d1x11t2;
<6
>7
c3
#44@26i44l60x3 7 0 12;
#42@27i42l44x3 7 0 12;
#43@28i43l52x3 7 0 12;
<7
<1
>1
>2
12
0:23:search_begin_1721503166
1:12:search_begin
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/search_be.v
4:6:ENTNUM
5:6:32'h20
6:6:ENTSEL
7:5:32'h5
8:2:en
9:1:i
10:2:in
11:3:out
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#46e1b2f3l2.24t0c2p4v5F0L4T0p6v7F0L3T0;
<4
>5
b4@8l9knt1;
@9l12knt2;
@10l7knt3;
@11l8knt4;
<5
>6
b3@10l12x3t3;
@11l12d1x4t4;
@8l12d1x1t1;
<6
>7
c0
<7
<1
>1
>2
12
0:19:search_end_73537443
1:10:search_end
2:4:work
3:75:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/search_be.v
4:6:ENTNUM
5:6:32'h20
6:6:ENTSEL
7:5:32'h5
8:2:en
9:1:i
10:2:in
11:3:out
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#47e1b2f3l26.48t0c2p4v5F0L28T0p6v7F0L27T0;
<4
>5
b4@8l33knt1;
@9l36knt2;
@10l31knt3;
@11l32knt4;
<5
>6
b3@10l36x3t3;
@11l36d1x4t4;
@8l36d1x1t1;
<6
>7
c0
<7
<1
>1
>2
51
0:18:storebuf_396625489
1:8:storebuf
2:4:work
3:74:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/storebuf.v
4:5:L1[0]
5:4:addr
6:3:clk
7:9:completed
8:6:comptr
9:4:data
10:6:finptr
11:11:finptr_next
12:3:hit
13:6:hitvec
14:10:hitvec_rot
15:6:ldaddr
16:6:lddata
17:5:ldent
18:9:ldent_rot
19:12:memoccupy_ld
20:3:nb0
21:3:nb1
22:3:ne1
23:13:notempty_next
24:12:notfull_next
25:6:prmiss
26:9:prsuccess
27:5:prtag
28:5:reset
29:7:retaddr
30:7:retdata
31:6:retptr
32:7:sb_full
33:7:specbit
34:11:specbit_cls
35:7:spectag
36:10:spectagfix
37:6:staddr
38:5:stcom
39:6:stdata
40:5:stfin
41:8:stretire
42:9:stspecbit
43:9:stspectag
44:5:valid
45:9:valid_cls
46:8:vecshamt
47:10:findhitent
48:4:snb0
49:4:snb1
50:4:sne1
<2
>3
6
0:221:10 "scalar[0:31][31:0]" "<zin_internal>" 0 0 1 7 "integer[0:31]" "<zin_internal>" 0 10 32 0 31 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:217:10 "scalar[0:31][4:0]" "<zin_internal>" 0 0 1 7 "integer[0:31]" "<zin_internal>" 0 10 32 0 31 10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#48e1b2f3l3.167t0C1B4P3S98E103;
<4
>5
b42@5l37knt0;
@6l5knt1;
@7l33knt2;
@8l29knt3;
@9l36knt0;
@10l28knt3;
@11l47knt3;
@12l25knt1;
@13l49knt2;
@14l50knt4;
@15l23knt2;
@16l24knt2;
@17l52knt3;
@18l51knt3;
@19l20knt1;
@20l46knt3;
@21l44knt3;
@22l45knt3;
@23l43knt1;
@24l42knt1;
@25l8knt1;
@26l7knt1;
@27l9knt3;
@28l6knt1;
@29l19knt2;
@30l18knt2;
@31l30knt3;
@32l21knt1;
@33l35knt2;
@34l40knt2;
@35l32knt5;
@36l10knt3;
@37l15knt2;
@38l16knt1;
@39l14knt2;
@40l11knt1;
@41l17knt1;
@42l12knt1;
@43l13knt3;
@44l34knt2;
@45l41knt2;
@46l53knt3;
<5
>6
b20@6l53x2t1;
@28l53x24t1;
@26l53x22t1;
@25l53x21t1;
@27l53x23t3;
@36l53x32t3;
@40l53x36t1;
@42l53x38t1;
@43l53x39t3;
@39l53x35t2;
@37l53x33t2;
@38l53x34t1;
@41l53d1x37t1;
@30l53d1x26t2;
@29l53d1x25t2;
@19l53x15t1;
@32l53d1x28t1;
@15l53x11t2;
@16l53d1x12t2;
@12l53d1x8t1;
<6
>7
c4
#47@47i66l77x3 7 0 8;
#46@48i65l70x3 7 0 8;
#46@49i63l56x3 7 0 8;
#47@50i64l63x3 7 0 8;
<7
<1
>1
>2
43
0:22:exunit_ldst_1391606400
1:11:exunit_ldst
2:4:work
3:77:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/exunit_ldst.v
4:4:busy
5:9:busy_next
6:9:clearbusy
7:3:clk
8:6:dstval
9:12:dstval_latch
10:7:effaddr
11:7:ex_src1
12:7:ex_src2
13:6:fullsb
14:5:hitsb
15:11:hitsb_latch
16:3:imm
17:15:insnvalid_latch
18:5:issue
19:16:kill_speculative
20:9:killspec1
21:6:ldaddr
22:9:lddatamem
23:8:lddatasb
24:14:lddatasb_latch
25:12:memoccupy_ld
26:2:pc
27:6:prmiss
28:5:reset
29:6:result
30:6:rob_we
31:6:rrf_we
32:6:rrftag
33:12:rrftag_latch
34:7:specbit
35:13:specbit_latch
36:7:spectag
37:13:spectag_latch
38:10:spectagfix
39:5:stfin
40:9:storeaddr
41:9:storedata
42:7:wrrftag
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#49e1b2f3l5.97t0;
<4
>5
b39@4l40knt0;
@5l25knt0;
@6l41knt0;
@7l7knt0;
@8l13knt0;
@9l46knt0;
@10l42knt1;
@11l9knt1;
@12l10knt1;
@13l30knt0;
@14l34knt0;
@15l51knt0;
@16l12knt1;
@17l52knt0;
@18l16knt0;
@19l24knt0;
@20l43knt0;
@21l35knt1;
@22l37knt1;
@23l36knt1;
@24l50knt1;
@25l29knt0;
@26l11knt1;
@27l17knt0;
@28l8knt0;
@29l20knt1;
@30l22knt0;
@31l21knt0;
@32l19knt2;
@33l47knt2;
@34l15knt0;
@35l48knt0;
@36l14knt3;
@37l49knt3;
@38l18knt3;
@39l27knt0;
@40l32knt1;
@41l31knt1;
@42l23knt2;
<5
>6
b28@7l52x4t0;
@28l52x25t0;
@11l52x8t1;
@12l52x9t1;
@26l52x23t1;
@16l52x13t1;
@8l52x5t0;
@36l52x33t3;
@34l52x31t0;
@18l52x15t0;
@27l52x24t0;
@38l52x35t3;
@32l52x29t2;
@29l52d1x26t1;
@31l52d1x28t0;
@30l52d1x27t0;
@42l52d1x39t2;
@19l52d1x16t0;
@5l52d1x2t0;
@39l52d1x36t0;
@25l52d1x22t0;
@13l52x10t0;
@41l52d1x38t1;
@40l52d1x37t1;
@14l52x11t0;
@21l52d1x18t1;
@23l52x20t1;
@22l52x19t1;
<6
>7
c0
<7
<1
>1
>2
10
0:18:mux_4x1_2013122560
1:7:mux_4x1
2:4:work
3:76:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/multiplier.v
4:4:dat0
5:4:dat1
6:4:dat2
7:4:dat3
8:3:out
9:3:sel
<2
>3
2
0:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#50e1b2f3l5.29t0;
<4
>5
b6@4l7knt0;
@5l8knt0;
@6l9knt0;
@7l10knt0;
@8l11knt0;
@9l6knt1;
<5
>6
b6@9l11x6t1;
@4l11x1t0;
@5l11x2t0;
@6l11x3t0;
@7l11x4t0;
@8l11d1x5t0;
<6
>7
c0
<7
<1
>1
>2
18
0:20:multiplier_366013253
1:10:multiplier
2:4:work
3:76:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/multiplier.v
4:3:res
5:6:res_ss
6:6:res_su
7:6:res_us
8:6:res_uu
9:6:result
10:8:sel_lohi
11:4:src1
12:11:src1_signed
13:11:src1_unsign
14:4:src2
15:11:src2_signed
16:11:src2_unsign
17:5:mxres
<2
>3
6
0:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:140:10 "scalar signed[63:0]" "<zin_internal>" 0 6 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
2:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
5:140:10 "scalar signed[32:0]" "<zin_internal>" 0 6 1 7 "integer[32:0]" "<zin_internal>" 0 10 32 32 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
<3
>4
#51e1b2f3l32.62t0;
<4
>5
b13@4l49knt0;
@5l44knt1;
@6l45knt1;
@7l46knt1;
@8l47knt1;
@9l38knt2;
@10l37knt3;
@11l33knt4;
@12l35knt3;
@13l41knt5;
@14l34knt4;
@15l36knt3;
@16l42knt5;
<5
>6
b6@11l49x8t4;
@14l49x11t4;
@12l49x9t3;
@15l49x12t3;
@10l49x7t3;
@9l49d1x6t2;
<6
>7
c1
#50@17i20l51x3 7 0 20;
<7
<1
>1
>2
23
0:20:exunit_mul_904568662
1:10:exunit_mul
2:4:work
3:76:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/exunit_mul.v
4:4:busy
5:3:clk
6:6:dstval
7:7:ex_src1
8:7:ex_src2
9:5:issue
10:16:kill_speculative
11:6:prmiss
12:5:reset
13:6:result
14:6:rob_we
15:6:rrf_we
16:8:sel_lohi
17:7:specbit
18:7:spectag
19:10:spectagfix
20:11:src1_signed
21:11:src2_signed
22:3:bob
<2
>3
3
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#52e1b2f3l3.48t0;
<4
>5
b18@4l24knt0;
@5l5knt0;
@6l9knt0;
@7l7knt1;
@8l8knt1;
@9l15knt0;
@10l21knt0;
@11l16knt0;
@12l6knt0;
@13l18knt1;
@14l20knt0;
@15l19knt0;
@16l14knt0;
@17l11knt0;
@18l10knt2;
@19l17knt2;
@20l12knt0;
@21l13knt0;
<5
>6
b17@5l24x2t0;
@12l24x9t0;
@7l24x4t1;
@8l24x5t1;
@6l24x3t0;
@18l24x15t2;
@17l24x14t0;
@20l24x17t0;
@21l24x18t0;
@16l24x13t0;
@9l24x6t0;
@11l24x8t0;
@19l24x16t2;
@13l24d1x10t1;
@15l24d1x12t0;
@14l24d1x11t0;
@10l24d1x7t0;
<6
>7
c1
#51@22i36l38x3 7 0 20;
<7
<1
>1
>2
30
0:21:exunit_branch_6683987
1:13:exunit_branch
2:4:work
3:79:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/exunit_branch.v
4:9:addrmatch
5:6:alu_op
6:6:brcond
7:4:busy
8:3:clk
9:8:comprslt
10:6:dstval
11:7:ex_src1
12:7:ex_src2
13:3:imm
14:5:issue
15:7:jmpaddr
16:13:jmpaddr_taken
17:6:opcode
18:2:pc
19:6:praddr
20:6:prmiss
21:9:prsuccess
22:5:reset
23:6:result
24:6:rob_we
25:6:rrf_we
26:7:specbit
27:7:spectag
28:9:tagregfix
29:10:comparator
<2
>3
5
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#53e1b2f3l5.65t0;
<4
>5
b25@4l34knt0;
@5l14knt1;
@6l27knt0;
@7l31knt0;
@8l7knt0;
@9l33knt2;
@10l13knt0;
@11l9knt2;
@12l10knt2;
@13l12knt2;
@14l19knt0;
@15l25knt2;
@16l26knt2;
@17l18knt3;
@18l11knt2;
@19l17knt2;
@20l24knt0;
@21l23knt0;
@22l8knt0;
@23l20knt2;
@24l22knt0;
@25l21knt0;
@26l16knt0;
@27l15knt4;
@28l28knt4;
<5
>6
b22@8l34x5t0;
@22l34x19t0;
@11l34x8t2;
@12l34x9t2;
@18l34x15t2;
@13l34x10t2;
@10l34x7t0;
@5l34x2t1;
@27l34x24t4;
@26l34x23t0;
@19l34x16t2;
@17l34x14t3;
@14l34x11t0;
@23l34d1x20t2;
@25l34d1x22t0;
@24l34d1x21t0;
@21l34d1x18t0;
@20l34d1x17t0;
@15l34d1x12t2;
@16l34d1x13t2;
@6l34d1x3t0;
@28l34d1x25t4;
<6
>7
c1
#44@29i48l57x3 7 0 12;
<7
<1
>1
>2
6
0:21:tag_decoder_372930375
1:11:tag_decoder
2:4:work
3:70:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/mpft.v
4:2:in
5:3:out
<2
>3
2
0:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#54e1b2f3l3.20t0;
<4
>5
b2@4l5knt0;
@5l6knt1;
<5
>6
b2@4l6x1t0;
@5l6d1x2t1;
<6
>7
c0
<7
<1
>1
>2
34
0:36:miss_prediction_fix_table_1254378686
1:25:miss_prediction_fix_table
2:4:work
3:70:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/mpft.v
4:3:clk
5:10:mpft_valid
6:10:mpft_value
7:6:prmiss
8:9:prsuccess
9:13:prsuccess_tag
10:5:reset
11:11:setspec1_en
12:12:setspec1_tag
13:11:setspec2_en
14:12:setspec2_tag
15:7:val_idx
16:6:value0
17:11:value0_wdec
18:11:value0_wprs
19:6:value1
20:11:value1_wdec
21:11:value1_wprs
22:6:value2
23:11:value2_wdec
24:11:value2_wprs
25:6:value3
26:11:value3_wdec
27:11:value3_wprs
28:6:value4
29:11:value4_wdec
30:11:value4_wprs
31:10:value_addr
32:8:wdecdata
33:2:td
<2
>3
3
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#55e1b2f3l22.150t0;
<4
>5
b29@4l24knt0;
@5l26knt1;
@6l28knt1;
@7l29knt0;
@8l30knt0;
@9l31knt1;
@10l25knt0;
@11l33knt0;
@12l32knt1;
@13l35knt0;
@14l34knt1;
@15l44knt2;
@16l38knt1;
@17l71knt1;
@18l111knt1;
@19l39knt1;
@20l79knt1;
@21l113knt1;
@22l40knt1;
@23l87knt1;
@24l115knt1;
@25l41knt1;
@26l95knt1;
@27l117knt1;
@28l42knt1;
@29l103knt1;
@30l119knt1;
@31l27knt1;
@32l69knt1;
<5
>6
b12@4l119x1t0;
@10l119x7t0;
@5l119d1x2t1;
@31l119x28t1;
@6l119d1x3t1;
@7l119x4t0;
@8l119x5t0;
@9l119x6t1;
@12l119x9t1;
@11l119x8t0;
@14l119x11t1;
@13l119x10t0;
<6
>7
c1
#54@33i42l46x3 6 0 0;
<7
<1
>1
>2
64
0:20:reorderbuf_125150933
1:10:reorderbuf
2:4:work
3:76:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/reorderbuf.v
4:6:arfwe1
5:6:arfwe2
6:3:bhr
7:13:bhr_combranch
8:7:bhr_dp1
9:7:bhr_dp2
10:6:brcond
11:16:brcond_combranch
12:3:clk
13:7:com_en1
14:7:com_en2
15:9:combranch
16:7:commit1
17:7:commit2
18:6:comnum
19:6:comptr
20:7:comptr2
21:11:dispatchptr
22:3:dp1
23:8:dp1_addr
24:3:dp2
25:8:dp2_addr
26:3:dst
27:7:dst_dp1
28:7:dst_dp2
29:7:dstarf1
30:7:dstarf2
31:8:dstvalid
32:12:dstvalid_dp1
33:12:dstvalid_dp2
34:10:exfin_alu1
35:15:exfin_alu1_addr
36:10:exfin_alu2
37:15:exfin_alu2_addr
38:12:exfin_branch
39:17:exfin_branch_addr
40:19:exfin_branch_brcond
41:20:exfin_branch_jmpaddr
42:10:exfin_ldst
43:15:exfin_ldst_addr
44:9:exfin_mul
45:14:exfin_mul_addr
46:6:finish
47:4:hidp
48:7:inst_pc
49:8:isbranch
50:12:isbranch_dp1
51:12:isbranch_dp2
52:7:jmpaddr
53:17:jmpaddr_combranch
54:12:pc_combranch
55:6:pc_dp1
56:6:pc_dp2
57:6:prmiss
58:5:reset
59:11:rrf_freenum
60:8:stcommit
61:8:storebit
62:12:storebit_dp1
63:12:storebit_dp2
<2
>3
11
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:217:10 "scalar[0:63][9:0]" "<zin_internal>" 0 0 1 7 "integer[0:63]" "<zin_internal>" 0 10 32 0 63 10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:217:10 "scalar[0:63][4:0]" "<zin_internal>" 0 0 1 7 "integer[0:63]" "<zin_internal>" 0 10 32 0 63 10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
9:221:10 "scalar[0:63][31:0]" "<zin_internal>" 0 0 1 7 "integer[0:63]" "<zin_internal>" 0 10 32 0 63 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
10:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#56e1b2f3l3.150t0;
<4
>5
b60@4l41knt0;
@5l42knt0;
@6l64knt1;
@7l46knt2;
@8l14knt2;
@9l22knt2;
@10l58knt3;
@11l47knt0;
@12l5knt0;
@13l70knt0;
@14l71knt0;
@15l49knt0;
@16l72knt0;
@17l75knt0;
@18l39knt4;
@19l37knt5;
@20l38knt5;
@21l50knt5;
@22l8knt0;
@23l9knt5;
@24l16knt0;
@25l17knt5;
@26l63knt6;
@27l13knt7;
@28l21knt7;
@29l43knt7;
@30l44knt7;
@31l57knt3;
@32l12knt0;
@33l20knt0;
@34l24knt0;
@35l25knt5;
@36l26knt0;
@37l27knt5;
@38l32knt0;
@39l33knt5;
@40l34knt0;
@41l35knt8;
@42l30knt0;
@43l31knt5;
@44l28knt0;
@45l29knt5;
@46l55knt3;
@47l68knt0;
@48l61knt9;
@49l59knt3;
@50l15knt0;
@51l23knt0;
@52l62knt9;
@53l48knt8;
@54l45knt8;
@55l10knt8;
@56l18knt8;
@57l52knt0;
@58l6knt0;
@59l51knt10;
@60l40knt0;
@61l56knt3;
@62l11knt0;
@63l19knt0;
<5
>6
b46@12l75x9t0;
@58l75x55t0;
@22l75x19t0;
@23l75x20t5;
@55l75x52t8;
@62l75x59t0;
@32l75x29t0;
@27l75x24t7;
@8l75x5t2;
@50l75x47t0;
@24l75x21t0;
@25l75x22t5;
@56l75x53t8;
@63l75x60t0;
@33l75x30t0;
@28l75x25t7;
@9l75x6t2;
@51l75x48t0;
@34l75x31t0;
@35l75x32t5;
@36l75x33t0;
@37l75x34t5;
@44l75x41t0;
@45l75x42t5;
@42l75x39t0;
@43l75x40t5;
@38l75x35t0;
@39l75x36t5;
@40l75x37t0;
@41l75x38t8;
@19l75d1x16t5;
@20l75d1x17t5;
@18l75d1x15t4;
@60l75d1x57t0;
@4l75d1x1t0;
@5l75d1x2t0;
@29l75d1x26t7;
@30l75d1x27t7;
@54l75d1x51t8;
@7l75d1x4t2;
@11l75d1x8t0;
@53l75d1x50t8;
@15l75d1x12t0;
@21l75x18t5;
@59l75x56t10;
@57l75x54t0;
<6
>7
c0
<7
<1
>1
>2
438
0:19:pipeline_1944775436
1:8:pipeline
2:4:work
3:74:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/pipeline.v
4:8:abusy1_1
5:8:abusy1_2
6:8:abusy2_1
7:8:abusy2_2
8:7:adat1_1
9:7:adat1_2
10:7:adat2_1
11:7:adat2_2
12:9:alloc_rrf
13:15:allocatable_alu
14:18:allocatable_branch
15:16:allocatable_ldst
16:15:allocatable_mul
17:13:allocent1_alu
18:16:allocent1_branch
19:14:allocent1_ldst
20:13:allocent1_mul
21:13:allocent2_alu
22:16:allocent2_branch
23:14:allocent2_ldst
24:13:allocent2_mul
25:8:alu_op_1
26:11:alu_op_1_id
27:8:alu_op_2
28:11:alu_op_2_id
29:11:alu_op_alu1
30:11:alu_op_alu2
31:13:alu_op_branch
32:6:arfwe1
33:6:arfwe2
34:10:attachable
35:3:bhr
36:10:bhr_branch
37:13:bhr_combranch
38:6:bhr_id
39:6:bhr_if
40:12:branchvalid1
41:12:branchvalid2
42:6:brcond
43:16:brcond_combranch
44:6:brimm1
45:6:brimm2
46:15:buf_alu_op_alu1
47:15:buf_alu_op_alu2
48:17:buf_alu_op_branch
49:15:buf_dstval_alu1
50:15:buf_dstval_alu2
51:17:buf_dstval_branch
52:15:buf_dstval_ldst
53:14:buf_dstval_mul
54:16:buf_ex_src1_alu1
55:16:buf_ex_src1_alu2
56:18:buf_ex_src1_branch
57:16:buf_ex_src1_ldst
58:15:buf_ex_src1_mul
59:16:buf_ex_src2_alu1
60:16:buf_ex_src2_alu2
61:18:buf_ex_src2_branch
62:16:buf_ex_src2_ldst
63:15:buf_ex_src2_mul
64:12:buf_imm_alu1
65:12:buf_imm_alu2
66:14:buf_imm_branch
67:12:buf_imm_ldst
68:17:buf_opcode_branch
69:11:buf_pc_alu1
70:11:buf_pc_alu2
71:13:buf_pc_branch
72:11:buf_pc_ldst
73:10:buf_pc_mul
74:17:buf_praddr_branch
75:15:buf_rrftag_alu1
76:15:buf_rrftag_alu2
77:17:buf_rrftag_branch
78:15:buf_rrftag_ldst
79:14:buf_rrftag_mul
80:16:buf_sel_lohi_mul
81:16:buf_specbit_alu1
82:16:buf_specbit_alu2
83:18:buf_specbit_branch
84:16:buf_specbit_ldst
85:15:buf_specbit_mul
86:16:buf_spectag_alu1
87:16:buf_spectag_alu2
88:18:buf_spectag_branch
89:16:buf_spectag_ldst
90:15:buf_spectag_mul
91:19:buf_src1_signed_mul
92:19:buf_src2_signed_mul
93:14:buf_src_a_alu1
94:14:buf_src_a_alu2
95:14:buf_src_b_alu1
96:14:buf_src_b_alu2
97:14:busy_next_ldst
98:11:busyvec_alu
99:12:busyvec_alu1
100:12:busyvec_alu2
101:14:busyvec_branch
102:12:busyvec_ldst
103:11:busyvec_mul
104:3:clk
105:8:com1data
106:8:com2data
107:9:combranch
108:6:comnum
109:6:comptr
110:7:comptr2
111:9:dmem_addr
112:9:dmem_data
113:11:dmem_size_1
114:14:dmem_size_1_id
115:11:dmem_size_2
116:14:dmem_size_2_id
117:11:dmem_type_1
118:14:dmem_type_1_id
119:11:dmem_type_2
120:14:dmem_type_2_id
121:10:dmem_wdata
122:7:dmem_we
123:12:dst1_renamed
124:12:dst2_renamed
125:7:dstarf1
126:7:dstarf2
127:11:dstval_alu1
128:11:dstval_alu2
129:13:dstval_branch
130:11:dstval_ldst
131:10:dstval_mul
132:11:entval_alu1
133:11:entval_alu2
134:12:ex_src1_alu1
135:12:ex_src1_alu2
136:14:ex_src1_branch
137:12:ex_src1_ldst
138:11:ex_src1_mul
139:12:ex_src2_alu1
140:12:ex_src2_alu2
141:14:ex_src2_branch
142:12:ex_src2_ldst
143:11:ex_src2_mul
144:7:freenum
145:9:histvect1
146:9:histvect2
147:5:hitsb
148:5:idata
149:21:illegal_instruction_1
150:24:illegal_instruction_1_id
151:21:illegal_instruction_2
152:24:illegal_instruction_2_id
153:4:imm1
154:4:imm2
155:8:imm_alu1
156:8:imm_alu2
157:10:imm_branch
158:8:imm_ldst
159:10:imm_type_1
160:13:imm_type_1_id
161:10:imm_type_2
162:13:imm_type_2_id
163:5:inst1
164:8:inst1_id
165:8:inst1_if
166:5:inst2
167:8:inst2_id
168:8:inst2_if
169:7:inv1_id
170:7:inv1_if
171:7:inv2_id
172:7:inv2_if
173:13:invalid2_pipe
174:9:isbranch1
175:12:isbranch1_id
176:9:isbranch2
177:12:isbranch2_id
178:10:issue_alu1
179:10:issue_alu2
180:12:issue_branch
181:10:issue_ldst
182:9:issue_mul
183:13:issueent_alu1
184:13:issueent_alu2
185:15:issueent_branch
186:13:issueent_ldst
187:12:issueent_mul
188:15:issuevalid_alu1
189:15:issuevalid_alu2
190:17:issuevalid_branch
191:15:issuevalid_ldst
192:14:issuevalid_mul
193:7:jmpaddr
194:17:jmpaddr_combranch
195:13:jmpaddr_taken
196:7:kill_DP
197:7:kill_ID
198:7:kill_IF
199:21:kill_speculative_alu1
200:21:kill_speculative_alu2
201:21:kill_speculative_ldst
202:20:kill_speculative_mul
203:6:ldaddr
204:8:lddatasb
205:20:md_req_in_1_signed_1
206:23:md_req_in_1_signed_1_id
207:20:md_req_in_1_signed_2
208:23:md_req_in_1_signed_2_id
209:20:md_req_in_2_signed_1
210:23:md_req_in_2_signed_1_id
211:20:md_req_in_2_signed_2
212:23:md_req_in_2_signed_2_id
213:11:md_req_op_1
214:14:md_req_op_1_id
215:11:md_req_op_2
216:14:md_req_op_2_id
217:16:md_req_out_sel_1
218:19:md_req_out_sel_1_id
219:16:md_req_out_sel_2
220:19:md_req_out_sel_2_id
221:12:memoccupy_ld
222:10:mpft_valid
223:10:nextrrfcyc
224:3:npc
225:6:npc_if
226:13:opcode_branch
227:6:opr1_1
228:6:opr1_2
229:6:opr2_1
230:6:opr2_2
231:2:pc
232:7:pc_alu1
233:7:pc_alu2
234:9:pc_branch
235:12:pc_combranch
236:5:pc_id
237:5:pc_if
238:7:pc_ldst
239:6:pc_mul
240:10:praddr1_id
241:10:praddr2_id
242:13:praddr_branch
243:21:prbusyvec_next_branch
244:19:prbusyvec_next_ldst
245:6:prcond
246:10:prcond1_id
247:10:prcond2_id
248:13:prcond_branch
249:9:prcond_if
250:6:prmiss
251:9:prsuccess
252:4:rd_1
253:7:rd_1_id
254:4:rd_2
255:7:rd_2_id
256:7:rdat1_1
257:7:rdat1_2
258:7:rdat2_1
259:7:rdat2_2
260:6:rdy1_1
261:6:rdy1_2
262:6:rdy2_1
263:6:rdy2_2
264:9:ready_alu
265:10:ready_alu1
266:10:ready_alu2
267:12:ready_branch
268:10:ready_ldst
269:9:ready_mul
270:8:req1_alu
271:11:req1_branch
272:9:req1_ldst
273:8:req1_mul
274:8:req2_alu
275:11:req2_branch
276:9:req2_ldst
277:8:req2_mul
278:10:req_alunum
279:13:req_branchnum
280:11:req_ldstnum
281:10:req_mulnum
282:5:reset
283:11:resolved1_1
284:11:resolved1_2
285:11:resolved2_1
286:11:resolved2_2
287:11:result_alu1
288:11:result_alu2
289:13:result_branch
290:11:result_ldst
291:10:result_mul
292:7:retaddr
293:10:robwe_alu1
294:10:robwe_alu2
295:12:robwe_branch
296:10:robwe_ldst
297:9:robwe_mul
298:6:rrfptr
299:11:rrftag_alu1
300:11:rrftag_alu2
301:13:rrftag_branch
302:11:rrftag_ldst
303:10:rrftag_mul
304:9:rrftagfix
305:10:rrfwe_alu1
306:10:rrfwe_alu2
307:12:rrfwe_branch
308:10:rrfwe_ldst
309:9:rrfwe_mul
310:5:rs1_1
311:8:rs1_1_id
312:8:rs1_1tag
313:5:rs1_2
314:16:rs1_2_eq_dst1_id
315:8:rs1_2_id
316:8:rs1_2tag
317:5:rs2_1
318:8:rs2_1_id
319:8:rs2_1tag
320:5:rs2_2
321:16:rs2_2_eq_dst1_id
322:8:rs2_2_id
323:8:rs2_2tag
324:8:rs_ent_1
325:11:rs_ent_1_id
326:8:rs_ent_2
327:11:rs_ent_2_id
328:10:rsalu1_we1
329:10:rsalu1_we2
330:10:rsalu2_we1
331:10:rsalu2_we2
332:9:rvalid1_1
333:9:rvalid1_2
334:9:rvalid2_1
335:9:rvalid2_2
336:7:sb_full
337:12:sel_lohi_mul
338:5:spec1
339:8:spec1_id
340:5:spec2
341:8:spec2_id
342:12:specbit_alu1
343:12:specbit_alu2
344:14:specbit_branch
345:12:specbit_ldst
346:11:specbit_mul
347:12:spectag_alu1
348:12:spectag_alu2
349:14:spectag_branch
350:12:spectag_ldst
351:11:spectag_mul
352:10:spectagfix
353:6:sptag1
354:9:sptag1_id
355:6:sptag2
356:9:sptag2_id
357:6:src1_1
358:6:src1_2
359:15:src1_signed_mul
360:6:src2_1
361:6:src2_2
362:15:src2_signed_mul
363:10:src_a_alu1
364:10:src_a_alu2
365:11:src_a_sel_1
366:14:src_a_sel_1_id
367:11:src_a_sel_2
368:14:src_a_sel_2_id
369:10:src_b_alu1
370:10:src_b_alu2
371:11:src_b_sel_1
372:14:src_b_sel_1_id
373:11:src_b_sel_2
374:14:src_b_sel_2_id
375:8:stall_DP
376:8:stall_ID
377:8:stall_IF
378:8:stcommit
379:5:stfin
380:9:storeaddr
381:9:storedata
382:6:tagreg
383:9:tagreg_id
384:9:tagregfix
385:10:uses_rs1_1
386:13:uses_rs1_1_id
387:10:uses_rs1_2
388:13:uses_rs1_2_id
389:10:uses_rs2_1
390:13:uses_rs2_1_id
391:10:uses_rs2_2
392:13:uses_rs2_2_id
393:8:wr_reg_1
394:11:wr_reg_1_id
395:8:wr_reg_2
396:11:wr_reg_2_id
397:12:wrrftag_ldst
398:9:ai_branch
399:7:ai_ldst
400:9:alloc_alu
401:9:alloc_mul
402:8:aregfile
403:9:brimmgen1
404:9:brimmgen2
405:6:byakko
406:4:dec1
407:4:dec2
408:5:genbu
409:7:immgen1
410:7:immgen2
411:10:isunt_alu1
412:10:isunt_alu2
413:9:isunt_mul
414:5:kirin
415:4:mpft
416:7:pipe_if
417:11:reserv_alu1
418:11:reserv_alu2
419:13:reserv_branch
420:11:reserv_ldst
421:10:reserv_mul
422:3:rob
423:8:rregfile
424:6:rrf_fl
425:9:rs_reqgen
426:2:sb
427:6:seiryu
428:7:sopm1_1
429:7:sopm1_2
430:7:sopm2_1
431:7:sopm2_2
432:9:srcmng1_1
433:9:srcmng1_2
434:9:srcmng2_1
435:9:srcmng2_2
436:6:suzaku
437:6:taggen
<2
>3
15
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:123:10 "scalar[9:0]" "<zin_internal>" 0 4 1 7 "integer[9:0]" "<zin_internal>" 0 10 32 9 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
9:126:10 "scalar[15:0]" "<zin_internal>" 0 4 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
10:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
11:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
12:126:10 "scalar[63:0]" "<zin_internal>" 0 4 1 7 "integer[63:0]" "<zin_internal>" 0 10 32 63 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
13:129:10 "scalar[127:0]" "<zin_internal>" 0 4 1 7 "integer[127:0]" "<zin_internal>" 0 10 32 127 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
14:123:10 "scalar[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#57e1b2f3l7.1929t0;
<4
>5
b394@4l184knt0;
@5l186knt0;
@6l185knt0;
@7l187knt0;
@8l180knt1;
@9l182knt1;
@10l181knt1;
@11l183knt1;
@12l168knt0;
@13l249knt0;
@14l310knt0;
@15l291knt0;
@16l333knt0;
@17l232knt2;
@18l302knt3;
@19l283knt3;
@20l326knt4;
@21l233knt2;
@22l303knt3;
@23l284knt3;
@24l327knt4;
@25l58knt2;
@26l108knt2;
@27l77knt2;
@28l127knt2;
@29l266knt2;
@30l279knt2;
@31l318knt2;
@32l465knt0;
@33l466knt0;
@34l44knt0;
@35l33knt5;
@36l321knt5;
@37l470knt5;
@38l152knt5;
@39l43knt0;
@40l93knt0;
@41l94knt0;
@42l437knt0;
@43l471knt0;
@44l215knt1;
@45l216knt1;
@46l361knt2;
@47l378knt2;
@48l450knt2;
@49l358knt0;
@50l375knt0;
@51l449knt0;
@52l411knt0;
@53l425knt0;
@54l353knt1;
@55l370knt1;
@56l444knt1;
@57l406knt1;
@58l421knt1;
@59l354knt1;
@60l371knt1;
@61l445knt1;
@62l407knt1;
@63l422knt1;
@64l356knt1;
@65l373knt1;
@66l447knt1;
@67l409knt1;
@68l454knt6;
@69l355knt1;
@70l372knt1;
@71l446knt1;
@72l408knt1;
@73l423knt1;
@74l453knt1;
@75l357knt7;
@76l374knt7;
@77l448knt7;
@78l410knt7;
@79l424knt7;
@80l430knt0;
@81l363knt0;
@82l380knt0;
@83l452knt0;
@84l413knt0;
@85l427knt0;
@86l362knt8;
@87l379knt8;
@88l451knt8;
@89l412knt8;
@90l426knt8;
@91l428knt0;
@92l429knt0;
@93l359knt3;
@94l376knt3;
@95l360knt3;
@96l377knt3;
@97l388knt0;
@98l240knt9;
@99l238knt10;
@100l239knt10;
@101l304knt2;
@102l285knt2;
@103l328knt3;
@104l9knt0;
@105l198knt1;
@106l199knt1;
@107l472knt0;
@108l463knt3;
@109l461knt7;
@110l462knt7;
@111l15knt1;
@112l16knt1;
@113l60knt11;
@114l110knt11;
@115l79knt11;
@116l129knt11;
@117l61knt11;
@118l111knt11;
@119l80knt11;
@120l130knt11;
@121l13knt1;
@122l14knt0;
@123l169knt7;
@124l170knt7;
@125l467knt8;
@126l468knt8;
@127l263knt0;
@128l276knt0;
@129l317knt0;
@130l298knt0;
@131l339knt0;
@132l252knt10;
@133l253knt10;
@134l257knt1;
@135l270knt1;
@136l312knt1;
@137l293knt1;
@138l335knt1;
@139l258knt1;
@140l271knt1;
@141l313knt1;
@142l294knt1;
@143l336knt1;
@144l171knt6;
@145l250knt12;
@146l251knt12;
@147l397knt0;
@148l12knt13;
@149l57knt0;
@150l107knt0;
@151l76knt0;
@152l126knt0;
@153l212knt1;
@154l213knt1;
@155l261knt1;
@156l274knt1;
@157l315knt1;
@158l296knt1;
@159l48knt3;
@160l98knt3;
@161l67knt3;
@162l117knt3;
@163l30knt1;
@164l143knt1;
@165l39knt1;
@166l31knt1;
@167l144knt1;
@168l40knt1;
@169l147knt0;
@170l41knt0;
@171l148knt0;
@172l42knt0;
@173l32knt0;
@174l91knt0;
@175l153knt0;
@176l92knt0;
@177l154knt0;
@178l245knt0;
@179l248knt0;
@180l309knt0;
@181l290knt0;
@182l332knt0;
@183l244knt11;
@184l247knt11;
@185l308knt3;
@186l289knt3;
@187l331knt4;
@188l243knt0;
@189l246knt0;
@190l307knt0;
@191l288knt0;
@192l330knt0;
@193l435knt1;
@194l473knt1;
@195l436knt1;
@196l23knt0;
@197l21knt0;
@198l19knt0;
@199l351knt0;
@200l368knt0;
@201l387knt0;
@202l419knt0;
@203l399knt1;
@204l400knt1;
@205l63knt0;
@206l113knt0;
@207l82knt0;
@208l132knt0;
@209l64knt0;
@210l114knt0;
@211l83knt0;
@212l133knt0;
@213l62knt3;
@214l112knt3;
@215l81knt3;
@216l131knt3;
@217l65knt3;
@218l115knt3;
@219l84knt3;
@220l134knt3;
@221l398knt0;
@222l457knt8;
@223l255knt0;
@224l29knt1;
@225l37knt1;
@226l324knt6;
@227l158knt1;
@228l160knt1;
@229l159knt1;
@230l161knt1;
@231l11knt1;
@232l260knt1;
@233l273knt1;
@234l314knt1;
@235l469knt1;
@236l151knt1;
@237l38knt1;
@238l295knt1;
@239l337knt1;
@240l149knt1;
@241l150knt1;
@242l323knt1;
@243l305knt2;
@244l286knt2;
@245l28knt0;
@246l145knt0;
@247l146knt0;
@248l322knt0;
@249l36knt0;
@250l433knt0;
@251l434knt0;
@252l51knt8;
@253l101knt8;
@254l70knt8;
@255l120knt8;
@256l190knt1;
@257l192knt1;
@258l191knt1;
@259l193knt1;
@260l162knt0;
@261l164knt0;
@262l163knt0;
@263l165knt0;
@264l241knt14;
@265l259knt10;
@266l272knt10;
@267l306knt2;
@268l287knt2;
@269l329knt3;
@270l219knt0;
@271l222knt0;
@272l228knt0;
@273l225knt0;
@274l220knt0;
@275l223knt0;
@276l229knt0;
@277l226knt0;
@278l221knt3;
@279l224knt3;
@280l230knt3;
@281l227knt3;
@282l10knt0;
@283l206knt0;
@284l208knt0;
@285l207knt0;
@286l209knt0;
@287l348knt1;
@288l365knt1;
@289l440knt1;
@290l383knt1;
@291l416knt1;
@292l401knt1;
@293l350knt0;
@294l367knt0;
@295l442knt0;
@296l385knt0;
@297l418knt0;
@298l172knt7;
@299l262knt7;
@300l275knt7;
@301l316knt7;
@302l297knt7;
@303l338knt7;
@304l173knt7;
@305l349knt0;
@306l366knt0;
@307l441knt0;
@308l384knt0;
@309l417knt0;
@310l49knt8;
@311l99knt8;
@312l176knt7;
@313l68knt8;
@314l136knt0;
@315l118knt8;
@316l178knt7;
@317l50knt8;
@318l100knt8;
@319l177knt7;
@320l69knt8;
@321l137knt0;
@322l119knt8;
@323l179knt7;
@324l59knt11;
@325l109knt11;
@326l78knt11;
@327l128knt11;
@328l234knt0;
@329l235knt0;
@330l236knt0;
@331l237knt0;
@332l194knt0;
@333l196knt0;
@334l195knt0;
@335l197knt0;
@336l396knt0;
@337l344knt0;
@338l89knt0;
@339l141knt0;
@340l90knt0;
@341l142knt0;
@342l268knt0;
@343l281knt0;
@344l320knt0;
@345l300knt0;
@346l341knt0;
@347l267knt8;
@348l280knt8;
@349l319knt8;
@350l299knt8;
@351l340knt8;
@352l458knt8;
@353l86knt8;
@354l138knt8;
@355l87knt8;
@356l139knt8;
@357l202knt1;
@358l204knt1;
@359l342knt0;
@360l203knt1;
@361l205knt1;
@362l343knt0;
@363l264knt3;
@364l277knt3;
@365l52knt3;
@366l102knt3;
@367l71knt3;
@368l121knt3;
@369l265knt3;
@370l278knt3;
@371l53knt3;
@372l103knt3;
@373l72knt3;
@374l122knt3;
@375l22knt0;
@376l20knt0;
@377l18knt0;
@378l464knt0;
@379l404knt0;
@380l403knt1;
@381l402knt1;
@382l88knt8;
@383l140knt8;
@384l438knt8;
@385l55knt0;
@386l105knt0;
@387l74knt0;
@388l124knt0;
@389l56knt0;
@390l106knt0;
@391l75knt0;
@392l125knt0;
@393l54knt0;
@394l104knt0;
@395l73knt0;
@396l123knt0;
@397l386knt7;
<5
>6
b8@104l473x101t0;
@282l473x279t0;
@231l473d1x228t1;
@148l473x145t13;
@121l473d1x118t1;
@122l473d1x119t0;
@111l473d1x108t1;
@112l473x109t1;
<6
>7
c40
#32@398i430l1384x3 7 0 52;
#32@399i428l1294x3 7 0 52;
#24@400i423l1079x3 7 0 24;
#39@401i432l1486x3 7 0 24;
#16@402i412l834x3 7 0 152;
#20@403i420l1023x3 6 0 0;
#20@404i421l1028x3 6 0 0;
#45@405i435l1602x3 7 0 72;
#9@406i405l571x3 7 0 72;
#9@407i406l593x3 7 0 72;
#52@408i439l1788x3 7 0 64;
#19@409i418l1011x3 7 0 8;
#19@410i419l1017x3 7 0 8;
#27@411i424l1113x3 7 0 12;
#27@412i425l1122x3 7 0 12;
#37@413i433l1496x3 7 0 8;
#53@414i440l1837x3 7 0 84;
#55@415i441l1863x3 7 0 44;
#7@416i403l494x3 7 0 76;
#29@417i426l1132x3 7 0 268;
#29@418i427l1211x3 7 0 268;
#36@419i431l1401x3 7 0 288;
#34@420i429l1312x3 7 0 228;
#41@421i434l1502x3 7 0 236;
#56@422i442l1879x3 7 0 180;
#17@423i413l882x3 7 0 144;
#11@424i411l816x3 7 0 56;
#21@425i422l1033x3 7 0 52;
#48@426i437l1707x3 7 0 76;
#49@427i438l1731x3 7 0 108;
#10@428i407l763x3 7 0 36;
#10@429i409l789x3 7 0 36;
#10@430i408l776x3 7 0 36;
#10@431i410l802x3 7 0 36;
#18@432i414l923x3 7 0 72;
#18@433i416l967x3 7 0 72;
#18@434i415l945x3 7 0 72;
#18@435i417l989x3 7 0 72;
#45@436i436l1652x3 7 0 72;
#8@437i404l554x3 7 0 52;
<7
<1
>1
>2
10
0:12:dmem_7469231
1:4:dmem
2:4:work
3:70:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/dmem.v
4:4:addr
5:3:clk
6:3:mem
7:5:rdata
8:5:wdata
9:2:we
<2
>3
3
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:227:10 "scalar[0:2047][31:0]" "<zin_internal>" 0 0 1 7 "integer[0:2047]" "<zin_internal>" 0 10 32 0 2047 10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#58e1b2f3l4.20t0;
<4
>5
b6@4l7knt0;
@5l6knt1;
@6l13knt2;
@7l10knt0;
@8l8knt0;
@9l9knt1;
<5
>6
b5@5l13x2t1;
@4l13x1t0;
@8l13x5t0;
@9l13x6t1;
@7l13d1x4t0;
<6
>7
c0
<7
<1
>1
>2
10
0:18:imem_ld_2091468413
1:7:imem_ld
2:4:work
3:70:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/ridecore/src/fpga/imem.v
4:4:addr
5:3:clk
6:3:mem
7:5:rdata
8:5:wdata
9:2:we
<2
>3
4
0:123:10 "scalar[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:228:10 "scalar[0:511][127:0]" "<zin_internal>" 0 0 1 7 "integer[0:511]" "<zin_internal>" 0 10 32 0 511 10 "scalar[127:0]" "<zin_internal>" 0 4 1 7 "integer[127:0]" "<zin_internal>" 0 10 32 127 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:129:10 "scalar[127:0]" "<zin_internal>" 0 4 1 7 "integer[127:0]" "<zin_internal>" 0 10 32 127 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#59e1b2f3l15.29t0;
<4
>5
b6@4l17knt0;
@5l16knt1;
@6l22knt2;
@7l18knt3;
@8l19knt3;
@9l20knt1;
<5
>6
b5@5l22x2t1;
@4l22x1t0;
@7l22d1x4t3;
@8l22x5t3;
@9l22x6t1;
<6
>7
c0
<7
<1
>1
>2
27
0:10:design_top
1:4:work
2:61:/rsghome/eldrick/sqed_sss/demos/ridecore_demo/design/topsim.v
3:3:clk
4:9:dmem_addr
5:14:dmem_addr_core
6:9:dmem_data
7:10:dmem_wdata
8:15:dmem_wdata_core
9:7:dmem_we
10:12:dmem_we_core
11:9:finish_we
12:5:idata
13:9:imem_addr
14:6:loaded
15:2:pc
16:12:prog_dmem_we
17:12:prog_imem_we
18:13:prog_loadaddr
19:13:prog_loaddata
20:12:prog_loading
21:8:ready_tx
22:7:reset_x
23:6:utx_we
24:10:datamemory
25:10:instmemory
26:4:pipe
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:129:10 "scalar[127:0]" "<zin_internal>" 0 4 1 7 "integer[127:0]" "<zin_internal>" 0 10 32 127 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#60b1f2l4.127t0;
<4
>5
b21@3l12knt0;
@4l26knt1;
@5l29knt1;
@6l24knt1;
@7l25knt1;
@8l28knt1;
@9l27knt0;
@10l30knt0;
@11l33knt0;
@12l22knt2;
@13l23knt3;
@14l35knt0;
@15l21knt1;
@16l40knt0;
@17l41knt0;
@18l39knt1;
@19l38knt2;
@20l37knt0;
@21l34knt0;
@22l13knt0;
@23l32knt0;
<5
>6
b2@3x1t0;
@22x20t0;
<6
>7
c3
#58@24i25l88x3 7 0 16;
#59@25i26l97x3 7 0 16;
#57@26i24l73x3 7 0 28;
<7
<1
