Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug 12 16:32:07 2025
| Host         : Noro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_L1_wrapper_timing_summary_routed.rpt -pb design_L1_wrapper_timing_summary_routed.pb -rpx design_L1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_L1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.961        0.000                      0                30564        0.029        0.000                      0                30564       14.250        0.000                       0                 11524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 15.500}     31.000          32.258          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.961        0.000                      0                30564        0.029        0.000                      0                30564       14.250        0.000                       0                 11524  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.233ns  (logic 12.892ns (53.200%)  route 11.341ns (46.800%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 33.711 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.842 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.956 r  design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.956    design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.070 r  design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.070    design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.326 r  design_L1_i/prng_generator_0/U0/reg_275_reg[92]_i_3/O[2]
                         net (fo=3, routed)           0.836    27.162    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[91]
    SLICE_X85Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.532    33.711    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X85Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[91]/C
                         clock pessimism              0.129    33.840    
                         clock uncertainty           -0.466    33.373    
    SLICE_X85Y72         FDRE (Setup_fdre_C_D)       -0.250    33.123    design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[91]
  -------------------------------------------------------------------
                         required time                         33.123    
                         arrival time                         -27.162    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.232ns  (logic 12.984ns (53.582%)  route 11.248ns (46.418%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 33.711 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.842 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.956 r  design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.956    design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.070 r  design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.070    design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    26.418 r  design_L1_i/prng_generator_0/U0/reg_275_reg[92]_i_3/O[1]
                         net (fo=3, routed)           0.743    27.161    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[90]
    SLICE_X89Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.532    33.711    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X89Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[90]/C
                         clock pessimism              0.129    33.840    
                         clock uncertainty           -0.466    33.373    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)       -0.246    33.127    design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[90]
  -------------------------------------------------------------------
                         required time                         33.127    
                         arrival time                         -27.161    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.001ns  (logic 13.370ns (55.706%)  route 10.631ns (44.294%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=3 LUT3=2 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 33.631 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.893     8.963    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.299     9.262 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_296_p2__2_i_17/O
                         net (fo=101, routed)         0.754    10.015    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in28_out
    SLICE_X82Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.139 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_296_p2__2_i_1/O
                         net (fo=33, routed)          1.460    11.600    design_L1_i/prng_generator_0/U0/grp_fu_296_p1[49]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    15.636 r  design_L1_i/prng_generator_0/U0/grp_fu_296_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.638    design_L1_i/prng_generator_0/U0/grp_fu_296_p2__2_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.351 r  design_L1_i/prng_generator_0/U0/grp_fu_296_p2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.353    design_L1_i/prng_generator_0/U0/grp_fu_296_p2__3_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    18.871 r  design_L1_i/prng_generator_0/U0/grp_fu_296_p2__4/P[18]
                         net (fo=3, routed)           1.151    20.021    design_L1_i/prng_generator_0/U0/p_1_in__0[52]
    SLICE_X95Y64         LUT3 (Prop_lut3_I1_O)        0.149    20.170 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_5/O
                         net (fo=2, routed)           0.645    20.816    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_5_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I3_O)        0.332    21.148 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_9/O
                         net (fo=1, routed)           0.000    21.148    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.680 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[13]_i_1_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.794    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[17]_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.908    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[21]_i_1_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.022    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[25]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.136    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[29]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.250    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[33]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.364    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[37]_i_1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.478    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[41]_i_1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.826 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[42]_i_1/O[1]
                         net (fo=3, routed)           1.242    24.068    design_L1_i/prng_generator_0/U0/tmp1_V_fu_2582_p4[43]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.303    24.371 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_4/O
                         net (fo=2, routed)           0.485    24.856    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_4_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.980 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_7/O
                         net (fo=1, routed)           0.000    24.980    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_7_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.513 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.513    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[46]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    25.745 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[47]_i_1/O[0]
                         net (fo=2, routed)           1.185    26.930    design_L1_i/prng_generator_0/U0/sub_ln703_fu_2624_p2[47]
    SLICE_X53Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.452    33.631    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X53Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[47]/C
                         clock pessimism              0.129    33.760    
                         clock uncertainty           -0.466    33.293    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)       -0.229    33.064    design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[47]
  -------------------------------------------------------------------
                         required time                         33.064    
                         arrival time                         -26.930    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.950ns  (logic 12.757ns (53.265%)  route 11.193ns (46.735%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 33.711 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.842 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.956 r  design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.956    design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    26.191 r  design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1/O[0]
                         net (fo=3, routed)           0.688    26.879    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[85]
    SLICE_X85Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.532    33.711    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X85Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[85]/C
                         clock pessimism              0.129    33.840    
                         clock uncertainty           -0.466    33.373    
    SLICE_X85Y72         FDRE (Setup_fdre_C_D)       -0.246    33.127    design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[85]
  -------------------------------------------------------------------
                         required time                         33.127    
                         arrival time                         -26.879    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.000ns  (logic 12.851ns (53.546%)  route 11.149ns (46.454%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 33.772 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.842 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.956 r  design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.956    design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    26.285 r  design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1/O[3]
                         net (fo=3, routed)           0.644    26.929    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[88]
    SLICE_X91Y71         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.593    33.772    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X91Y71         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[88]/C
                         clock pessimism              0.129    33.901    
                         clock uncertainty           -0.466    33.434    
    SLICE_X91Y71         FDRE (Setup_fdre_C_D)       -0.240    33.194    design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[88]
  -------------------------------------------------------------------
                         required time                         33.194    
                         arrival time                         -26.929    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/reg_275_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.989ns  (logic 12.984ns (54.125%)  route 11.005ns (45.875%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 33.770 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.842 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.956 r  design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.956    design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.070 r  design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.070    design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    26.418 r  design_L1_i/prng_generator_0/U0/reg_275_reg[92]_i_3/O[1]
                         net (fo=3, routed)           0.500    26.918    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[90]
    SLICE_X91Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/reg_275_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.591    33.770    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X91Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/reg_275_reg[90]/C
                         clock pessimism              0.129    33.899    
                         clock uncertainty           -0.466    33.432    
    SLICE_X91Y72         FDRE (Setup_fdre_C_D)       -0.240    33.192    design_L1_i/prng_generator_0/U0/reg_275_reg[90]
  -------------------------------------------------------------------
                         required time                         33.192    
                         arrival time                         -26.918    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.808ns  (logic 13.183ns (55.371%)  route 10.625ns (44.629%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=3 LUT3=2 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 33.631 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.893     8.963    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.299     9.262 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_296_p2__2_i_17/O
                         net (fo=101, routed)         0.754    10.015    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in28_out
    SLICE_X82Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.139 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_296_p2__2_i_1/O
                         net (fo=33, routed)          1.460    11.600    design_L1_i/prng_generator_0/U0/grp_fu_296_p1[49]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    15.636 r  design_L1_i/prng_generator_0/U0/grp_fu_296_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.638    design_L1_i/prng_generator_0/U0/grp_fu_296_p2__2_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.351 r  design_L1_i/prng_generator_0/U0/grp_fu_296_p2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.353    design_L1_i/prng_generator_0/U0/grp_fu_296_p2__3_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    18.871 r  design_L1_i/prng_generator_0/U0/grp_fu_296_p2__4/P[18]
                         net (fo=3, routed)           1.151    20.021    design_L1_i/prng_generator_0/U0/p_1_in__0[52]
    SLICE_X95Y64         LUT3 (Prop_lut3_I1_O)        0.149    20.170 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_5/O
                         net (fo=2, routed)           0.645    20.816    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_5_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I3_O)        0.332    21.148 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_9/O
                         net (fo=1, routed)           0.000    21.148    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[13]_i_9_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.680 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[13]_i_1_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.794    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[17]_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.908    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[21]_i_1_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.022    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[25]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.136    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[29]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.250    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[33]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.364    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[37]_i_1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.478    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[41]_i_1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.826 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[42]_i_1/O[1]
                         net (fo=3, routed)           1.242    24.068    design_L1_i/prng_generator_0/U0/tmp1_V_fu_2582_p4[43]
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.303    24.371 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_4/O
                         net (fo=2, routed)           0.485    24.856    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_4_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.980 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_7/O
                         net (fo=1, routed)           0.000    24.980    design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486[46]_i_7_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.558 r  design_L1_i/prng_generator_0/U0/sub_ln703_3_reg_6486_reg[46]_i_1/O[2]
                         net (fo=2, routed)           1.180    26.737    design_L1_i/prng_generator_0/U0/sub_ln703_fu_2624_p2[45]
    SLICE_X53Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.452    33.631    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X53Y72         FDRE                                         r  design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[45]/C
                         clock pessimism              0.129    33.760    
                         clock uncertainty           -0.466    33.293    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)       -0.258    33.035    design_L1_i/prng_generator_0/U0/sub_ln703_reg_6201_reg[45]
  -------------------------------------------------------------------
                         required time                         33.035    
                         arrival time                         -26.737    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.985ns  (logic 12.965ns (54.054%)  route 11.020ns (45.946%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 33.772 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.842 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.956 r  design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.956    design_L1_i/prng_generator_0/U0/reg_275_reg[84]_i_1_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.070 r  design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.070    design_L1_i/prng_generator_0/U0/reg_275_reg[88]_i_1_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    26.399 r  design_L1_i/prng_generator_0/U0/reg_275_reg[92]_i_3/O[3]
                         net (fo=3, routed)           0.515    26.914    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[92]
    SLICE_X90Y71         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.593    33.772    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X90Y71         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[92]/C
                         clock pessimism              0.129    33.901    
                         clock uncertainty           -0.466    33.434    
    SLICE_X90Y71         FDRE (Setup_fdre_C_D)       -0.210    33.224    design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[92]
  -------------------------------------------------------------------
                         required time                         33.224    
                         arrival time                         -26.914    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/reg_275_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.868ns  (logic 12.642ns (52.967%)  route 11.226ns (47.033%))
  Logic Levels:           27  (CARRY4=13 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 33.714 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    26.076 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/O[1]
                         net (fo=3, routed)           0.721    26.797    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[78]
    SLICE_X88Y70         FDRE                                         r  design_L1_i/prng_generator_0/U0/reg_275_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.535    33.714    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X88Y70         FDRE                                         r  design_L1_i/prng_generator_0/U0/reg_275_reg[78]/C
                         clock pessimism              0.129    33.843    
                         clock uncertainty           -0.466    33.376    
    SLICE_X88Y70         FDRE (Setup_fdre_C_D)       -0.246    33.130    design_L1_i/prng_generator_0/U0/reg_275_reg[78]
  -------------------------------------------------------------------
                         required time                         33.130    
                         arrival time                         -26.797    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (clk_fpga_0 rise@31.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.862ns  (logic 12.642ns (52.980%)  route 11.220ns (47.020%))
  Logic Levels:           27  (CARRY4=13 DSP48E1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 33.714 - 31.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.930ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.635     2.929    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/ap_clk
    SLICE_X38Y77         FDRE                                         r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           1.005     4.452    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[2]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.576 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.576    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.089 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.206    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.323 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.323    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.440 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.557 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.557    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.714 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=2, routed)           0.807     6.520    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/p_1_out
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.332     6.852 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.852    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.069 f  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0/O
                         net (fo=54, routed)          1.685     8.755    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/and_ln924_6_fu_2504_p2
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.299     9.054 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8/O
                         net (fo=1, routed)           0.656     9.709    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_8_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5/O
                         net (fo=1, routed)           0.361    10.194    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_5_n_0
    SLICE_X82Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.318 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/ret_V_10_reg_6196[0]_i_2/O
                         net (fo=188, routed)         1.426    11.744    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/p_0_in44_out
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.118    11.862 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40/O
                         net (fo=1, routed)           0.433    12.296    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_40_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.326    12.622 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23/O
                         net (fo=1, routed)           0.780    13.402    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_23_n_0
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.526 r  design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1/prng_generator_ap_dcmp_0_no_dsp_64_u/grp_fu_295_p2__4_i_6/O
                         net (fo=3, routed)           1.574    15.100    design_L1_i/prng_generator_0/U0/prng_generator_dcbkb_U1_n_421
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.136 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    19.138    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.851 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.853    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__6_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.371 r  design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7/P[35]
                         net (fo=3, routed)           1.128    23.499    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__7_n_70
    SLICE_X93Y63         LUT3 (Prop_lut3_I0_O)        0.149    23.648 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_5/O
                         net (fo=2, routed)           0.645    24.294    design_L1_i/prng_generator_0/U0/reg_275[56]_i_5_n_0
    SLICE_X93Y64         LUT4 (Prop_lut4_I3_O)        0.332    24.626 r  design_L1_i/prng_generator_0/U0/reg_275[56]_i_9/O
                         net (fo=1, routed)           0.000    24.626    design_L1_i/prng_generator_0/U0/reg_275[56]_i_9_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.158 r  design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.158    design_L1_i/prng_generator_0/U0/reg_275_reg[56]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.272    design_L1_i/prng_generator_0/U0/reg_275_reg[60]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.386    design_L1_i/prng_generator_0/U0/reg_275_reg[64]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.500    design_L1_i/prng_generator_0/U0/reg_275_reg[68]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.614    design_L1_i/prng_generator_0/U0/reg_275_reg[72]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.728 r  design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.728    design_L1_i/prng_generator_0/U0/reg_275_reg[76]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    26.076 r  design_L1_i/prng_generator_0/U0/reg_275_reg[80]_i_1/O[1]
                         net (fo=3, routed)           0.715    26.791    design_L1_i/prng_generator_0/U0/grp_fu_295_p2__8[78]
    SLICE_X89Y70         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     31.000    31.000 r  
    PS7_X0Y0             PS7                          0.000    31.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    32.088    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.179 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       1.535    33.714    design_L1_i/prng_generator_0/U0/ap_clk
    SLICE_X89Y70         FDRE                                         r  design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[78]/C
                         clock pessimism              0.129    33.843    
                         clock uncertainty           -0.466    33.376    
    SLICE_X89Y70         FDRE (Setup_fdre_C_D)       -0.246    33.130    design_L1_i/prng_generator_0/U0/r_V_8_reg_408_reg[78]
  -------------------------------------------------------------------
                         required time                         33.130    
                         arrival time                         -26.791    
  -------------------------------------------------------------------
                         slack                                  6.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.800%)  route 0.178ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.554     0.890    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X52Y34         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1078]/Q
                         net (fo=2, routed)           0.178     1.196    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[20]
    SLICE_X49Y35         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.824     1.190    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y35         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.012     1.167    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1078]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.196%)  route 0.220ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.554     0.890    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X50Y36         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1088]/Q
                         net (fo=1, routed)           0.220     1.258    design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA1
    SLICE_X46Y38         RAMD32                                       r  design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.827     1.193    design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X46Y38         RAMD32                                       r  design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
                         clock pessimism             -0.035     1.158    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.224    design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.002%)  route 0.238ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.554     0.890    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y36         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.238     1.255    design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIC1
    SLICE_X46Y38         RAMD32                                       r  design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.827     1.193    design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X46Y38         RAMD32                                       r  design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
                         clock pessimism             -0.035     1.158    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.219    design_L1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.596     0.932    design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y46         FDRE                                         r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.128    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X10Y46         RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.865     1.231    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X10Y46         RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X10Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.624     0.960    design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y42          FDRE                                         r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.156    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X6Y42          RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.893     1.259    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X6Y42          RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X6Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.588     0.924    design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.120    design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X22Y31         RAMD32                                       r  design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.854     1.220    design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X22Y31         RAMD32                                       r  design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    design_L1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.595     0.931    design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y43         FDRE                                         r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.127    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X18Y43         RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.865     1.231    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X18Y43         RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.595     0.931    design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y46         FDRE                                         r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_L1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/Q
                         net (fo=1, routed)           0.056     1.127    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA0
    SLICE_X16Y46         RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.865     1.231    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X16Y46         RAMD32                                       r  design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.591     0.927    design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X21Y34         FDRE                                         r  design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.123    design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X20Y34         RAMD32                                       r  design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.858     1.224    design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X20Y34         RAMD32                                       r  design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.284     0.940    
    SLICE_X20Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    design_L1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.636%)  route 0.176ns (54.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.554     0.890    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X50Y34         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1142]/Q
                         net (fo=2, routed)           0.176     1.214    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[52]
    SLICE_X49Y36         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_L1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11525, routed)       0.824     1.190    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y36         FDRE                                         r  design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1142]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.021     1.176    design_L1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1142]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 15.500 }
Period(ns):         31.000
Sources:            { design_L1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         31.000      28.424     RAMB36_X2Y4     design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         31.000      28.424     RAMB36_X2Y4     design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         31.000      28.845     BUFGCTRL_X0Y16  design_L1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         31.000      30.000     SLICE_X69Y41    design_L1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.000      30.000     SLICE_X66Y41    design_L1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_decerr_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.000      30.000     SLICE_X67Y41    design_L1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.000      30.000     SLICE_X67Y43    design_L1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.000      30.000     SLICE_X66Y41    design_L1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_interr_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.000      30.000     SLICE_X66Y41    design_L1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_slverr_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.000      30.000     SLICE_X67Y41    design_L1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_active_i_reg/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y43    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y45    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X18Y45    design_L1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y23    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y24    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.500      14.250     SLICE_X58Y24    design_L1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



