// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer20_out_dout,
        layer20_out_empty_n,
        layer20_out_read,
        layer20_out_num_data_valid,
        layer20_out_fifo_cap,
        layer22_out_din,
        layer22_out_full_n,
        layer22_out_write,
        layer22_out_num_data_valid,
        layer22_out_fifo_cap
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [134:0] layer20_out_dout;
input   layer20_out_empty_n;
output   layer20_out_read;
input  [1:0] layer20_out_num_data_valid;
input  [1:0] layer20_out_fifo_cap;
output  [36:0] layer22_out_din;
input   layer22_out_full_n;
output   layer22_out_write;
input  [1:0] layer22_out_num_data_valid;
input  [1:0] layer22_out_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer20_out_read;
reg layer22_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer20_out_blk_n;
reg    layer22_out_blk_n;
wire    ap_CS_fsm_state7;
wire   [26:0] data_fu_60_p1;
reg   [26:0] data_reg_108;
reg    ap_block_state1;
reg   [26:0] data_6_reg_113;
reg   [26:0] data_7_reg_118;
reg   [26:0] data_8_reg_123;
reg   [26:0] data_9_reg_128;
wire   [31:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51_ap_return;
reg   [31:0] res_reg_133;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state2;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
end

myproject_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_val1(data_reg_108),
    .data_1_val2(data_6_reg_113),
    .data_2_val3(data_7_reg_118),
    .data_3_val4(data_8_reg_123),
    .data_4_val5(data_9_reg_128),
    .ap_return(grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer22_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        data_6_reg_113 <= {{layer20_out_dout[53:27]}};
        data_7_reg_118 <= {{layer20_out_dout[80:54]}};
        data_8_reg_123 <= {{layer20_out_dout[107:81]}};
        data_9_reg_128 <= {{layer20_out_dout[134:108]}};
        data_reg_108 <= data_fu_60_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        res_reg_133 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51_ap_return;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((layer22_out_full_n == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer22_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer22_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer20_out_blk_n = layer20_out_empty_n;
    end else begin
        layer20_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        layer20_out_read = 1'b1;
    end else begin
        layer20_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        layer22_out_blk_n = layer22_out_full_n;
    end else begin
        layer22_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer22_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        layer22_out_write = 1'b1;
    end else begin
        layer22_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((layer22_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((layer20_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign data_fu_60_p1 = layer20_out_dout[26:0];

assign layer22_out_din = $signed(res_reg_133);

assign start_out = real_start;

endmodule //myproject_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
