#!/usr/bin/env python3

# Copyright (C) 2024 Enjoy-Digital.

# ./acorn.py --build --load

import argparse
import sys
import glob

from litex.gen import *
from litex.gen.genlib.misc import WaitTimer

from litex_boards.platforms import sqrl_acorn

from litex.build.generic_platform import *
from litex.build.io               import DifferentialInput
from litex.build.xilinx           import Xilinx7SeriesPlatform
from litex.build.openfpgaloader   import OpenFPGALoader

from litepcie.frontend.ptm import PCIePTMSniffer
from litepcie.frontend.ptm import PTMCapabilities, PTMRequester
from litepcie.phy.s7pciephy import S7PCIEPHY
from litepcie.software import generate_litepcie_software, generate_litepcie_software_headers

from litex.soc.integration.soc      import SoCRegion
from litex.soc.integration.soc_core import *
from litex.soc.integration.builder  import *

from liteeth.phy.a7_gtp import QPLLSettings, QPLL

from litex.soc.interconnect.csr import *

from litex.soc.cores.clock import *

from litescope import LiteScopeAnalyzer

from gateware.time import TimeGenerator

import list_files

# IOs ----------------------------------------------------------------------------------------------

_ios = [
    ("serial", 0,
        Subsignal("tx", Pins("G1"),  IOStandard("LVCMOS33")), # CLK_REQ
        Subsignal("rx", Pins("Y13"), IOStandard("LVCMOS18")), # SMB_ALERT_N
    ),
    ("sfp", 0,
        Subsignal("txp", Pins("D5")),
        Subsignal("txn", Pins("C5")),
        Subsignal("rxp", Pins("D11")),
        Subsignal("rxn", Pins("C11")),
    ),
    ("sfp_i2c", 0,
        Subsignal("sda", Pins("Y12")),
        Subsignal("scl", Pins("Y11")),
        IOStandard("LVCMOS18"),
    ),
    ("debug", 0, Pins("H5 J5 K2 J2"), IOStandard("LVCMOS33")),
]

# Platform -----------------------------------------------------------------------------------------

class Platform(sqrl_acorn.Platform):
    def create_programmer(self, name="openfpgaloader"):
        return OpenFPGALoader("litex-acorn-baseboard-mini")

# CRG ----------------------------------------------------------------------------------------------

class _CRG(LiteXModule):
    def __init__(self, platform, sys_clk_freq, with_wr=True, with_pcie=True):
        self.rst              = Signal()
        self.cd_sys           = ClockDomain()
        if with_wr:
            self.cd_clk_125m_dmtd = ClockDomain()
            self.cd_clk_125m_gtp  = ClockDomain()
            self.cd_clk_10m_ext   = ClockDomain()
        if with_pcie:
            self.cd_clk50 = ClockDomain()

        # # #

        # Clk/Rst.
        clk200    = platform.request("clk200")
        clk200_se = Signal()
        self.specials += DifferentialInput(clk200.p, clk200.n, clk200_se)

        # PLL.
        self. pll = pll = S7PLL()
        self.comb += pll.reset.eq(self.rst)
        pll.register_clkin(clk200_se, 200e6)
        pll.create_clkout(self.cd_sys, sys_clk_freq)
        if with_wr:
            pll.create_clkout(self.cd_clk_125m_gtp,  125e6, margin=0)
            pll.create_clkout(self.cd_clk_125m_dmtd, 125e6, margin=0)
            pll.create_clkout(self.cd_clk_10m_ext,   10e6,  margin=0)

            platform.add_false_path_constraints(self.cd_clk_125m_dmtd.clk, pll.clkin)
            platform.add_false_path_constraints(self.cd_clk_125m_gtp.clk,  pll.clkin)
            platform.add_false_path_constraints(self.cd_clk_10m_ext.clk,   pll.clkin)

        if with_pcie:
            pll.create_clkout(self.cd_clk50,  50e6, margin=0)

        platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin)

# BaseSoC ------------------------------------------------------------------------------------------

class BaseSoC(SoCCore):
    def __init__(self, sys_clk_freq=125e6, with_wr=True, with_pcie=True):
        platform = Platform()
        platform.add_extension(_ios, prepend=True)

        self.file_basedir     = os.path.abspath(os.path.dirname(__file__))
        self.wr_cores_basedir = os.path.join(self.file_basedir, "wr-cores")

        self.crg = _CRG(platform, sys_clk_freq)

        SoCMini.__init__(self, platform,
            clk_freq      = sys_clk_freq,
            ident         = "LiteX SoC with PTM/WR Support",
            with_jtagbone = True
        )

        # PCIe -------------------------------------------------------------------------------------
        if with_pcie:
            #self.comb += platform.request("pcie_clkreq_n").eq(0) # FIXME : Conflict with serial_tx?
            self.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x1_baseboard"),
                data_width = 64,
                bar0_size  = 0x20000,
                with_ptm   = True)
            self.add_pcie(phy=self.pcie_phy,
                ndmas         = 1,
                address_width = 64,
                with_ptm      = True)
            # FIXME: Apply it to all targets (integrate it in LitePCIe?).
            platform.add_period_constraint(self.crg.cd_sys.clk, 1e9/sys_clk_freq)
            platform.toolchain.pre_placement_commands.append("reset_property LOC [get_cells -hierarchical -filter {{NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}}]")
            platform.toolchain.pre_placement_commands.append("set_property LOC GTPE2_CHANNEL_X0Y7 [get_cells -hierarchical -filter {{NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}}]")

            # PCIe QPLL Settings.
            qpll_pcie_settings = QPLLSettings(
                refclksel  = 0b001,
                fbdiv      = 5,
                fbdiv_45   = 5,
                refclk_div = 1,
            )
            # White Rabbit QPLL Settings.
            qpll_wr_settings = QPLLSettings(
                refclksel  = 0b111,
                fbdiv      = 4,
                fbdiv_45   = 5,
                refclk_div = 1,
            )
            platform.add_platform_command("set_property SEVERITY {{Warning}} [get_drc_checks REQP-49]")

            # Shared QPLL.
            self.qpll = qpll = QPLL(
                gtrefclk0     = self.pcie_phy.pcie_refclk,
                qpllsettings0 = qpll_pcie_settings,
                gtgrefclk1    = self.crg.cd_clk_125m_gtp.clk,
                qpllsettings1 = qpll_wr_settings,
            )
            self.pcie_phy.use_external_qpll(qpll_channel=qpll.channels[0])

            # PCIe <-> Sys-Clk false paths.
            false_paths = [
                ("{{*s7pciephy_clkout0}}", "sys_clk"),
                ("{{*s7pciephy_clkout1}}", "sys_clk"),
                ("{{*s7pciephy_clkout3}}", "sys_clk"),
                ("{{*s7pciephy_clkout0}}", "{{*s7pciephy_clkout1}}")
            ]
            for clk0, clk1 in false_paths:
                platform.toolchain.pre_placement_commands.append(f"set_false_path -from [get_clocks {clk0}] -to [get_clocks {clk1}]")
                platform.toolchain.pre_placement_commands.append(f"set_false_path -from [get_clocks {clk1}] -to [get_clocks {clk0}]")

            # PCIe PTM Sniffer -------------------------------------------------------------------------

            # Since Xilinx PHY does not allow redirecting PTM TLP Messages to the AXI inferface, we have
            # to sniff the GTPE2 -> PCIE2 RX Data to re-generate PTM TLP Messages.

            # Sniffer Signals.
            # ----------------
            sniffer_rst_n   = Signal()
            sniffer_clk     = Signal()
            sniffer_rx_data = Signal(16)
            sniffer_rx_ctl  = Signal(2)

            # Sniffer Tap.
            # ------------
            rx_data = Signal(16)
            rx_ctl  = Signal(2)
            self.sync.pclk += rx_data.eq(rx_data + 1)
            self.sync.pclk += rx_ctl.eq(rx_ctl + 1)
            self.specials += Instance("sniffer_tap",
                i_rst_n_in    = 1,
                i_clk_in     = ClockSignal("pclk"),
                i_rx_data_in = rx_data, # /!\ Fake, will be re-connected post-synthesis /!\.
                i_rx_ctl_in  = rx_ctl,  # /!\ Fake, will be re-connected post-synthesis /!\.

                o_rst_n_out   = sniffer_rst_n,
                o_clk_out     = sniffer_clk,
                o_rx_data_out = sniffer_rx_data,
                o_rx_ctl_out  = sniffer_rx_ctl,
            )

            # Sniffer.
            # --------
            self.pcie_ptm_sniffer = PCIePTMSniffer(
                rx_rst_n = sniffer_rst_n,
                rx_clk   = sniffer_clk,
                rx_data  = sniffer_rx_data,
                rx_ctrl  = sniffer_rx_ctl,
            )
            self.pcie_ptm_sniffer.add_sources(platform)

            # Sniffer Post-Synthesis connections.
            # -----------------------------------
            pcie_ptm_sniffer_connections = []
            for n in range(2):
                pcie_ptm_sniffer_connections.append((
                    f"pcie_s7/inst/inst/gt_top_i/gt_rx_data_k_wire_filter[{n}]", # Src.
                    f"sniffer_tap/rx_ctl_in[{n}]",                               # Dst.
                ))
            for n in range(16):
                pcie_ptm_sniffer_connections.append((
                    f"pcie_s7/inst/inst/gt_top_i/gt_rx_data_wire_filter[{n}]", # Src.
                    f"sniffer_tap/rx_data_in[{n}]",                            # Dst.
                ))
            for _from, _to in pcie_ptm_sniffer_connections:
                platform.toolchain.pre_optimize_commands.append(f"set pin_driver [get_nets -of [get_pins {_to}]]")
                platform.toolchain.pre_optimize_commands.append(f"disconnect_net -net $pin_driver -objects {_to}")
                platform.toolchain.pre_optimize_commands.append(f"connect_net -hier -net {_from} -objects {_to}")

            # Time -------------------------------------------------------------------------------------

            self.time_generator = TimeGenerator(
                clk_domain = "clk50",
                clk_freq   = 50e6,
            )

            # PTM --------------------------------------------------------------------------------------

            # PTM Capabilities.
            self.ptm_capabilities = PTMCapabilities(
                pcie_endpoint     = self.pcie_endpoint,
                requester_capable = True,
            )

            # PTM Requester.
            self.ptm_requester = PTMRequester(
                pcie_endpoint    = self.pcie_endpoint,
                pcie_ptm_sniffer = self.pcie_ptm_sniffer,
                sys_clk_freq     = sys_clk_freq,
            )
            self.comb += [
                self.ptm_requester.time_clk.eq(ClockSignal("sys")),
                self.ptm_requester.time_rst.eq(ResetSignal("sys")),
                self.ptm_requester.time.eq(self.time_generator.time)
            ]


        # White Rabbit ---------------------------------------------------------------------------------
        if with_wr:
            self._add_white_rabbit_core()

    def _add_white_rabbit_core(self):
        # Config/Control/Status registers ----------------------------------------------------------
        self.control = CSRStorage(fields=[
            CSRField("sfp_los", size=1, offset=0, values=[
                ("``0b0``", "Set Low."),
                ("``0b1``", "Set High.")
            ], reset=0),
            CSRField("sfp_fault", size=1, offset=1, values=[
                ("``0b0``", "Set Low."),
                ("``0b1``", "Set High.")
            ], reset=0),
            CSRField("sfp_detect", size=1, offset=2, values=[
                ("``0b0``", "Set Low."),
                ("``0b1``", "Set High.")
            ], reset=1),
        ])

        self.rst_ctrl = CSRStorage(fields=[
            CSRField("reset", size=1, offset=0, values=[
                ("``0b0``", "Normal Mode."),
                ("``0b1``", "Reset Mode.")
            ], reset=0),
        ])

        # # #

        # Signals ----------------------------------------------------------------------------------
        self.sfp          = self.platform.request("sfp")
        self.sfp_i2c      = self.platform.request("sfp_i2c")
        self.sfp_tx_los   = Signal()
        self.sfp_tx_fault = Signal()
        self.sfp_det      = Signal()

        self.serial       = self.platform.request("serial")
        self.flash        = self.platform.request("flash")
        self.flash_cs_n   = self.platform.request("flash_cs_n")
        self.flash_clk    = Signal()

        self.leds         = self.platform.request_all("user_led")
        self.led_fake_pps = Signal()
        self.led_pps      = Signal()
        self.led_link     = Signal()
        self.led_act      = Signal()

        self.wr_rstn      = Signal()

        # Debug
        self.debug  = debug   = Signal(32)
        self.clk_ref_locked   = Signal()
        self.ext_ref_rst      = Signal()
        self.dbg_rdy          = Signal()
        self.clk_ref_62m5     = Signal()
        self.ready_for_reset  = Signal()
        self.debug_pins       = self.platform.request("debug")
        # dac validation / analyze
        dac_layout            = [("sclk", 1), ("cs_n", 1), ("din", 1)]
        self.dac_dmtd         = Record(dac_layout)
        self.dac_refclk       = Record(dac_layout)

        self.cd_clk62m5       = ClockDomain()
        self.cnt_62m5         = Signal(4)
        self.cnt_125_gtp      = Signal(4)

        self.comb += [
            self.sfp_tx_los.eq(self.control.fields.sfp_los),
            self.sfp_tx_fault.eq(self.control.fields.sfp_fault),
            self.sfp_det.eq(self.control.fields.sfp_detect),
            self.wr_rstn.eq(~self.rst_ctrl.fields.reset),
        ]

        self.comb += [
            self.debug_pins.eq(Cat(self.clk_ref_62m5, self.crg.cd_clk_125m_gtp.clk,
                self.crg.cd_clk_10m_ext.clk, self.crg.cd_clk_125m_dmtd.clk)),
            self.cd_clk62m5.clk.eq(self.clk_ref_62m5),
            self.cd_clk62m5.rst.eq(self.crg.cd_clk_10m_ext.rst),
        ]

        self.sync.clk62m5 += self.cnt_62m5.eq(self.cnt_62m5 + 1)
        self.sync.clk_125m_gtp += self.cnt_125_gtp.eq(self.cnt_125_gtp + 1)


        # GTPE2_CHANNEL.
        GTPE2_CHANNEL_GT0_PLL1RESET_IN    = Signal()
        GTPE2_CHANNEL_GT0_DRP_BUSY_OUT    = Signal()
        GTPE2_CHANNEL_GT0_GTRXRESET_IN    = Signal()
        GTPE2_CHANNEL_GT0_GTTXRESET_IN    = Signal()
        GTPE2_CHANNEL_GT0_RXRESETDONE_OUT = Signal()
        GTPE2_CHANNEL_GT0_TXRESETDONE_OUT = Signal()
        self.comb += [
            GTPE2_CHANNEL_GT0_PLL1RESET_IN.eq(   debug[0]),
            GTPE2_CHANNEL_GT0_DRP_BUSY_OUT.eq(   debug[1]),
            GTPE2_CHANNEL_GT0_GTRXRESET_IN.eq(   debug[2]),
            GTPE2_CHANNEL_GT0_GTTXRESET_IN.eq(   debug[3]),
            GTPE2_CHANNEL_GT0_RXRESETDONE_OUT.eq(debug[4]),
            GTPE2_CHANNEL_GT0_TXRESETDONE_OUT.eq(debug[5]),
        ]

        # GTPE2_COMMON.
        GTPE2_COMMON_GT0_PLL1RESET_IN       = Signal()
        GTPE2_COMMON_GT0_PLL1LOCKDETCLK_IN  = Signal()
        GTPE2_COMMON_GT0_PLL1LOCK_OUT       = Signal()
        GTPE2_COMMON_GT0_PLL1REFCLKLOST_OUT = Signal()
        self.comb += [
            GTPE2_COMMON_GT0_PLL1RESET_IN.eq(      debug[16]),
            GTPE2_COMMON_GT0_PLL1LOCKDETCLK_IN.eq( debug[17]),
            GTPE2_COMMON_GT0_PLL1LOCK_OUT.eq(      debug[18]),
            GTPE2_COMMON_GT0_PLL1REFCLKLOST_OUT.eq(debug[19]),
        ]

        # WR core ----------------------------------------------------------------------------------
        self.gen_xwrc_board_acorn(os.path.join(self.file_basedir, "wrc_acorn.bram"))
        self.add_sources()

        self.comb += self.leds.eq(Cat(~self.led_link, ~self.led_act, ~self.led_pps, ~self.led_fake_pps))

        self.timer = ClockDomainsRenamer("clk_10m_ext")(WaitTimer(10e6/2))
        self.comb += self.timer.wait.eq(~self.timer.done)
        self.sync.clk_10m_ext += If(self.timer.done,
            self.led_fake_pps.eq(~self.led_fake_pps)
        )

        # SPI Flash.
        self.specials += Instance("STARTUPE2",
            i_CLK       = 0,
            i_GSR       = 0,
            i_GTS       = 0,
            i_KEYCLEARB = 0,
            i_PACK      = 0,
            i_USRCCLKO  = self.flash_clk,
            i_USRCCLKTS = 0,
            i_USRDONEO  = 1,
            i_USRDONETS = 1,
        )

        cnt1 = Signal()
        cnt2 = Signal()

        self.comb += [
            cnt1.eq(self.cnt_125_gtp[3]),
            cnt2.eq(self.cnt_62m5[3]),
        ]

        # LiteScope --------------------------------------------------------------------------------
        analyzer_signals = []
        if False:
            analyzer_signals += [
                self.crg.cd_clk_125m_dmtd.rst,
                self.ext_ref_rst,
                self.clk_ref_locked,
                self.dbg_rdy,
                self.ready_for_reset,
                cnt1,
                cnt2,
                GTPE2_CHANNEL_GT0_PLL1RESET_IN,
                GTPE2_CHANNEL_GT0_DRP_BUSY_OUT,
                GTPE2_CHANNEL_GT0_GTRXRESET_IN,
                GTPE2_CHANNEL_GT0_GTTXRESET_IN,
                GTPE2_CHANNEL_GT0_RXRESETDONE_OUT,
                GTPE2_CHANNEL_GT0_TXRESETDONE_OUT,
                GTPE2_COMMON_GT0_PLL1RESET_IN,
                GTPE2_COMMON_GT0_PLL1LOCKDETCLK_IN,
                GTPE2_COMMON_GT0_PLL1LOCK_OUT,
                GTPE2_COMMON_GT0_PLL1REFCLKLOST_OUT,
            ]

        if True:
            analyzer_signals += [
                self.dac_refclk,
                self.dac_dmtd,
            ]

        self.analyzer = LiteScopeAnalyzer(analyzer_signals,
            depth        = 256,
            clock_domain = "sys",
            register     = True,
            csr_csv      = "analyzer.csv"
        )

    def gen_xwrc_board_acorn(self, bram):

        self.specials += Instance("xwrc_board_acorn",
            p_g_simulation                 = 0,
            #p_g_with_external_clock_input  = 1,
            #p_g_dpram_initf               = f"{self.wr_cores_basedir}/bin/wrpc/wrc_phy16_direct_dmtd.bram",
            p_g_DPRAM_INITF                = bram,
            #p_g_fabric_iface              = "PLAIN",
            o_clk_ref_locked_o    = self.clk_ref_locked,
            o_dbg_rdy_o           = self.dbg_rdy,
            o_ext_ref_rst_o       = self.ext_ref_rst,
            o_clk_ref_62m5_o      = self.clk_ref_62m5,

            o_ready_for_reset_o   = self.ready_for_reset,

            i_areset_n_i          = ~ResetSignal("sys") & self.wr_rstn,
            i_clk_125m_dmtd_i     = ClockSignal("clk_125m_dmtd"),
            i_clk_125m_gtp_i      = ClockSignal("clk_125m_gtp"),
            i_clk_10m_ext_i       = ClockSignal("clk_10m_ext"),
            #clk_sys_62m5_o      => clk_sys_62m5,
            #clk_ref_62m5_o      => clk_ref_62m5,
            #clk_dmtd_62m5_o     => clk_dmtd_62m5,
            #rst_sys_62m5_n_o    => rst_sys_62m5_n,
            #rst_ref_62m5_n_o    => rst_ref_62m5_n,

            o_dac_refclk_cs_n_o   = self.dac_refclk.cs_n,
            o_dac_refclk_sclk_o   = self.dac_refclk.sclk,
            o_dac_refclk_din_o    = self.dac_refclk.din,
            o_dac_dmtd_cs_n_o     = self.dac_dmtd.cs_n,
            o_dac_dmtd_sclk_o     = self.dac_dmtd.sclk,
            o_dac_dmtd_din_o      = self.dac_dmtd.din,

            o_sfp_txp_o           = self.sfp.txp,
            o_sfp_txn_o           = self.sfp.txn,
            i_sfp_rxp_i           = self.sfp.rxp,
            i_sfp_rxn_i           = self.sfp.rxn,
            i_sfp_det_i           = self.sfp_det,
            io_sfp_sda            = self.sfp_i2c.sda,
            io_sfp_scl            = self.sfp_i2c.scl,
            #sfp_rate_select_o   => self.sfp_rate_select_o,
            i_sfp_tx_fault_i      = self.sfp_tx_fault,
            #sfp_tx_disable_o    => self.sfp_tx_disable_o,
            i_sfp_tx_los_i        = self.sfp_tx_los,

            #eeprom_sda_i        => eeprom_sda_in,
            #eeprom_sda_o        => eeprom_sda_out,
            #eeprom_scl_i        => eeprom_scl_in,
            #eeprom_scl_o        => eeprom_scl_out,

            #onewire_i           => onewire_data,
            #onewire_oen_o       => onewire_oe,
            # Uart
            i_uart_rxd_i          = self.serial.rx,
            o_uart_txd_o          = self.serial.tx,

            # SPI Flash
	        o_spi_sclk_o          = self.flash_clk,
            o_spi_ncs_o           = self.flash_cs_n,
            o_spi_mosi_o          = self.flash.mosi,
            i_spi_miso_i          = self.flash.miso,

            #abscal_txts_o       => wrc_abscal_txts_out,
            #abscal_rxts_o       => wrc_abscal_rxts_out,

            o_pps_ext_i           = 0,#wrc_pps_in,
            #o_pps_p_o             = wrc_pps_out,
            o_pps_led_o           = self.led_pps,
            o_led_link_o          = self.led_link,
            o_led_act_o           = self.led_act,

            o_GT0_EXT_QPLL_RESET  = self.qpll.channels[1].reset,
            i_GT0_EXT_QPLL_CLK    = self.qpll.channels[1].clk,
            i_GT0_EXT_QPLL_REFCLK = self.qpll.channels[1].refclk,
            i_GT0_EXT_QPLL_LOCK   = self.qpll.channels[1].lock,
        )

    def add_sources(self):
        # fill converter with all path / files required
        # board specifics
        board_files = [
            "board/clbv3/wr_clbv3_pkg.vhd",
            "board/common/wr_board_pkg.vhd",
            "board/common/xwrc_board_common.vhd",
            "top/clbv3_ref_design/clbv3_wr_ref_top.bmm",
            "top/clbv3_ref_design/clbv3_wr_ref_top.vhd",
        ]

        custom_files = [
            "gateware/xwrc_platform_vivado.vhd",
            "gateware/xwrc_board_acorn.vhd",
            "gateware/whiterabbit_gtpe2_channel_wrapper.vhd",
            "gateware/whiterabbit_gtpe2_channel_wrapper_gt.vhd",
            "gateware/whiterabbit_gtpe2_channel_wrapper_gtrxreset_seq.vhd",
            "gateware/wr_gtp_phy_family7.vhd",
        ]

        for cf in custom_files:
            self.platform.add_source(os.path.join(self.file_basedir, cf))

        for bf in board_files:
            self.platform.add_source(os.path.join(self.wr_cores_basedir, bf))

        for f in list_files.wr_core_list:
            self.platform.add_source(os.path.join(os.path.abspath(os.path.dirname(__file__)), "wr-cores", f))


# Build --------------------------------------------------------------------------------------------

def main():
    from litex.build.parser import LiteXArgumentParser
    parser = LiteXArgumentParser(platform=Platform, description="Acorn WR.")
    parser.add_target_argument("--flash", action="store_true", help="Flash bitstream to SPI Flash.")
    args = parser.parse_args()

    soc = BaseSoC()

    builder = Builder(soc, **parser.builder_argdict)
    if args.build:
        builder.build(**parser.toolchain_argdict)
        if args.with_pcie:
            software_dir = os.path.join(os.path.abspath(os.path.dirname(__file__)), "software")
            generate_litepcie_software_headers(soc, os.path.join(software_dir, "kernel"))

    if args.load:
        prog = soc.platform.create_programmer()
        prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))

    if args.flash:
        prog = soc.platform.create_programmer()
        prog.load_bitstream(builder.get_bitstream_filename(mode="flash"))

if __name__ == "__main__":
    main()
