// Seed: 860028511
module module_0;
  always @(posedge 1) begin : LABEL_0
    wait ((id_1[1]) === 1);
  end
  assign id_2 = id_2;
  always @(negedge 1) begin : LABEL_0
    disable id_3;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1) $display;
  module_0 modCall_1 ();
endmodule
