<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pcireg.h source code [netbsd/sys/dev/pci/pcireg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="pci_msix_table_entry,pci_rom,pci_rom_header,pci_vpd,pci_vpd_largeres,pci_vpd_smallres "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pcireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pcireg.h.html'>pcireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pcireg.h,v 1.147 2019/03/01 09:26:00 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1995, 1996, 1999, 2000</i></td></tr>
<tr><th id="5">5</th><td><i> *     Christopher G. Demetriou.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 1994, 1996 Charles M. Hannum.  All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="17">17</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="18">18</th><td><i> *	This product includes software developed by Charles M. Hannum.</i></td></tr>
<tr><th id="19">19</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="20">20</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="23">23</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="24">24</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="25">25</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="26">26</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="27">27</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="28">28</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="29">29</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="30">30</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="31">31</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_PCIREG_H_">_DEV_PCI_PCIREG_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_PCIREG_H_" data-ref="_M/_DEV_PCI_PCIREG_H_">_DEV_PCI_PCIREG_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * Standardized PCI configuration information</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * Size of each function's configuration space.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/PCI_CONF_SIZE" data-ref="_M/PCI_CONF_SIZE">PCI_CONF_SIZE</dfn>		0x100</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCONF_SIZE" data-ref="_M/PCI_EXTCONF_SIZE">PCI_EXTCONF_SIZE</dfn>	0x1000</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/*</i></td></tr>
<tr><th id="49">49</th><td><i> * Device identification register; contains a vendor ID and a device ID.</i></td></tr>
<tr><th id="50">50</th><td><i> */</i></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/PCI_ID_REG" data-ref="_M/PCI_ID_REG">PCI_ID_REG</dfn>		0x00</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="typedef" id="pci_vendor_id_t" title='pci_vendor_id_t' data-type='u_int16_t' data-ref="pci_vendor_id_t" data-ref-filename="pci_vendor_id_t">pci_vendor_id_t</dfn>;</td></tr>
<tr><th id="54">54</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="typedef" id="pci_product_id_t" title='pci_product_id_t' data-type='u_int16_t' data-ref="pci_product_id_t" data-ref-filename="pci_product_id_t">pci_product_id_t</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PCI_VENDOR_SHIFT" data-ref="_M/PCI_VENDOR_SHIFT">PCI_VENDOR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/PCI_VENDOR_MASK" data-ref="_M/PCI_VENDOR_MASK">PCI_VENDOR_MASK</dfn>			0xffff</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/PCI_VENDOR" data-ref="_M/PCI_VENDOR">PCI_VENDOR</dfn>(id) \</u></td></tr>
<tr><th id="59">59</th><td><u>	    (((id) &gt;&gt; PCI_VENDOR_SHIFT) &amp; PCI_VENDOR_MASK)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/PCI_PRODUCT_SHIFT" data-ref="_M/PCI_PRODUCT_SHIFT">PCI_PRODUCT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/PCI_PRODUCT_MASK" data-ref="_M/PCI_PRODUCT_MASK">PCI_PRODUCT_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/PCI_PRODUCT" data-ref="_M/PCI_PRODUCT">PCI_PRODUCT</dfn>(id) \</u></td></tr>
<tr><th id="64">64</th><td><u>	    (((id) &gt;&gt; PCI_PRODUCT_SHIFT) &amp; PCI_PRODUCT_MASK)</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PCI_ID_CODE" data-ref="_M/PCI_ID_CODE">PCI_ID_CODE</dfn>(vid,pid)					\</u></td></tr>
<tr><th id="67">67</th><td><u>	((((vid) &amp; PCI_VENDOR_MASK) &lt;&lt; PCI_VENDOR_SHIFT) |	\</u></td></tr>
<tr><th id="68">68</th><td><u>	 (((pid) &amp; PCI_PRODUCT_MASK) &lt;&lt; PCI_PRODUCT_SHIFT))</u>	\</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/*</i></td></tr>
<tr><th id="71">71</th><td><i> * Command and status register.</i></td></tr>
<tr><th id="72">72</th><td><i> */</i></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_STATUS_REG" data-ref="_M/PCI_COMMAND_STATUS_REG">PCI_COMMAND_STATUS_REG</dfn>	0x04</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_SHIFT" data-ref="_M/PCI_COMMAND_SHIFT">PCI_COMMAND_SHIFT</dfn>		0</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_MASK" data-ref="_M/PCI_COMMAND_MASK">PCI_COMMAND_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_SHIFT" data-ref="_M/PCI_STATUS_SHIFT">PCI_STATUS_SHIFT</dfn>		16</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_MASK" data-ref="_M/PCI_STATUS_MASK">PCI_STATUS_MASK</dfn>			0xffff</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_STATUS_CODE" data-ref="_M/PCI_COMMAND_STATUS_CODE">PCI_COMMAND_STATUS_CODE</dfn>(cmd,stat)			\</u></td></tr>
<tr><th id="80">80</th><td><u>	((((cmd) &amp; PCI_COMMAND_MASK) &lt;&lt; PCI_COMMAND_SHIFT) |	\</u></td></tr>
<tr><th id="81">81</th><td><u>	 (((stat) &amp; PCI_STATUS_MASK) &lt;&lt; PCI_STATUS_SHIFT))</u>	\</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_IO_ENABLE" data-ref="_M/PCI_COMMAND_IO_ENABLE">PCI_COMMAND_IO_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_MEM_ENABLE" data-ref="_M/PCI_COMMAND_MEM_ENABLE">PCI_COMMAND_MEM_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_MASTER_ENABLE" data-ref="_M/PCI_COMMAND_MASTER_ENABLE">PCI_COMMAND_MASTER_ENABLE</dfn>	0x00000004</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_SPECIAL_ENABLE" data-ref="_M/PCI_COMMAND_SPECIAL_ENABLE">PCI_COMMAND_SPECIAL_ENABLE</dfn>	0x00000008</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_INVALIDATE_ENABLE" data-ref="_M/PCI_COMMAND_INVALIDATE_ENABLE">PCI_COMMAND_INVALIDATE_ENABLE</dfn>	0x00000010</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_PALETTE_ENABLE" data-ref="_M/PCI_COMMAND_PALETTE_ENABLE">PCI_COMMAND_PALETTE_ENABLE</dfn>	0x00000020</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_PARITY_ENABLE" data-ref="_M/PCI_COMMAND_PARITY_ENABLE">PCI_COMMAND_PARITY_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_STEPPING_ENABLE" data-ref="_M/PCI_COMMAND_STEPPING_ENABLE">PCI_COMMAND_STEPPING_ENABLE</dfn>	0x00000080</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_SERR_ENABLE" data-ref="_M/PCI_COMMAND_SERR_ENABLE">PCI_COMMAND_SERR_ENABLE</dfn>		0x00000100</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_BACKTOBACK_ENABLE" data-ref="_M/PCI_COMMAND_BACKTOBACK_ENABLE">PCI_COMMAND_BACKTOBACK_ENABLE</dfn>	0x00000200</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/PCI_COMMAND_INTERRUPT_DISABLE" data-ref="_M/PCI_COMMAND_INTERRUPT_DISABLE">PCI_COMMAND_INTERRUPT_DISABLE</dfn>	0x00000400</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_IMMD_READNESS" data-ref="_M/PCI_STATUS_IMMD_READNESS">PCI_STATUS_IMMD_READNESS</dfn>	__BIT(0+16)</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_INT_STATUS" data-ref="_M/PCI_STATUS_INT_STATUS">PCI_STATUS_INT_STATUS</dfn>		0x00080000</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_CAPLIST_SUPPORT" data-ref="_M/PCI_STATUS_CAPLIST_SUPPORT">PCI_STATUS_CAPLIST_SUPPORT</dfn>	0x00100000</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_66MHZ_SUPPORT" data-ref="_M/PCI_STATUS_66MHZ_SUPPORT">PCI_STATUS_66MHZ_SUPPORT</dfn>	0x00200000</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_UDF_SUPPORT" data-ref="_M/PCI_STATUS_UDF_SUPPORT">PCI_STATUS_UDF_SUPPORT</dfn>		0x00400000</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_BACKTOBACK_SUPPORT" data-ref="_M/PCI_STATUS_BACKTOBACK_SUPPORT">PCI_STATUS_BACKTOBACK_SUPPORT</dfn>	0x00800000</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_PARITY_ERROR" data-ref="_M/PCI_STATUS_PARITY_ERROR">PCI_STATUS_PARITY_ERROR</dfn>		0x01000000</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_DEVSEL_FAST" data-ref="_M/PCI_STATUS_DEVSEL_FAST">PCI_STATUS_DEVSEL_FAST</dfn>		0x00000000</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_DEVSEL_MEDIUM" data-ref="_M/PCI_STATUS_DEVSEL_MEDIUM">PCI_STATUS_DEVSEL_MEDIUM</dfn>	0x02000000</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_DEVSEL_SLOW" data-ref="_M/PCI_STATUS_DEVSEL_SLOW">PCI_STATUS_DEVSEL_SLOW</dfn>		0x04000000</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_DEVSEL_MASK" data-ref="_M/PCI_STATUS_DEVSEL_MASK">PCI_STATUS_DEVSEL_MASK</dfn>		0x06000000</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_TARGET_TARGET_ABORT" data-ref="_M/PCI_STATUS_TARGET_TARGET_ABORT">PCI_STATUS_TARGET_TARGET_ABORT</dfn>	0x08000000</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_MASTER_TARGET_ABORT" data-ref="_M/PCI_STATUS_MASTER_TARGET_ABORT">PCI_STATUS_MASTER_TARGET_ABORT</dfn>	0x10000000</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_MASTER_ABORT" data-ref="_M/PCI_STATUS_MASTER_ABORT">PCI_STATUS_MASTER_ABORT</dfn>		0x20000000</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_SPECIAL_ERROR" data-ref="_M/PCI_STATUS_SPECIAL_ERROR">PCI_STATUS_SPECIAL_ERROR</dfn>	0x40000000</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/PCI_STATUS_PARITY_DETECT" data-ref="_M/PCI_STATUS_PARITY_DETECT">PCI_STATUS_PARITY_DETECT</dfn>	0x80000000</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/*</i></td></tr>
<tr><th id="113">113</th><td><i> * PCI Class and Revision Register; defines type and revision of device.</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_REG" data-ref="_M/PCI_CLASS_REG">PCI_CLASS_REG</dfn>		0x08</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_class_t" title='pci_class_t' data-type='u_int8_t' data-ref="pci_class_t" data-ref-filename="pci_class_t">pci_class_t</dfn>;</td></tr>
<tr><th id="118">118</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_subclass_t" title='pci_subclass_t' data-type='u_int8_t' data-ref="pci_subclass_t" data-ref-filename="pci_subclass_t">pci_subclass_t</dfn>;</td></tr>
<tr><th id="119">119</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_interface_t" title='pci_interface_t' data-type='u_int8_t' data-ref="pci_interface_t" data-ref-filename="pci_interface_t">pci_interface_t</dfn>;</td></tr>
<tr><th id="120">120</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_revision_t" title='pci_revision_t' data-type='u_int8_t' data-ref="pci_revision_t" data-ref-filename="pci_revision_t">pci_revision_t</dfn>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_SHIFT" data-ref="_M/PCI_CLASS_SHIFT">PCI_CLASS_SHIFT</dfn>			24</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_MASK" data-ref="_M/PCI_CLASS_MASK">PCI_CLASS_MASK</dfn>			0xff</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS" data-ref="_M/PCI_CLASS">PCI_CLASS</dfn>(cr) \</u></td></tr>
<tr><th id="125">125</th><td><u>	    (((cr) &gt;&gt; PCI_CLASS_SHIFT) &amp; PCI_CLASS_MASK)</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SHIFT" data-ref="_M/PCI_SUBCLASS_SHIFT">PCI_SUBCLASS_SHIFT</dfn>		16</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASK" data-ref="_M/PCI_SUBCLASS_MASK">PCI_SUBCLASS_MASK</dfn>		0xff</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS" data-ref="_M/PCI_SUBCLASS">PCI_SUBCLASS</dfn>(cr) \</u></td></tr>
<tr><th id="130">130</th><td><u>	    (((cr) &gt;&gt; PCI_SUBCLASS_SHIFT) &amp; PCI_SUBCLASS_MASK)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERFACE_SHIFT" data-ref="_M/PCI_INTERFACE_SHIFT">PCI_INTERFACE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERFACE_MASK" data-ref="_M/PCI_INTERFACE_MASK">PCI_INTERFACE_MASK</dfn>		0xff</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERFACE" data-ref="_M/PCI_INTERFACE">PCI_INTERFACE</dfn>(cr) \</u></td></tr>
<tr><th id="135">135</th><td><u>	    (((cr) &gt;&gt; PCI_INTERFACE_SHIFT) &amp; PCI_INTERFACE_MASK)</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/PCI_REVISION_SHIFT" data-ref="_M/PCI_REVISION_SHIFT">PCI_REVISION_SHIFT</dfn>		0</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/PCI_REVISION_MASK" data-ref="_M/PCI_REVISION_MASK">PCI_REVISION_MASK</dfn>		0xff</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/PCI_REVISION" data-ref="_M/PCI_REVISION">PCI_REVISION</dfn>(cr) \</u></td></tr>
<tr><th id="140">140</th><td><u>	    (((cr) &gt;&gt; PCI_REVISION_SHIFT) &amp; PCI_REVISION_MASK)</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_CODE" data-ref="_M/PCI_CLASS_CODE">PCI_CLASS_CODE</dfn>(mainclass, subclass, interface) \</u></td></tr>
<tr><th id="143">143</th><td><u>	    ((((mainclass) &amp; PCI_CLASS_MASK) &lt;&lt; PCI_CLASS_SHIFT) | \</u></td></tr>
<tr><th id="144">144</th><td><u>	     (((subclass) &amp; PCI_SUBCLASS_MASK) &lt;&lt; PCI_SUBCLASS_SHIFT) | \</u></td></tr>
<tr><th id="145">145</th><td><u>	     (((interface) &amp; PCI_INTERFACE_MASK) &lt;&lt; PCI_INTERFACE_SHIFT))</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* base classes */</i></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_PREHISTORIC" data-ref="_M/PCI_CLASS_PREHISTORIC">PCI_CLASS_PREHISTORIC</dfn>		0x00</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_MASS_STORAGE" data-ref="_M/PCI_CLASS_MASS_STORAGE">PCI_CLASS_MASS_STORAGE</dfn>		0x01</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_NETWORK" data-ref="_M/PCI_CLASS_NETWORK">PCI_CLASS_NETWORK</dfn>		0x02</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_DISPLAY" data-ref="_M/PCI_CLASS_DISPLAY">PCI_CLASS_DISPLAY</dfn>		0x03</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_MULTIMEDIA" data-ref="_M/PCI_CLASS_MULTIMEDIA">PCI_CLASS_MULTIMEDIA</dfn>		0x04</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_MEMORY" data-ref="_M/PCI_CLASS_MEMORY">PCI_CLASS_MEMORY</dfn>		0x05</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_BRIDGE" data-ref="_M/PCI_CLASS_BRIDGE">PCI_CLASS_BRIDGE</dfn>		0x06</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_COMMUNICATIONS" data-ref="_M/PCI_CLASS_COMMUNICATIONS">PCI_CLASS_COMMUNICATIONS</dfn>	0x07</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_SYSTEM" data-ref="_M/PCI_CLASS_SYSTEM">PCI_CLASS_SYSTEM</dfn>		0x08</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_INPUT" data-ref="_M/PCI_CLASS_INPUT">PCI_CLASS_INPUT</dfn>			0x09</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_DOCK" data-ref="_M/PCI_CLASS_DOCK">PCI_CLASS_DOCK</dfn>			0x0a</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_PROCESSOR" data-ref="_M/PCI_CLASS_PROCESSOR">PCI_CLASS_PROCESSOR</dfn>		0x0b</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_SERIALBUS" data-ref="_M/PCI_CLASS_SERIALBUS">PCI_CLASS_SERIALBUS</dfn>		0x0c</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_WIRELESS" data-ref="_M/PCI_CLASS_WIRELESS">PCI_CLASS_WIRELESS</dfn>		0x0d</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_I2O" data-ref="_M/PCI_CLASS_I2O">PCI_CLASS_I2O</dfn>			0x0e</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_SATCOM" data-ref="_M/PCI_CLASS_SATCOM">PCI_CLASS_SATCOM</dfn>		0x0f</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_CRYPTO" data-ref="_M/PCI_CLASS_CRYPTO">PCI_CLASS_CRYPTO</dfn>		0x10</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_DASP" data-ref="_M/PCI_CLASS_DASP">PCI_CLASS_DASP</dfn>			0x11</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_ACCEL" data-ref="_M/PCI_CLASS_ACCEL">PCI_CLASS_ACCEL</dfn>			0x12</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_INSTRUMENT" data-ref="_M/PCI_CLASS_INSTRUMENT">PCI_CLASS_INSTRUMENT</dfn>		0x13</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/PCI_CLASS_UNDEFINED" data-ref="_M/PCI_CLASS_UNDEFINED">PCI_CLASS_UNDEFINED</dfn>		0xff</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* 0x00 prehistoric subclasses */</i></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PREHISTORIC_MISC" data-ref="_M/PCI_SUBCLASS_PREHISTORIC_MISC">PCI_SUBCLASS_PREHISTORIC_MISC</dfn>		0x00</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PREHISTORIC_VGA" data-ref="_M/PCI_SUBCLASS_PREHISTORIC_VGA">PCI_SUBCLASS_PREHISTORIC_VGA</dfn>		0x01</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* 0x01 mass storage subclasses */</i></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_SCSI" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_SCSI">PCI_SUBCLASS_MASS_STORAGE_SCSI</dfn>		0x00</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_IDE" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_IDE">PCI_SUBCLASS_MASS_STORAGE_IDE</dfn>		0x01</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_FLOPPY" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_FLOPPY">PCI_SUBCLASS_MASS_STORAGE_FLOPPY</dfn>	0x02</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_IPI" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_IPI">PCI_SUBCLASS_MASS_STORAGE_IPI</dfn>		0x03</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_RAID" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_RAID">PCI_SUBCLASS_MASS_STORAGE_RAID</dfn>		0x04</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_ATA" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_ATA">PCI_SUBCLASS_MASS_STORAGE_ATA</dfn>		0x05</u></td></tr>
<tr><th id="181">181</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_ATA_SINGLEDMA" data-ref="_M/PCI_INTERFACE_ATA_SINGLEDMA">PCI_INTERFACE_ATA_SINGLEDMA</dfn>		0x20</u></td></tr>
<tr><th id="182">182</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_ATA_CHAINEDDMA" data-ref="_M/PCI_INTERFACE_ATA_CHAINEDDMA">PCI_INTERFACE_ATA_CHAINEDDMA</dfn>		0x30</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_SATA" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_SATA">PCI_SUBCLASS_MASS_STORAGE_SATA</dfn>		0x06</u></td></tr>
<tr><th id="184">184</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SATA_VND" data-ref="_M/PCI_INTERFACE_SATA_VND">PCI_INTERFACE_SATA_VND</dfn>			0x00</u></td></tr>
<tr><th id="185">185</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SATA_AHCI10" data-ref="_M/PCI_INTERFACE_SATA_AHCI10">PCI_INTERFACE_SATA_AHCI10</dfn>		0x01</u></td></tr>
<tr><th id="186">186</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SATA_SSBI" data-ref="_M/PCI_INTERFACE_SATA_SSBI">PCI_INTERFACE_SATA_SSBI</dfn>			0x02</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_SAS" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_SAS">PCI_SUBCLASS_MASS_STORAGE_SAS</dfn>		0x07</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_NVM" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_NVM">PCI_SUBCLASS_MASS_STORAGE_NVM</dfn>		0x08</u></td></tr>
<tr><th id="189">189</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_NVM_VND" data-ref="_M/PCI_INTERFACE_NVM_VND">PCI_INTERFACE_NVM_VND</dfn>			0x00</u></td></tr>
<tr><th id="190">190</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_NVM_NVMHCI10" data-ref="_M/PCI_INTERFACE_NVM_NVMHCI10">PCI_INTERFACE_NVM_NVMHCI10</dfn>		0x01</u></td></tr>
<tr><th id="191">191</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_NVM_NVME" data-ref="_M/PCI_INTERFACE_NVM_NVME">PCI_INTERFACE_NVM_NVME</dfn>			0x02</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MASS_STORAGE_MISC" data-ref="_M/PCI_SUBCLASS_MASS_STORAGE_MISC">PCI_SUBCLASS_MASS_STORAGE_MISC</dfn>		0x80</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/* 0x02 network subclasses */</i></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_ETHERNET" data-ref="_M/PCI_SUBCLASS_NETWORK_ETHERNET">PCI_SUBCLASS_NETWORK_ETHERNET</dfn>		0x00</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_TOKENRING" data-ref="_M/PCI_SUBCLASS_NETWORK_TOKENRING">PCI_SUBCLASS_NETWORK_TOKENRING</dfn>		0x01</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_FDDI" data-ref="_M/PCI_SUBCLASS_NETWORK_FDDI">PCI_SUBCLASS_NETWORK_FDDI</dfn>		0x02</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_ATM" data-ref="_M/PCI_SUBCLASS_NETWORK_ATM">PCI_SUBCLASS_NETWORK_ATM</dfn>		0x03</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_ISDN" data-ref="_M/PCI_SUBCLASS_NETWORK_ISDN">PCI_SUBCLASS_NETWORK_ISDN</dfn>		0x04</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_WORLDFIP" data-ref="_M/PCI_SUBCLASS_NETWORK_WORLDFIP">PCI_SUBCLASS_NETWORK_WORLDFIP</dfn>		0x05</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_PCIMGMULTICOMP" data-ref="_M/PCI_SUBCLASS_NETWORK_PCIMGMULTICOMP">PCI_SUBCLASS_NETWORK_PCIMGMULTICOMP</dfn>	0x06</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_INFINIBAND" data-ref="_M/PCI_SUBCLASS_NETWORK_INFINIBAND">PCI_SUBCLASS_NETWORK_INFINIBAND</dfn>		0x07</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_NETWORK_MISC" data-ref="_M/PCI_SUBCLASS_NETWORK_MISC">PCI_SUBCLASS_NETWORK_MISC</dfn>		0x80</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* 0x03 display subclasses */</i></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DISPLAY_VGA" data-ref="_M/PCI_SUBCLASS_DISPLAY_VGA">PCI_SUBCLASS_DISPLAY_VGA</dfn>		0x00</u></td></tr>
<tr><th id="207">207</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_VGA_VGA" data-ref="_M/PCI_INTERFACE_VGA_VGA">PCI_INTERFACE_VGA_VGA</dfn>			0x00</u></td></tr>
<tr><th id="208">208</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_VGA_8514" data-ref="_M/PCI_INTERFACE_VGA_8514">PCI_INTERFACE_VGA_8514</dfn>			0x01</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DISPLAY_XGA" data-ref="_M/PCI_SUBCLASS_DISPLAY_XGA">PCI_SUBCLASS_DISPLAY_XGA</dfn>		0x01</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DISPLAY_3D" data-ref="_M/PCI_SUBCLASS_DISPLAY_3D">PCI_SUBCLASS_DISPLAY_3D</dfn>			0x02</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DISPLAY_MISC" data-ref="_M/PCI_SUBCLASS_DISPLAY_MISC">PCI_SUBCLASS_DISPLAY_MISC</dfn>		0x80</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>/* 0x04 multimedia subclasses */</i></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MULTIMEDIA_VIDEO" data-ref="_M/PCI_SUBCLASS_MULTIMEDIA_VIDEO">PCI_SUBCLASS_MULTIMEDIA_VIDEO</dfn>		0x00</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MULTIMEDIA_AUDIO" data-ref="_M/PCI_SUBCLASS_MULTIMEDIA_AUDIO">PCI_SUBCLASS_MULTIMEDIA_AUDIO</dfn>		0x01</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MULTIMEDIA_TELEPHONY" data-ref="_M/PCI_SUBCLASS_MULTIMEDIA_TELEPHONY">PCI_SUBCLASS_MULTIMEDIA_TELEPHONY</dfn>	0x02</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MULTIMEDIA_HDAUDIO" data-ref="_M/PCI_SUBCLASS_MULTIMEDIA_HDAUDIO">PCI_SUBCLASS_MULTIMEDIA_HDAUDIO</dfn>		0x03</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MULTIMEDIA_MISC" data-ref="_M/PCI_SUBCLASS_MULTIMEDIA_MISC">PCI_SUBCLASS_MULTIMEDIA_MISC</dfn>		0x80</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i>/* 0x05 memory subclasses */</i></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MEMORY_RAM" data-ref="_M/PCI_SUBCLASS_MEMORY_RAM">PCI_SUBCLASS_MEMORY_RAM</dfn>			0x00</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MEMORY_FLASH" data-ref="_M/PCI_SUBCLASS_MEMORY_FLASH">PCI_SUBCLASS_MEMORY_FLASH</dfn>		0x01</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_MEMORY_MISC" data-ref="_M/PCI_SUBCLASS_MEMORY_MISC">PCI_SUBCLASS_MEMORY_MISC</dfn>		0x80</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/* 0x06 bridge subclasses */</i></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_HOST" data-ref="_M/PCI_SUBCLASS_BRIDGE_HOST">PCI_SUBCLASS_BRIDGE_HOST</dfn>		0x00</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_ISA" data-ref="_M/PCI_SUBCLASS_BRIDGE_ISA">PCI_SUBCLASS_BRIDGE_ISA</dfn>			0x01</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_EISA" data-ref="_M/PCI_SUBCLASS_BRIDGE_EISA">PCI_SUBCLASS_BRIDGE_EISA</dfn>		0x02</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_MC" data-ref="_M/PCI_SUBCLASS_BRIDGE_MC">PCI_SUBCLASS_BRIDGE_MC</dfn>			0x03	/* XXX _MCA */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_PCI" data-ref="_M/PCI_SUBCLASS_BRIDGE_PCI">PCI_SUBCLASS_BRIDGE_PCI</dfn>			0x04</u></td></tr>
<tr><th id="231">231</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_BRIDGE_PCI_PCI" data-ref="_M/PCI_INTERFACE_BRIDGE_PCI_PCI">PCI_INTERFACE_BRIDGE_PCI_PCI</dfn>		0x00</u></td></tr>
<tr><th id="232">232</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_BRIDGE_PCI_SUBDEC" data-ref="_M/PCI_INTERFACE_BRIDGE_PCI_SUBDEC">PCI_INTERFACE_BRIDGE_PCI_SUBDEC</dfn>		0x01</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_PCMCIA" data-ref="_M/PCI_SUBCLASS_BRIDGE_PCMCIA">PCI_SUBCLASS_BRIDGE_PCMCIA</dfn>		0x05</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_NUBUS" data-ref="_M/PCI_SUBCLASS_BRIDGE_NUBUS">PCI_SUBCLASS_BRIDGE_NUBUS</dfn>		0x06</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_CARDBUS" data-ref="_M/PCI_SUBCLASS_BRIDGE_CARDBUS">PCI_SUBCLASS_BRIDGE_CARDBUS</dfn>		0x07</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_RACEWAY" data-ref="_M/PCI_SUBCLASS_BRIDGE_RACEWAY">PCI_SUBCLASS_BRIDGE_RACEWAY</dfn>		0x08</u></td></tr>
<tr><th id="237">237</th><td>		<i>/* bit0 == 0 ? "transparent mode" : "endpoint mode" */</i></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_STPCI" data-ref="_M/PCI_SUBCLASS_BRIDGE_STPCI">PCI_SUBCLASS_BRIDGE_STPCI</dfn>		0x09</u></td></tr>
<tr><th id="239">239</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_STPCI_PRIMARY" data-ref="_M/PCI_INTERFACE_STPCI_PRIMARY">PCI_INTERFACE_STPCI_PRIMARY</dfn>		0x40</u></td></tr>
<tr><th id="240">240</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_STPCI_SECONDARY" data-ref="_M/PCI_INTERFACE_STPCI_SECONDARY">PCI_INTERFACE_STPCI_SECONDARY</dfn>		0x80</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_INFINIBAND" data-ref="_M/PCI_SUBCLASS_BRIDGE_INFINIBAND">PCI_SUBCLASS_BRIDGE_INFINIBAND</dfn>		0x0a</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_ADVSW" data-ref="_M/PCI_SUBCLASS_BRIDGE_ADVSW">PCI_SUBCLASS_BRIDGE_ADVSW</dfn>		0x0b</u></td></tr>
<tr><th id="243">243</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_ADVSW_CUSTOM" data-ref="_M/PCI_INTERFACE_ADVSW_CUSTOM">PCI_INTERFACE_ADVSW_CUSTOM</dfn>		0x00</u></td></tr>
<tr><th id="244">244</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_ADVSW_ASISIG" data-ref="_M/PCI_INTERFACE_ADVSW_ASISIG">PCI_INTERFACE_ADVSW_ASISIG</dfn>		0x01</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_BRIDGE_MISC" data-ref="_M/PCI_SUBCLASS_BRIDGE_MISC">PCI_SUBCLASS_BRIDGE_MISC</dfn>		0x80</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>/* 0x07 communications subclasses */</i></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_COMMUNICATIONS_SERIAL" data-ref="_M/PCI_SUBCLASS_COMMUNICATIONS_SERIAL">PCI_SUBCLASS_COMMUNICATIONS_SERIAL</dfn>	0x00</u></td></tr>
<tr><th id="249">249</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SERIAL_XT" data-ref="_M/PCI_INTERFACE_SERIAL_XT">PCI_INTERFACE_SERIAL_XT</dfn>			0x00</u></td></tr>
<tr><th id="250">250</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SERIAL_16450" data-ref="_M/PCI_INTERFACE_SERIAL_16450">PCI_INTERFACE_SERIAL_16450</dfn>		0x01</u></td></tr>
<tr><th id="251">251</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SERIAL_16550" data-ref="_M/PCI_INTERFACE_SERIAL_16550">PCI_INTERFACE_SERIAL_16550</dfn>		0x02</u></td></tr>
<tr><th id="252">252</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SERIAL_16650" data-ref="_M/PCI_INTERFACE_SERIAL_16650">PCI_INTERFACE_SERIAL_16650</dfn>		0x03</u></td></tr>
<tr><th id="253">253</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SERIAL_16750" data-ref="_M/PCI_INTERFACE_SERIAL_16750">PCI_INTERFACE_SERIAL_16750</dfn>		0x04</u></td></tr>
<tr><th id="254">254</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SERIAL_16850" data-ref="_M/PCI_INTERFACE_SERIAL_16850">PCI_INTERFACE_SERIAL_16850</dfn>		0x05</u></td></tr>
<tr><th id="255">255</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_SERIAL_16950" data-ref="_M/PCI_INTERFACE_SERIAL_16950">PCI_INTERFACE_SERIAL_16950</dfn>		0x06</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_COMMUNICATIONS_PARALLEL" data-ref="_M/PCI_SUBCLASS_COMMUNICATIONS_PARALLEL">PCI_SUBCLASS_COMMUNICATIONS_PARALLEL</dfn>	0x01</u></td></tr>
<tr><th id="257">257</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PARALLEL" data-ref="_M/PCI_INTERFACE_PARALLEL">PCI_INTERFACE_PARALLEL</dfn>			0x00</u></td></tr>
<tr><th id="258">258</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PARALLEL_BIDIRECTIONAL" data-ref="_M/PCI_INTERFACE_PARALLEL_BIDIRECTIONAL">PCI_INTERFACE_PARALLEL_BIDIRECTIONAL</dfn>	0x01</u></td></tr>
<tr><th id="259">259</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PARALLEL_ECP1X" data-ref="_M/PCI_INTERFACE_PARALLEL_ECP1X">PCI_INTERFACE_PARALLEL_ECP1X</dfn>		0x02</u></td></tr>
<tr><th id="260">260</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PARALLEL_IEEE1284_CNTRL" data-ref="_M/PCI_INTERFACE_PARALLEL_IEEE1284_CNTRL">PCI_INTERFACE_PARALLEL_IEEE1284_CNTRL</dfn>	0x03</u></td></tr>
<tr><th id="261">261</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PARALLEL_IEEE1284_TGT" data-ref="_M/PCI_INTERFACE_PARALLEL_IEEE1284_TGT">PCI_INTERFACE_PARALLEL_IEEE1284_TGT</dfn>	0xfe</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_COMMUNICATIONS_MPSERIAL" data-ref="_M/PCI_SUBCLASS_COMMUNICATIONS_MPSERIAL">PCI_SUBCLASS_COMMUNICATIONS_MPSERIAL</dfn>	0x02</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_COMMUNICATIONS_MODEM" data-ref="_M/PCI_SUBCLASS_COMMUNICATIONS_MODEM">PCI_SUBCLASS_COMMUNICATIONS_MODEM</dfn>	0x03</u></td></tr>
<tr><th id="264">264</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_MODEM" data-ref="_M/PCI_INTERFACE_MODEM">PCI_INTERFACE_MODEM</dfn>			0x00</u></td></tr>
<tr><th id="265">265</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_MODEM_HAYES16450" data-ref="_M/PCI_INTERFACE_MODEM_HAYES16450">PCI_INTERFACE_MODEM_HAYES16450</dfn>		0x01</u></td></tr>
<tr><th id="266">266</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_MODEM_HAYES16550" data-ref="_M/PCI_INTERFACE_MODEM_HAYES16550">PCI_INTERFACE_MODEM_HAYES16550</dfn>		0x02</u></td></tr>
<tr><th id="267">267</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_MODEM_HAYES16650" data-ref="_M/PCI_INTERFACE_MODEM_HAYES16650">PCI_INTERFACE_MODEM_HAYES16650</dfn>		0x03</u></td></tr>
<tr><th id="268">268</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_MODEM_HAYES16750" data-ref="_M/PCI_INTERFACE_MODEM_HAYES16750">PCI_INTERFACE_MODEM_HAYES16750</dfn>		0x04</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_COMMUNICATIONS_GPIB" data-ref="_M/PCI_SUBCLASS_COMMUNICATIONS_GPIB">PCI_SUBCLASS_COMMUNICATIONS_GPIB</dfn>	0x04</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_COMMUNICATIONS_SMARTCARD" data-ref="_M/PCI_SUBCLASS_COMMUNICATIONS_SMARTCARD">PCI_SUBCLASS_COMMUNICATIONS_SMARTCARD</dfn>	0x05</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_COMMUNICATIONS_MISC" data-ref="_M/PCI_SUBCLASS_COMMUNICATIONS_MISC">PCI_SUBCLASS_COMMUNICATIONS_MISC</dfn>	0x80</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* 0x08 system subclasses */</i></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_PIC" data-ref="_M/PCI_SUBCLASS_SYSTEM_PIC">PCI_SUBCLASS_SYSTEM_PIC</dfn>			0x00</u></td></tr>
<tr><th id="275">275</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PIC_8259" data-ref="_M/PCI_INTERFACE_PIC_8259">PCI_INTERFACE_PIC_8259</dfn>			0x00</u></td></tr>
<tr><th id="276">276</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PIC_ISA" data-ref="_M/PCI_INTERFACE_PIC_ISA">PCI_INTERFACE_PIC_ISA</dfn>			0x01</u></td></tr>
<tr><th id="277">277</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PIC_EISA" data-ref="_M/PCI_INTERFACE_PIC_EISA">PCI_INTERFACE_PIC_EISA</dfn>			0x02</u></td></tr>
<tr><th id="278">278</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PIC_IOAPIC" data-ref="_M/PCI_INTERFACE_PIC_IOAPIC">PCI_INTERFACE_PIC_IOAPIC</dfn>		0x10</u></td></tr>
<tr><th id="279">279</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_PIC_IOXAPIC" data-ref="_M/PCI_INTERFACE_PIC_IOXAPIC">PCI_INTERFACE_PIC_IOXAPIC</dfn>		0x20</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_DMA" data-ref="_M/PCI_SUBCLASS_SYSTEM_DMA">PCI_SUBCLASS_SYSTEM_DMA</dfn>			0x01</u></td></tr>
<tr><th id="281">281</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_DMA_8237" data-ref="_M/PCI_INTERFACE_DMA_8237">PCI_INTERFACE_DMA_8237</dfn>			0x00</u></td></tr>
<tr><th id="282">282</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_DMA_ISA" data-ref="_M/PCI_INTERFACE_DMA_ISA">PCI_INTERFACE_DMA_ISA</dfn>			0x01</u></td></tr>
<tr><th id="283">283</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_DMA_EISA" data-ref="_M/PCI_INTERFACE_DMA_EISA">PCI_INTERFACE_DMA_EISA</dfn>			0x02</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_TIMER" data-ref="_M/PCI_SUBCLASS_SYSTEM_TIMER">PCI_SUBCLASS_SYSTEM_TIMER</dfn>		0x02</u></td></tr>
<tr><th id="285">285</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_TIMER_8254" data-ref="_M/PCI_INTERFACE_TIMER_8254">PCI_INTERFACE_TIMER_8254</dfn>		0x00</u></td></tr>
<tr><th id="286">286</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_TIMER_ISA" data-ref="_M/PCI_INTERFACE_TIMER_ISA">PCI_INTERFACE_TIMER_ISA</dfn>			0x01</u></td></tr>
<tr><th id="287">287</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_TIMER_EISA" data-ref="_M/PCI_INTERFACE_TIMER_EISA">PCI_INTERFACE_TIMER_EISA</dfn>		0x02</u></td></tr>
<tr><th id="288">288</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_TIMER_HPET" data-ref="_M/PCI_INTERFACE_TIMER_HPET">PCI_INTERFACE_TIMER_HPET</dfn>		0x03</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_RTC" data-ref="_M/PCI_SUBCLASS_SYSTEM_RTC">PCI_SUBCLASS_SYSTEM_RTC</dfn>			0x03</u></td></tr>
<tr><th id="290">290</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_RTC_GENERIC" data-ref="_M/PCI_INTERFACE_RTC_GENERIC">PCI_INTERFACE_RTC_GENERIC</dfn>		0x00</u></td></tr>
<tr><th id="291">291</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_RTC_ISA" data-ref="_M/PCI_INTERFACE_RTC_ISA">PCI_INTERFACE_RTC_ISA</dfn>			0x01</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_PCIHOTPLUG" data-ref="_M/PCI_SUBCLASS_SYSTEM_PCIHOTPLUG">PCI_SUBCLASS_SYSTEM_PCIHOTPLUG</dfn>		0x04</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_SDHC" data-ref="_M/PCI_SUBCLASS_SYSTEM_SDHC">PCI_SUBCLASS_SYSTEM_SDHC</dfn>		0x05</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_IOMMU" data-ref="_M/PCI_SUBCLASS_SYSTEM_IOMMU">PCI_SUBCLASS_SYSTEM_IOMMU</dfn>		0x06 /* or RCEC in old spec */</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_RCEC" data-ref="_M/PCI_SUBCLASS_SYSTEM_RCEC">PCI_SUBCLASS_SYSTEM_RCEC</dfn>		0x07</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SYSTEM_MISC" data-ref="_M/PCI_SUBCLASS_SYSTEM_MISC">PCI_SUBCLASS_SYSTEM_MISC</dfn>		0x80</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>/* 0x09 input subclasses */</i></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_INPUT_KEYBOARD" data-ref="_M/PCI_SUBCLASS_INPUT_KEYBOARD">PCI_SUBCLASS_INPUT_KEYBOARD</dfn>		0x00</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_INPUT_DIGITIZER" data-ref="_M/PCI_SUBCLASS_INPUT_DIGITIZER">PCI_SUBCLASS_INPUT_DIGITIZER</dfn>		0x01</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_INPUT_MOUSE" data-ref="_M/PCI_SUBCLASS_INPUT_MOUSE">PCI_SUBCLASS_INPUT_MOUSE</dfn>		0x02</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_INPUT_SCANNER" data-ref="_M/PCI_SUBCLASS_INPUT_SCANNER">PCI_SUBCLASS_INPUT_SCANNER</dfn>		0x03</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_INPUT_GAMEPORT" data-ref="_M/PCI_SUBCLASS_INPUT_GAMEPORT">PCI_SUBCLASS_INPUT_GAMEPORT</dfn>		0x04</u></td></tr>
<tr><th id="304">304</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_GAMEPORT_GENERIC" data-ref="_M/PCI_INTERFACE_GAMEPORT_GENERIC">PCI_INTERFACE_GAMEPORT_GENERIC</dfn>		0x00</u></td></tr>
<tr><th id="305">305</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_GAMEPORT_LEGACY" data-ref="_M/PCI_INTERFACE_GAMEPORT_LEGACY">PCI_INTERFACE_GAMEPORT_LEGACY</dfn>		0x10</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_INPUT_MISC" data-ref="_M/PCI_SUBCLASS_INPUT_MISC">PCI_SUBCLASS_INPUT_MISC</dfn>			0x80</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i>/* 0x0a dock subclasses */</i></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DOCK_GENERIC" data-ref="_M/PCI_SUBCLASS_DOCK_GENERIC">PCI_SUBCLASS_DOCK_GENERIC</dfn>		0x00</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DOCK_MISC" data-ref="_M/PCI_SUBCLASS_DOCK_MISC">PCI_SUBCLASS_DOCK_MISC</dfn>			0x80</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* 0x0b processor subclasses */</i></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_386" data-ref="_M/PCI_SUBCLASS_PROCESSOR_386">PCI_SUBCLASS_PROCESSOR_386</dfn>		0x00</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_486" data-ref="_M/PCI_SUBCLASS_PROCESSOR_486">PCI_SUBCLASS_PROCESSOR_486</dfn>		0x01</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_PENTIUM" data-ref="_M/PCI_SUBCLASS_PROCESSOR_PENTIUM">PCI_SUBCLASS_PROCESSOR_PENTIUM</dfn>		0x02</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_ALPHA" data-ref="_M/PCI_SUBCLASS_PROCESSOR_ALPHA">PCI_SUBCLASS_PROCESSOR_ALPHA</dfn>		0x10</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_POWERPC" data-ref="_M/PCI_SUBCLASS_PROCESSOR_POWERPC">PCI_SUBCLASS_PROCESSOR_POWERPC</dfn>		0x20</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_MIPS" data-ref="_M/PCI_SUBCLASS_PROCESSOR_MIPS">PCI_SUBCLASS_PROCESSOR_MIPS</dfn>		0x30</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_COPROC" data-ref="_M/PCI_SUBCLASS_PROCESSOR_COPROC">PCI_SUBCLASS_PROCESSOR_COPROC</dfn>		0x40</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_PROCESSOR_MISC" data-ref="_M/PCI_SUBCLASS_PROCESSOR_MISC">PCI_SUBCLASS_PROCESSOR_MISC</dfn>		0x80</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* 0x0c serial bus subclasses */</i></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_FIREWIRE" data-ref="_M/PCI_SUBCLASS_SERIALBUS_FIREWIRE">PCI_SUBCLASS_SERIALBUS_FIREWIRE</dfn>		0x00</u></td></tr>
<tr><th id="324">324</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_IEEE1394_FIREWIRE" data-ref="_M/PCI_INTERFACE_IEEE1394_FIREWIRE">PCI_INTERFACE_IEEE1394_FIREWIRE</dfn>		0x00</u></td></tr>
<tr><th id="325">325</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_IEEE1394_OPENHCI" data-ref="_M/PCI_INTERFACE_IEEE1394_OPENHCI">PCI_INTERFACE_IEEE1394_OPENHCI</dfn>		0x10</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_ACCESS" data-ref="_M/PCI_SUBCLASS_SERIALBUS_ACCESS">PCI_SUBCLASS_SERIALBUS_ACCESS</dfn>		0x01</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_SSA" data-ref="_M/PCI_SUBCLASS_SERIALBUS_SSA">PCI_SUBCLASS_SERIALBUS_SSA</dfn>		0x02</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_USB" data-ref="_M/PCI_SUBCLASS_SERIALBUS_USB">PCI_SUBCLASS_SERIALBUS_USB</dfn>		0x03</u></td></tr>
<tr><th id="329">329</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_USB_UHCI" data-ref="_M/PCI_INTERFACE_USB_UHCI">PCI_INTERFACE_USB_UHCI</dfn>			0x00</u></td></tr>
<tr><th id="330">330</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_USB_OHCI" data-ref="_M/PCI_INTERFACE_USB_OHCI">PCI_INTERFACE_USB_OHCI</dfn>			0x10</u></td></tr>
<tr><th id="331">331</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_USB_EHCI" data-ref="_M/PCI_INTERFACE_USB_EHCI">PCI_INTERFACE_USB_EHCI</dfn>			0x20</u></td></tr>
<tr><th id="332">332</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_USB_XHCI" data-ref="_M/PCI_INTERFACE_USB_XHCI">PCI_INTERFACE_USB_XHCI</dfn>			0x30</u></td></tr>
<tr><th id="333">333</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_USB_OTHERHC" data-ref="_M/PCI_INTERFACE_USB_OTHERHC">PCI_INTERFACE_USB_OTHERHC</dfn>		0x80</u></td></tr>
<tr><th id="334">334</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_USB_DEVICE" data-ref="_M/PCI_INTERFACE_USB_DEVICE">PCI_INTERFACE_USB_DEVICE</dfn>		0xfe</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_FIBER" data-ref="_M/PCI_SUBCLASS_SERIALBUS_FIBER">PCI_SUBCLASS_SERIALBUS_FIBER</dfn>		0x04	/* XXX _FIBRECHANNEL */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_SMBUS" data-ref="_M/PCI_SUBCLASS_SERIALBUS_SMBUS">PCI_SUBCLASS_SERIALBUS_SMBUS</dfn>		0x05</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_INFINIBAND" data-ref="_M/PCI_SUBCLASS_SERIALBUS_INFINIBAND">PCI_SUBCLASS_SERIALBUS_INFINIBAND</dfn>	0x06	/* Deprecated */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_IPMI" data-ref="_M/PCI_SUBCLASS_SERIALBUS_IPMI">PCI_SUBCLASS_SERIALBUS_IPMI</dfn>		0x07</u></td></tr>
<tr><th id="339">339</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_IPMI_SMIC" data-ref="_M/PCI_INTERFACE_IPMI_SMIC">PCI_INTERFACE_IPMI_SMIC</dfn>			0x00</u></td></tr>
<tr><th id="340">340</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_IPMI_KBD" data-ref="_M/PCI_INTERFACE_IPMI_KBD">PCI_INTERFACE_IPMI_KBD</dfn>			0x01</u></td></tr>
<tr><th id="341">341</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_IPMI_BLOCKXFER" data-ref="_M/PCI_INTERFACE_IPMI_BLOCKXFER">PCI_INTERFACE_IPMI_BLOCKXFER</dfn>		0x02</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_SERCOS" data-ref="_M/PCI_SUBCLASS_SERIALBUS_SERCOS">PCI_SUBCLASS_SERIALBUS_SERCOS</dfn>		0x08</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_CANBUS" data-ref="_M/PCI_SUBCLASS_SERIALBUS_CANBUS">PCI_SUBCLASS_SERIALBUS_CANBUS</dfn>		0x09</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SERIALBUS_MISC" data-ref="_M/PCI_SUBCLASS_SERIALBUS_MISC">PCI_SUBCLASS_SERIALBUS_MISC</dfn>		0x80</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* 0x0d wireless subclasses */</i></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_IRDA" data-ref="_M/PCI_SUBCLASS_WIRELESS_IRDA">PCI_SUBCLASS_WIRELESS_IRDA</dfn>		0x00</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_CONSUMERIR" data-ref="_M/PCI_SUBCLASS_WIRELESS_CONSUMERIR">PCI_SUBCLASS_WIRELESS_CONSUMERIR</dfn>	0x01</u></td></tr>
<tr><th id="349">349</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_CONSUMERIR" data-ref="_M/PCI_INTERFACE_CONSUMERIR">PCI_INTERFACE_CONSUMERIR</dfn>		0x00</u></td></tr>
<tr><th id="350">350</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_UWB" data-ref="_M/PCI_INTERFACE_UWB">PCI_INTERFACE_UWB</dfn>			0x10</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_RF" data-ref="_M/PCI_SUBCLASS_WIRELESS_RF">PCI_SUBCLASS_WIRELESS_RF</dfn>		0x10</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_BLUETOOTH" data-ref="_M/PCI_SUBCLASS_WIRELESS_BLUETOOTH">PCI_SUBCLASS_WIRELESS_BLUETOOTH</dfn>		0x11</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_BROADBAND" data-ref="_M/PCI_SUBCLASS_WIRELESS_BROADBAND">PCI_SUBCLASS_WIRELESS_BROADBAND</dfn>		0x12</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_802_11A" data-ref="_M/PCI_SUBCLASS_WIRELESS_802_11A">PCI_SUBCLASS_WIRELESS_802_11A</dfn>		0x20</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_802_11B" data-ref="_M/PCI_SUBCLASS_WIRELESS_802_11B">PCI_SUBCLASS_WIRELESS_802_11B</dfn>		0x21</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_WIRELESS_MISC" data-ref="_M/PCI_SUBCLASS_WIRELESS_MISC">PCI_SUBCLASS_WIRELESS_MISC</dfn>		0x80</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/* 0x0e I2O (Intelligent I/O) subclasses */</i></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_I2O_STANDARD" data-ref="_M/PCI_SUBCLASS_I2O_STANDARD">PCI_SUBCLASS_I2O_STANDARD</dfn>		0x00</u></td></tr>
<tr><th id="360">360</th><td><u>#define		<dfn class="macro" id="_M/PCI_INTERFACE_I2O_FIFOAT40" data-ref="_M/PCI_INTERFACE_I2O_FIFOAT40">PCI_INTERFACE_I2O_FIFOAT40</dfn>		0x00</u></td></tr>
<tr><th id="361">361</th><td>		<i>/* others for I2O spec */</i></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_I2O_MISC" data-ref="_M/PCI_SUBCLASS_I2O_MISC">PCI_SUBCLASS_I2O_MISC</dfn>			0x80</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>/* 0x0f satellite communication subclasses */</i></td></tr>
<tr><th id="365">365</th><td><i>/*	PCI_SUBCLASS_SATCOM_???			0x00	/ * XXX ??? */</i></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SATCOM_TV" data-ref="_M/PCI_SUBCLASS_SATCOM_TV">PCI_SUBCLASS_SATCOM_TV</dfn>			0x01</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SATCOM_AUDIO" data-ref="_M/PCI_SUBCLASS_SATCOM_AUDIO">PCI_SUBCLASS_SATCOM_AUDIO</dfn>		0x02</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SATCOM_VOICE" data-ref="_M/PCI_SUBCLASS_SATCOM_VOICE">PCI_SUBCLASS_SATCOM_VOICE</dfn>		0x03</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SATCOM_DATA" data-ref="_M/PCI_SUBCLASS_SATCOM_DATA">PCI_SUBCLASS_SATCOM_DATA</dfn>		0x04</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_SATCOM_MISC" data-ref="_M/PCI_SUBCLASS_SATCOM_MISC">PCI_SUBCLASS_SATCOM_MISC</dfn>		0x80</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* 0x10 encryption/decryption subclasses */</i></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_CRYPTO_NETCOMP" data-ref="_M/PCI_SUBCLASS_CRYPTO_NETCOMP">PCI_SUBCLASS_CRYPTO_NETCOMP</dfn>		0x00</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_CRYPTO_ENTERTAINMENT" data-ref="_M/PCI_SUBCLASS_CRYPTO_ENTERTAINMENT">PCI_SUBCLASS_CRYPTO_ENTERTAINMENT</dfn>	0x10</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_CRYPTO_MISC" data-ref="_M/PCI_SUBCLASS_CRYPTO_MISC">PCI_SUBCLASS_CRYPTO_MISC</dfn>		0x80</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* 0x11 data acquisition and signal processing subclasses */</i></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DASP_DPIO" data-ref="_M/PCI_SUBCLASS_DASP_DPIO">PCI_SUBCLASS_DASP_DPIO</dfn>			0x00</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DASP_TIMEFREQ" data-ref="_M/PCI_SUBCLASS_DASP_TIMEFREQ">PCI_SUBCLASS_DASP_TIMEFREQ</dfn>		0x01 /* performance counters */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DASP_SYNC" data-ref="_M/PCI_SUBCLASS_DASP_SYNC">PCI_SUBCLASS_DASP_SYNC</dfn>			0x10</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DASP_MGMT" data-ref="_M/PCI_SUBCLASS_DASP_MGMT">PCI_SUBCLASS_DASP_MGMT</dfn>			0x20</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBCLASS_DASP_MISC" data-ref="_M/PCI_SUBCLASS_DASP_MISC">PCI_SUBCLASS_DASP_MISC</dfn>			0x80</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i>/*</i></td></tr>
<tr><th id="385">385</th><td><i> * PCI BIST/Header Type/Latency Timer/Cache Line Size Register.</i></td></tr>
<tr><th id="386">386</th><td><i> */</i></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/PCI_BHLC_REG" data-ref="_M/PCI_BHLC_REG">PCI_BHLC_REG</dfn>		0x0c</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/PCI_BIST_SHIFT" data-ref="_M/PCI_BIST_SHIFT">PCI_BIST_SHIFT</dfn>			24</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/PCI_BIST_MASK" data-ref="_M/PCI_BIST_MASK">PCI_BIST_MASK</dfn>			0xff</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/PCI_BIST" data-ref="_M/PCI_BIST">PCI_BIST</dfn>(bhlcr) \</u></td></tr>
<tr><th id="392">392</th><td><u>	    (((bhlcr) &gt;&gt; PCI_BIST_SHIFT) &amp; PCI_BIST_MASK)</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/PCI_HDRTYPE_SHIFT" data-ref="_M/PCI_HDRTYPE_SHIFT">PCI_HDRTYPE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/PCI_HDRTYPE_MASK" data-ref="_M/PCI_HDRTYPE_MASK">PCI_HDRTYPE_MASK</dfn>		0xff</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/PCI_HDRTYPE" data-ref="_M/PCI_HDRTYPE">PCI_HDRTYPE</dfn>(bhlcr) \</u></td></tr>
<tr><th id="397">397</th><td><u>	    (((bhlcr) &gt;&gt; PCI_HDRTYPE_SHIFT) &amp; PCI_HDRTYPE_MASK)</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/PCI_HDRTYPE_TYPE" data-ref="_M/PCI_HDRTYPE_TYPE">PCI_HDRTYPE_TYPE</dfn>(bhlcr) \</u></td></tr>
<tr><th id="400">400</th><td><u>	    (PCI_HDRTYPE(bhlcr) &amp; 0x7f)</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/PCI_HDRTYPE_MULTIFN" data-ref="_M/PCI_HDRTYPE_MULTIFN">PCI_HDRTYPE_MULTIFN</dfn>(bhlcr) \</u></td></tr>
<tr><th id="402">402</th><td><u>	    ((PCI_HDRTYPE(bhlcr) &amp; 0x80) != 0)</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/PCI_LATTIMER_SHIFT" data-ref="_M/PCI_LATTIMER_SHIFT">PCI_LATTIMER_SHIFT</dfn>		8</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/PCI_LATTIMER_MASK" data-ref="_M/PCI_LATTIMER_MASK">PCI_LATTIMER_MASK</dfn>		0xff</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/PCI_LATTIMER" data-ref="_M/PCI_LATTIMER">PCI_LATTIMER</dfn>(bhlcr) \</u></td></tr>
<tr><th id="407">407</th><td><u>	    (((bhlcr) &gt;&gt; PCI_LATTIMER_SHIFT) &amp; PCI_LATTIMER_MASK)</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/PCI_CACHELINE_SHIFT" data-ref="_M/PCI_CACHELINE_SHIFT">PCI_CACHELINE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/PCI_CACHELINE_MASK" data-ref="_M/PCI_CACHELINE_MASK">PCI_CACHELINE_MASK</dfn>		0xff</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/PCI_CACHELINE" data-ref="_M/PCI_CACHELINE">PCI_CACHELINE</dfn>(bhlcr) \</u></td></tr>
<tr><th id="412">412</th><td><u>	    (((bhlcr) &gt;&gt; PCI_CACHELINE_SHIFT) &amp; PCI_CACHELINE_MASK)</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/PCI_BHLC_CODE" data-ref="_M/PCI_BHLC_CODE">PCI_BHLC_CODE</dfn>(bist,type,multi,latency,cacheline)		\</u></td></tr>
<tr><th id="415">415</th><td><u>	    ((((bist) &amp; PCI_BIST_MASK) &lt;&lt; PCI_BIST_SHIFT) |		\</u></td></tr>
<tr><th id="416">416</th><td><u>	     (((type) &amp; PCI_HDRTYPE_MASK) &lt;&lt; PCI_HDRTYPE_SHIFT) |	\</u></td></tr>
<tr><th id="417">417</th><td><u>	     (((multi)?0x80:0) &lt;&lt; PCI_HDRTYPE_SHIFT) |			\</u></td></tr>
<tr><th id="418">418</th><td><u>	     (((latency) &amp; PCI_LATTIMER_MASK) &lt;&lt; PCI_LATTIMER_SHIFT) |	\</u></td></tr>
<tr><th id="419">419</th><td><u>	     (((cacheline) &amp; PCI_CACHELINE_MASK) &lt;&lt; PCI_CACHELINE_SHIFT))</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i>/*</i></td></tr>
<tr><th id="422">422</th><td><i> * PCI header type</i></td></tr>
<tr><th id="423">423</th><td><i> */</i></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/PCI_HDRTYPE_DEVICE" data-ref="_M/PCI_HDRTYPE_DEVICE">PCI_HDRTYPE_DEVICE</dfn>	0	/* PCI/PCIX/Cardbus */</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/PCI_HDRTYPE_PPB" data-ref="_M/PCI_HDRTYPE_PPB">PCI_HDRTYPE_PPB</dfn>		1	/* PCI/PCIX/Cardbus */</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/PCI_HDRTYPE_PCB" data-ref="_M/PCI_HDRTYPE_PCB">PCI_HDRTYPE_PCB</dfn>		2	/* PCI/PCIX/Cardbus */</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/PCI_HDRTYPE_EP" data-ref="_M/PCI_HDRTYPE_EP">PCI_HDRTYPE_EP</dfn>		0	/* PCI Express */</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/PCI_HDRTYPE_RC" data-ref="_M/PCI_HDRTYPE_RC">PCI_HDRTYPE_RC</dfn>		1	/* PCI Express */</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><i>/*</i></td></tr>
<tr><th id="432">432</th><td><i> * Mapping registers</i></td></tr>
<tr><th id="433">433</th><td><i> */</i></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_START" data-ref="_M/PCI_MAPREG_START">PCI_MAPREG_START</dfn>	0x10</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_END" data-ref="_M/PCI_MAPREG_END">PCI_MAPREG_END</dfn>		0x28</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM" data-ref="_M/PCI_MAPREG_ROM">PCI_MAPREG_ROM</dfn>		0x30</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_PPB_END" data-ref="_M/PCI_MAPREG_PPB_END">PCI_MAPREG_PPB_END</dfn>	0x18</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_PCB_END" data-ref="_M/PCI_MAPREG_PCB_END">PCI_MAPREG_PCB_END</dfn>	0x14</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/PCI_BAR0" data-ref="_M/PCI_BAR0">PCI_BAR0</dfn>		0x10</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/PCI_BAR1" data-ref="_M/PCI_BAR1">PCI_BAR1</dfn>		0x14</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/PCI_BAR2" data-ref="_M/PCI_BAR2">PCI_BAR2</dfn>		0x18</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/PCI_BAR3" data-ref="_M/PCI_BAR3">PCI_BAR3</dfn>		0x1C</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/PCI_BAR4" data-ref="_M/PCI_BAR4">PCI_BAR4</dfn>		0x20</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/PCI_BAR5" data-ref="_M/PCI_BAR5">PCI_BAR5</dfn>		0x24</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/PCI_BAR" data-ref="_M/PCI_BAR">PCI_BAR</dfn>(__n)		(PCI_MAPREG_START + 4 * (__n))</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_TYPE" data-ref="_M/PCI_MAPREG_TYPE">PCI_MAPREG_TYPE</dfn>(mr)						\</u></td></tr>
<tr><th id="450">450</th><td><u>	    ((mr) &amp; PCI_MAPREG_TYPE_MASK)</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_TYPE_MASK" data-ref="_M/PCI_MAPREG_TYPE_MASK">PCI_MAPREG_TYPE_MASK</dfn>		0x00000001</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_TYPE_MEM" data-ref="_M/PCI_MAPREG_TYPE_MEM">PCI_MAPREG_TYPE_MEM</dfn>		0x00000000</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_TYPE_ROM" data-ref="_M/PCI_MAPREG_TYPE_ROM">PCI_MAPREG_TYPE_ROM</dfn>		0x00000000</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_TYPE_IO" data-ref="_M/PCI_MAPREG_TYPE_IO">PCI_MAPREG_TYPE_IO</dfn>		0x00000001</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_ENABLE" data-ref="_M/PCI_MAPREG_ROM_ENABLE">PCI_MAPREG_ROM_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_TYPE" data-ref="_M/PCI_MAPREG_MEM_TYPE">PCI_MAPREG_MEM_TYPE</dfn>(mr)						\</u></td></tr>
<tr><th id="459">459</th><td><u>	    ((mr) &amp; PCI_MAPREG_MEM_TYPE_MASK)</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_TYPE_MASK" data-ref="_M/PCI_MAPREG_MEM_TYPE_MASK">PCI_MAPREG_MEM_TYPE_MASK</dfn>	0x00000006</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_TYPE_32BIT" data-ref="_M/PCI_MAPREG_MEM_TYPE_32BIT">PCI_MAPREG_MEM_TYPE_32BIT</dfn>	0x00000000</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_TYPE_32BIT_1M" data-ref="_M/PCI_MAPREG_MEM_TYPE_32BIT_1M">PCI_MAPREG_MEM_TYPE_32BIT_1M</dfn>	0x00000002</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_TYPE_64BIT" data-ref="_M/PCI_MAPREG_MEM_TYPE_64BIT">PCI_MAPREG_MEM_TYPE_64BIT</dfn>	0x00000004</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_PREFETCHABLE" data-ref="_M/PCI_MAPREG_MEM_PREFETCHABLE">PCI_MAPREG_MEM_PREFETCHABLE</dfn>(mr)				\</u></td></tr>
<tr><th id="467">467</th><td><u>	    (((mr) &amp; PCI_MAPREG_MEM_PREFETCHABLE_MASK) != 0)</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_PREFETCHABLE_MASK" data-ref="_M/PCI_MAPREG_MEM_PREFETCHABLE_MASK">PCI_MAPREG_MEM_PREFETCHABLE_MASK</dfn> 0x00000008</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_ADDR" data-ref="_M/PCI_MAPREG_MEM_ADDR">PCI_MAPREG_MEM_ADDR</dfn>(mr)						\</u></td></tr>
<tr><th id="471">471</th><td><u>	    ((mr) &amp; PCI_MAPREG_MEM_ADDR_MASK)</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_SIZE" data-ref="_M/PCI_MAPREG_MEM_SIZE">PCI_MAPREG_MEM_SIZE</dfn>(mr)						\</u></td></tr>
<tr><th id="473">473</th><td><u>	    (PCI_MAPREG_MEM_ADDR(mr) &amp; -PCI_MAPREG_MEM_ADDR(mr))</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM_ADDR_MASK" data-ref="_M/PCI_MAPREG_MEM_ADDR_MASK">PCI_MAPREG_MEM_ADDR_MASK</dfn>	0xfffffff0</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM64_ADDR" data-ref="_M/PCI_MAPREG_MEM64_ADDR">PCI_MAPREG_MEM64_ADDR</dfn>(mr)					\</u></td></tr>
<tr><th id="477">477</th><td><u>	    ((mr) &amp; PCI_MAPREG_MEM64_ADDR_MASK)</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM64_SIZE" data-ref="_M/PCI_MAPREG_MEM64_SIZE">PCI_MAPREG_MEM64_SIZE</dfn>(mr)					\</u></td></tr>
<tr><th id="479">479</th><td><u>	    (PCI_MAPREG_MEM64_ADDR(mr) &amp; -PCI_MAPREG_MEM64_ADDR(mr))</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_MEM64_ADDR_MASK" data-ref="_M/PCI_MAPREG_MEM64_ADDR_MASK">PCI_MAPREG_MEM64_ADDR_MASK</dfn>	0xfffffffffffffff0ULL</u></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_IO_ADDR" data-ref="_M/PCI_MAPREG_IO_ADDR">PCI_MAPREG_IO_ADDR</dfn>(mr)						\</u></td></tr>
<tr><th id="483">483</th><td><u>	    ((mr) &amp; PCI_MAPREG_IO_ADDR_MASK)</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_IO_SIZE" data-ref="_M/PCI_MAPREG_IO_SIZE">PCI_MAPREG_IO_SIZE</dfn>(mr)						\</u></td></tr>
<tr><th id="485">485</th><td><u>	    (PCI_MAPREG_IO_ADDR(mr) &amp; -PCI_MAPREG_IO_ADDR(mr))</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_IO_ADDR_MASK" data-ref="_M/PCI_MAPREG_IO_ADDR_MASK">PCI_MAPREG_IO_ADDR_MASK</dfn>		0xfffffffc</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_ADDR" data-ref="_M/PCI_MAPREG_ROM_ADDR">PCI_MAPREG_ROM_ADDR</dfn>(mr)						\</u></td></tr>
<tr><th id="489">489</th><td><u>	    ((mr) &amp; PCI_MAPREG_ROM_ADDR_MASK)</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VALID_STAT" data-ref="_M/PCI_MAPREG_ROM_VALID_STAT">PCI_MAPREG_ROM_VALID_STAT</dfn>   __BITS(3, 1) /* Validation Status */</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_NOTSUPP" data-ref="_M/PCI_MAPREG_ROM_VSTAT_NOTSUPP">PCI_MAPREG_ROM_VSTAT_NOTSUPP</dfn>	0x0 /* Validation not supported */</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_INPROG" data-ref="_M/PCI_MAPREG_ROM_VSTAT_INPROG">PCI_MAPREG_ROM_VSTAT_INPROG</dfn>	0x1 /* Validation in Progress */</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_VPASS" data-ref="_M/PCI_MAPREG_ROM_VSTAT_VPASS">PCI_MAPREG_ROM_VSTAT_VPASS</dfn>	0x2 /* Valid contnt, trust test nperf*/</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_VPASSTRUST" data-ref="_M/PCI_MAPREG_ROM_VSTAT_VPASSTRUST">PCI_MAPREG_ROM_VSTAT_VPASSTRUST</dfn>	0x3 /* Valid and trusted contents */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_VFAIL" data-ref="_M/PCI_MAPREG_ROM_VSTAT_VFAIL">PCI_MAPREG_ROM_VSTAT_VFAIL</dfn>	0x4 /* Invaild contents */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_VFAILUNTRUST" data-ref="_M/PCI_MAPREG_ROM_VSTAT_VFAILUNTRUST">PCI_MAPREG_ROM_VSTAT_VFAILUNTRUST</dfn> 0x5 /* Vaild but untrusted contents*/</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_WPASS" data-ref="_M/PCI_MAPREG_ROM_VSTAT_WPASS">PCI_MAPREG_ROM_VSTAT_WPASS</dfn>	0x6 /* VPASS + warning */</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VSTAT_WPASSTRUST" data-ref="_M/PCI_MAPREG_ROM_VSTAT_WPASSTRUST">PCI_MAPREG_ROM_VSTAT_WPASSTRUST</dfn>	0x7 /* VPASSTRUST + warning */</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_VALID_DETAIL" data-ref="_M/PCI_MAPREG_ROM_VALID_DETAIL">PCI_MAPREG_ROM_VALID_DETAIL</dfn> __BITS(7, 4) /* Validation Details */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAPREG_ROM_ADDR_MASK" data-ref="_M/PCI_MAPREG_ROM_ADDR_MASK">PCI_MAPREG_ROM_ADDR_MASK</dfn>	__BITS(31, 11)</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/PCI_MAPREG_SIZE_TO_MASK" data-ref="_M/PCI_MAPREG_SIZE_TO_MASK">PCI_MAPREG_SIZE_TO_MASK</dfn>(size)					\</u></td></tr>
<tr><th id="503">503</th><td><u>	    (-(size))</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/PCI_MAPREG_NUM" data-ref="_M/PCI_MAPREG_NUM">PCI_MAPREG_NUM</dfn>(offset)						\</u></td></tr>
<tr><th id="506">506</th><td><u>	    (((unsigned)(offset)-PCI_MAPREG_START)/4)</u></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><i>/*</i></td></tr>
<tr><th id="510">510</th><td><i> * Cardbus CIS pointer (PCI rev. 2.1)</i></td></tr>
<tr><th id="511">511</th><td><i> */</i></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/PCI_CARDBUS_CIS_REG" data-ref="_M/PCI_CARDBUS_CIS_REG">PCI_CARDBUS_CIS_REG</dfn>	0x28</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i>/*</i></td></tr>
<tr><th id="515">515</th><td><i> * Subsystem identification register; contains a vendor ID and a device ID.</i></td></tr>
<tr><th id="516">516</th><td><i> * Types/macros for PCI_ID_REG apply.</i></td></tr>
<tr><th id="517">517</th><td><i> * (PCI rev. 2.1)</i></td></tr>
<tr><th id="518">518</th><td><i> */</i></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/PCI_SUBSYS_ID_REG" data-ref="_M/PCI_SUBSYS_ID_REG">PCI_SUBSYS_ID_REG</dfn>	0x2c</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBSYS_VENDOR_MASK" data-ref="_M/PCI_SUBSYS_VENDOR_MASK">PCI_SUBSYS_VENDOR_MASK</dfn>		__BITS(15, 0)</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBSYS_ID_MASK" data-ref="_M/PCI_SUBSYS_ID_MASK">PCI_SUBSYS_ID_MASK</dfn>		__BITS(31, 16)</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBSYS_VENDOR" data-ref="_M/PCI_SUBSYS_VENDOR">PCI_SUBSYS_VENDOR</dfn>(__subsys_id)	\</u></td></tr>
<tr><th id="525">525</th><td><u>    __SHIFTOUT(__subsys_id, PCI_SUBSYS_VENDOR_MASK)</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/PCI_SUBSYS_ID" data-ref="_M/PCI_SUBSYS_ID">PCI_SUBSYS_ID</dfn>(__subsys_id)	\</u></td></tr>
<tr><th id="528">528</th><td><u>    __SHIFTOUT(__subsys_id, PCI_SUBSYS_ID_MASK)</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><i>/*</i></td></tr>
<tr><th id="531">531</th><td><i> * Capabilities link list (PCI rev. 2.2)</i></td></tr>
<tr><th id="532">532</th><td><i> */</i></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAPLISTPTR_REG" data-ref="_M/PCI_CAPLISTPTR_REG">PCI_CAPLISTPTR_REG</dfn>	0x34	/* header type 0 */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/PCI_CARDBUS_CAPLISTPTR_REG" data-ref="_M/PCI_CARDBUS_CAPLISTPTR_REG">PCI_CARDBUS_CAPLISTPTR_REG</dfn> 0x14	/* header type 2 */</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAPLIST_PTR" data-ref="_M/PCI_CAPLIST_PTR">PCI_CAPLIST_PTR</dfn>(cpr)	((cpr) &amp; 0xff)</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAPLIST_NEXT" data-ref="_M/PCI_CAPLIST_NEXT">PCI_CAPLIST_NEXT</dfn>(cr)	(((cr) &gt;&gt; 8) &amp; 0xff)</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAPLIST_CAP" data-ref="_M/PCI_CAPLIST_CAP">PCI_CAPLIST_CAP</dfn>(cr)	((cr) &amp; 0xff)</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_RESERVED0" data-ref="_M/PCI_CAP_RESERVED0">PCI_CAP_RESERVED0</dfn>	0x00</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_PWRMGMT" data-ref="_M/PCI_CAP_PWRMGMT">PCI_CAP_PWRMGMT</dfn>		0x01</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_AGP" data-ref="_M/PCI_CAP_AGP">PCI_CAP_AGP</dfn>		0x02</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_VPD" data-ref="_M/PCI_CAP_VPD">PCI_CAP_VPD</dfn>		0x03</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_SLOTID" data-ref="_M/PCI_CAP_SLOTID">PCI_CAP_SLOTID</dfn>		0x04</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_MSI" data-ref="_M/PCI_CAP_MSI">PCI_CAP_MSI</dfn>		0x05</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_CPCI_HOTSWAP" data-ref="_M/PCI_CAP_CPCI_HOTSWAP">PCI_CAP_CPCI_HOTSWAP</dfn>	0x06</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_PCIX" data-ref="_M/PCI_CAP_PCIX">PCI_CAP_PCIX</dfn>		0x07</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_LDT" data-ref="_M/PCI_CAP_LDT">PCI_CAP_LDT</dfn>		0x08	/* HyperTransport */</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_VENDSPEC" data-ref="_M/PCI_CAP_VENDSPEC">PCI_CAP_VENDSPEC</dfn>	0x09</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_DEBUGPORT" data-ref="_M/PCI_CAP_DEBUGPORT">PCI_CAP_DEBUGPORT</dfn>	0x0a</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_CPCI_RSRCCTL" data-ref="_M/PCI_CAP_CPCI_RSRCCTL">PCI_CAP_CPCI_RSRCCTL</dfn>	0x0b</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_HOTPLUG" data-ref="_M/PCI_CAP_HOTPLUG">PCI_CAP_HOTPLUG</dfn>		0x0c	/* Standard Hot-Plug Controller(SHPC)*/</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_SUBVENDOR" data-ref="_M/PCI_CAP_SUBVENDOR">PCI_CAP_SUBVENDOR</dfn>	0x0d</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_AGP8" data-ref="_M/PCI_CAP_AGP8">PCI_CAP_AGP8</dfn>		0x0e</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_SECURE" data-ref="_M/PCI_CAP_SECURE">PCI_CAP_SECURE</dfn>		0x0f</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_PCIEXPRESS" data-ref="_M/PCI_CAP_PCIEXPRESS">PCI_CAP_PCIEXPRESS</dfn>     	0x10</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_MSIX" data-ref="_M/PCI_CAP_MSIX">PCI_CAP_MSIX</dfn>		0x11</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_SATA" data-ref="_M/PCI_CAP_SATA">PCI_CAP_SATA</dfn>		0x12</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_PCIAF" data-ref="_M/PCI_CAP_PCIAF">PCI_CAP_PCIAF</dfn>		0x13</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_EA" data-ref="_M/PCI_CAP_EA">PCI_CAP_EA</dfn>		0x14	/* Enhanced Allocation (EA) */</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/PCI_CAP_FPB" data-ref="_M/PCI_CAP_FPB">PCI_CAP_FPB</dfn>		0x15	/* Flattening Portal Bridge (FPB) */</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><i>/*</i></td></tr>
<tr><th id="563">563</th><td><i> * Capability ID: 0x01</i></td></tr>
<tr><th id="564">564</th><td><i> * Power Management Capability; access via capability pointer.</i></td></tr>
<tr><th id="565">565</th><td><i> */</i></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><i>/* Power Management Capability Register */</i></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR" data-ref="_M/PCI_PMCR">PCI_PMCR</dfn>		0x02</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_SHIFT" data-ref="_M/PCI_PMCR_SHIFT">PCI_PMCR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_VERSION_MASK" data-ref="_M/PCI_PMCR_VERSION_MASK">PCI_PMCR_VERSION_MASK</dfn>	0x0007</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_VERSION_10" data-ref="_M/PCI_PMCR_VERSION_10">PCI_PMCR_VERSION_10</dfn>	0x0001</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_VERSION_11" data-ref="_M/PCI_PMCR_VERSION_11">PCI_PMCR_VERSION_11</dfn>	0x0002</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_VERSION_12" data-ref="_M/PCI_PMCR_VERSION_12">PCI_PMCR_VERSION_12</dfn>	0x0003</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_PME_CLOCK" data-ref="_M/PCI_PMCR_PME_CLOCK">PCI_PMCR_PME_CLOCK</dfn>	0x0008</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_DSI" data-ref="_M/PCI_PMCR_DSI">PCI_PMCR_DSI</dfn>		0x0020</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_MASK" data-ref="_M/PCI_PMCR_AUXCUR_MASK">PCI_PMCR_AUXCUR_MASK</dfn>	0x01c0</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_0" data-ref="_M/PCI_PMCR_AUXCUR_0">PCI_PMCR_AUXCUR_0</dfn>	0x0000</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_55" data-ref="_M/PCI_PMCR_AUXCUR_55">PCI_PMCR_AUXCUR_55</dfn>	0x0040</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_100" data-ref="_M/PCI_PMCR_AUXCUR_100">PCI_PMCR_AUXCUR_100</dfn>	0x0080</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_160" data-ref="_M/PCI_PMCR_AUXCUR_160">PCI_PMCR_AUXCUR_160</dfn>	0x00c0</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_220" data-ref="_M/PCI_PMCR_AUXCUR_220">PCI_PMCR_AUXCUR_220</dfn>	0x0100</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_270" data-ref="_M/PCI_PMCR_AUXCUR_270">PCI_PMCR_AUXCUR_270</dfn>	0x0140</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_320" data-ref="_M/PCI_PMCR_AUXCUR_320">PCI_PMCR_AUXCUR_320</dfn>	0x0180</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_AUXCUR_375" data-ref="_M/PCI_PMCR_AUXCUR_375">PCI_PMCR_AUXCUR_375</dfn>	0x01c0</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_D1SUPP" data-ref="_M/PCI_PMCR_D1SUPP">PCI_PMCR_D1SUPP</dfn>		0x0200</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_D2SUPP" data-ref="_M/PCI_PMCR_D2SUPP">PCI_PMCR_D2SUPP</dfn>		0x0400</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_PME_D0" data-ref="_M/PCI_PMCR_PME_D0">PCI_PMCR_PME_D0</dfn>		0x0800</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_PME_D1" data-ref="_M/PCI_PMCR_PME_D1">PCI_PMCR_PME_D1</dfn>		0x1000</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_PME_D2" data-ref="_M/PCI_PMCR_PME_D2">PCI_PMCR_PME_D2</dfn>		0x2000</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_PME_D3HOT" data-ref="_M/PCI_PMCR_PME_D3HOT">PCI_PMCR_PME_D3HOT</dfn>	0x4000</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCR_PME_D3COLD" data-ref="_M/PCI_PMCR_PME_D3COLD">PCI_PMCR_PME_D3COLD</dfn>	0x8000</u></td></tr>
<tr><th id="592">592</th><td><i>/*</i></td></tr>
<tr><th id="593">593</th><td><i> * Power Management Control Status Register, Bridge Support Extensions Register</i></td></tr>
<tr><th id="594">594</th><td><i> * and Data Register.</i></td></tr>
<tr><th id="595">595</th><td><i> */</i></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR" data-ref="_M/PCI_PMCSR">PCI_PMCSR</dfn>		0x04</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_STATE_MASK" data-ref="_M/PCI_PMCSR_STATE_MASK">PCI_PMCSR_STATE_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_STATE_D0" data-ref="_M/PCI_PMCSR_STATE_D0">PCI_PMCSR_STATE_D0</dfn>	0x00000000</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_STATE_D1" data-ref="_M/PCI_PMCSR_STATE_D1">PCI_PMCSR_STATE_D1</dfn>	0x00000001</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_STATE_D2" data-ref="_M/PCI_PMCSR_STATE_D2">PCI_PMCSR_STATE_D2</dfn>	0x00000002</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_STATE_D3" data-ref="_M/PCI_PMCSR_STATE_D3">PCI_PMCSR_STATE_D3</dfn>	0x00000003</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_NO_SOFTRST" data-ref="_M/PCI_PMCSR_NO_SOFTRST">PCI_PMCSR_NO_SOFTRST</dfn>	0x00000008</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/PCI_PMCSR_PME_EN" data-ref="_M/PCI_PMCSR_PME_EN">PCI_PMCSR_PME_EN</dfn>	0x00000100</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_DATASEL_MASK" data-ref="_M/PCI_PMCSR_DATASEL_MASK">PCI_PMCSR_DATASEL_MASK</dfn>	0x00001e00</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_DATASCL_MASK" data-ref="_M/PCI_PMCSR_DATASCL_MASK">PCI_PMCSR_DATASCL_MASK</dfn>	0x00006000</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_PME_STS" data-ref="_M/PCI_PMCSR_PME_STS">PCI_PMCSR_PME_STS</dfn>	0x00008000</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_B2B3_SUPPORT" data-ref="_M/PCI_PMCSR_B2B3_SUPPORT">PCI_PMCSR_B2B3_SUPPORT</dfn>	0x00400000</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_BPCC_EN" data-ref="_M/PCI_PMCSR_BPCC_EN">PCI_PMCSR_BPCC_EN</dfn>	0x00800000</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/PCI_PMCSR_DATA" data-ref="_M/PCI_PMCSR_DATA">PCI_PMCSR_DATA</dfn>		0xff000000</u></td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><i>/*</i></td></tr>
<tr><th id="613">613</th><td><i> * Capability ID: 0x02</i></td></tr>
<tr><th id="614">614</th><td><i> * AGP</i></td></tr>
<tr><th id="615">615</th><td><i> */</i></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_AGP_MAJOR" data-ref="_M/PCI_CAP_AGP_MAJOR">PCI_CAP_AGP_MAJOR</dfn>(cr)	(((cr) &gt;&gt; 20) &amp; 0xf)</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_AGP_MINOR" data-ref="_M/PCI_CAP_AGP_MINOR">PCI_CAP_AGP_MINOR</dfn>(cr)	(((cr) &gt;&gt; 16) &amp; 0xf)</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_STATUS" data-ref="_M/PCI_AGP_STATUS">PCI_AGP_STATUS</dfn>		0x04</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_COMMAND" data-ref="_M/PCI_AGP_COMMAND">PCI_AGP_COMMAND</dfn>		0x08</u></td></tr>
<tr><th id="620">620</th><td><i>/* Definitions for STATUS and COMMAND register bits */</i></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_RQ" data-ref="_M/AGP_MODE_RQ">AGP_MODE_RQ</dfn>		__BITS(31, 24)</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_ARQSZ" data-ref="_M/AGP_MODE_ARQSZ">AGP_MODE_ARQSZ</dfn>		__BITS(15, 13)</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_CAL" data-ref="_M/AGP_MODE_CAL">AGP_MODE_CAL</dfn>		__BITS(12, 10)</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_SBA" data-ref="_M/AGP_MODE_SBA">AGP_MODE_SBA</dfn>		__BIT(9)</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_AGP" data-ref="_M/AGP_MODE_AGP">AGP_MODE_AGP</dfn>		__BIT(8)</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_HTRANS" data-ref="_M/AGP_MODE_HTRANS">AGP_MODE_HTRANS</dfn>		__BIT(6)</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_4G" data-ref="_M/AGP_MODE_4G">AGP_MODE_4G</dfn>		__BIT(5)</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_FW" data-ref="_M/AGP_MODE_FW">AGP_MODE_FW</dfn>		__BIT(4)</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_MODE_3" data-ref="_M/AGP_MODE_MODE_3">AGP_MODE_MODE_3</dfn>		__BIT(3)</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_RATE" data-ref="_M/AGP_MODE_RATE">AGP_MODE_RATE</dfn>		__BITS(2, 0)</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_V2_RATE_1x" data-ref="_M/AGP_MODE_V2_RATE_1x">AGP_MODE_V2_RATE_1x</dfn>		0x1</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_V2_RATE_2x" data-ref="_M/AGP_MODE_V2_RATE_2x">AGP_MODE_V2_RATE_2x</dfn>		0x2</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_V2_RATE_4x" data-ref="_M/AGP_MODE_V2_RATE_4x">AGP_MODE_V2_RATE_4x</dfn>		0x4</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_V3_RATE_4x" data-ref="_M/AGP_MODE_V3_RATE_4x">AGP_MODE_V3_RATE_4x</dfn>		0x1</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_V3_RATE_8x" data-ref="_M/AGP_MODE_V3_RATE_8x">AGP_MODE_V3_RATE_8x</dfn>		0x2</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/AGP_MODE_V3_RATE_RSVD" data-ref="_M/AGP_MODE_V3_RATE_RSVD">AGP_MODE_V3_RATE_RSVD</dfn>		0x4</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><i>/*</i></td></tr>
<tr><th id="640">640</th><td><i> * Capability ID: 0x03</i></td></tr>
<tr><th id="641">641</th><td><i> * Vital Product Data; access via capability pointer (PCI rev 2.2).</i></td></tr>
<tr><th id="642">642</th><td><i> */</i></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPD_ADDRESS_MASK" data-ref="_M/PCI_VPD_ADDRESS_MASK">PCI_VPD_ADDRESS_MASK</dfn>	0x7fff</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPD_ADDRESS_SHIFT" data-ref="_M/PCI_VPD_ADDRESS_SHIFT">PCI_VPD_ADDRESS_SHIFT</dfn>	16</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPD_ADDRESS" data-ref="_M/PCI_VPD_ADDRESS">PCI_VPD_ADDRESS</dfn>(ofs)	\</u></td></tr>
<tr><th id="646">646</th><td><u>	(((ofs) &amp; PCI_VPD_ADDRESS_MASK) &lt;&lt; PCI_VPD_ADDRESS_SHIFT)</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPD_DATAREG" data-ref="_M/PCI_VPD_DATAREG">PCI_VPD_DATAREG</dfn>(ofs)	((ofs) + 4)</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPD_OPFLAG" data-ref="_M/PCI_VPD_OPFLAG">PCI_VPD_OPFLAG</dfn>		0x80000000</u></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><i>/*</i></td></tr>
<tr><th id="651">651</th><td><i> * Capability ID: 0x04</i></td></tr>
<tr><th id="652">652</th><td><i> * Slot ID</i></td></tr>
<tr><th id="653">653</th><td><i> */</i></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i>/*</i></td></tr>
<tr><th id="656">656</th><td><i> * Capability ID: 0x05</i></td></tr>
<tr><th id="657">657</th><td><i> * MSI</i></td></tr>
<tr><th id="658">658</th><td><i> */</i></td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL" data-ref="_M/PCI_MSI_CTL">PCI_MSI_CTL</dfn>		0x0	/* Message Control Register offset */</u></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MADDR" data-ref="_M/PCI_MSI_MADDR">PCI_MSI_MADDR</dfn>		0x4	/* Message Address Register (least</u></td></tr>
<tr><th id="662">662</th><td><u>					 * significant bits) offset</u></td></tr>
<tr><th id="663">663</th><td><u>					 */</u></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MADDR64_LO" data-ref="_M/PCI_MSI_MADDR64_LO">PCI_MSI_MADDR64_LO</dfn>	0x4	/* 64-bit Message Address Register</u></td></tr>
<tr><th id="665">665</th><td><u>					 * (least significant bits) offset</u></td></tr>
<tr><th id="666">666</th><td><u>					 */</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MADDR64_HI" data-ref="_M/PCI_MSI_MADDR64_HI">PCI_MSI_MADDR64_HI</dfn>	0x8	/* 64-bit Message Address Register</u></td></tr>
<tr><th id="668">668</th><td><u>					 * (most significant bits) offset</u></td></tr>
<tr><th id="669">669</th><td><u>					 */</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MDATA" data-ref="_M/PCI_MSI_MDATA">PCI_MSI_MDATA</dfn>		0x8	/* Message Data Register offset */</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MDATA64" data-ref="_M/PCI_MSI_MDATA64">PCI_MSI_MDATA64</dfn>		0xc	/* 64-bit Message Data Register</u></td></tr>
<tr><th id="672">672</th><td><u>					 * offset</u></td></tr>
<tr><th id="673">673</th><td><u>					 */</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MASK" data-ref="_M/PCI_MSI_MASK">PCI_MSI_MASK</dfn>		0x0c	/* Vector Mask register */</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MASK64" data-ref="_M/PCI_MSI_MASK64">PCI_MSI_MASK64</dfn>		0x10	/* 64-bit Vector Mask register */</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_PENDING" data-ref="_M/PCI_MSI_PENDING">PCI_MSI_PENDING</dfn>		0x10	/* Vector Pending register */</u></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_PENDING64" data-ref="_M/PCI_MSI_PENDING64">PCI_MSI_PENDING64</dfn>	0x14	/* 64-bit Vector Pending register */</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_MASK" data-ref="_M/PCI_MSI_CTL_MASK">PCI_MSI_CTL_MASK</dfn>	__BITS(31, 16)</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_EXTMDATA_EN" data-ref="_M/PCI_MSI_CTL_EXTMDATA_EN">PCI_MSI_CTL_EXTMDATA_EN</dfn>	__SHIFTIN(__BIT(10), PCI_MSI_CTL_MASK)</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_EXTMDATA_CAP" data-ref="_M/PCI_MSI_CTL_EXTMDATA_CAP">PCI_MSI_CTL_EXTMDATA_CAP</dfn> __SHIFTIN(__BIT(9), PCI_MSI_CTL_MASK)</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_PERVEC_MASK" data-ref="_M/PCI_MSI_CTL_PERVEC_MASK">PCI_MSI_CTL_PERVEC_MASK</dfn>	__SHIFTIN(__BIT(8), PCI_MSI_CTL_MASK)</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_64BIT_ADDR" data-ref="_M/PCI_MSI_CTL_64BIT_ADDR">PCI_MSI_CTL_64BIT_ADDR</dfn>	__SHIFTIN(__BIT(7), PCI_MSI_CTL_MASK)</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_MME_MASK" data-ref="_M/PCI_MSI_CTL_MME_MASK">PCI_MSI_CTL_MME_MASK</dfn>	__SHIFTIN(__BITS(6, 4), PCI_MSI_CTL_MASK)</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_MME" data-ref="_M/PCI_MSI_CTL_MME">PCI_MSI_CTL_MME</dfn>(reg)	__SHIFTOUT(reg, PCI_MSI_CTL_MME_MASK)</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_MMC_MASK" data-ref="_M/PCI_MSI_CTL_MMC_MASK">PCI_MSI_CTL_MMC_MASK</dfn>	__SHIFTIN(__BITS(3, 1), PCI_MSI_CTL_MASK)</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_MMC" data-ref="_M/PCI_MSI_CTL_MMC">PCI_MSI_CTL_MMC</dfn>(reg)	__SHIFTOUT(reg, PCI_MSI_CTL_MMC_MASK)</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_CTL_MSI_ENABLE" data-ref="_M/PCI_MSI_CTL_MSI_ENABLE">PCI_MSI_CTL_MSI_ENABLE</dfn>	__SHIFTIN(__BIT(0), PCI_MSI_CTL_MASK)</u></td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><i>/*</i></td></tr>
<tr><th id="693">693</th><td><i> * MSI Message Address is at offset 4.</i></td></tr>
<tr><th id="694">694</th><td><i> * MSI Message Upper Address (if 64bit) is at offset 8.</i></td></tr>
<tr><th id="695">695</th><td><i> * MSI Message data is at offset 8 or 12 and is lower 16 bits.</i></td></tr>
<tr><th id="696">696</th><td><i> * MSI Extended Message data is at offset 8 or 12 and is upper 16 bits.</i></td></tr>
<tr><th id="697">697</th><td><i> * MSI Mask Bits (32 bit field)</i></td></tr>
<tr><th id="698">698</th><td><i> * MSI Pending Bits (32 bit field)</i></td></tr>
<tr><th id="699">699</th><td><i> */</i></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td> <i>/* Max number of MSI vectors. See PCI-SIG specification. */</i></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSI_MAX_VECTORS" data-ref="_M/PCI_MSI_MAX_VECTORS">PCI_MSI_MAX_VECTORS</dfn>	32</u></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><i>/*</i></td></tr>
<tr><th id="705">705</th><td><i> * Capability ID: 0x07</i></td></tr>
<tr><th id="706">706</th><td><i> * PCI-X capability.</i></td></tr>
<tr><th id="707">707</th><td><i> *</i></td></tr>
<tr><th id="708">708</th><td><i> * PCI-X capability register has two different layouts. One is for bridge</i></td></tr>
<tr><th id="709">709</th><td><i> * function. Another is for non-bridge functions.</i></td></tr>
<tr><th id="710">710</th><td><i> */</i></td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i>/* For non-bridge functions */</i></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><i>/*</i></td></tr>
<tr><th id="716">716</th><td><i> * Command. 16 bits at offset 2 (e.g. upper 16 bits of the first 32-bit</i></td></tr>
<tr><th id="717">717</th><td><i> * word at the capability; the lower 16 bits are the capability ID and</i></td></tr>
<tr><th id="718">718</th><td><i> * next capability pointer).</i></td></tr>
<tr><th id="719">719</th><td><i> *</i></td></tr>
<tr><th id="720">720</th><td><i> * Since we always read PCI config space in 32-bit words, we define these</i></td></tr>
<tr><th id="721">721</th><td><i> * as 32-bit values, offset and shifted appropriately.  Make sure you perform</i></td></tr>
<tr><th id="722">722</th><td><i> * the appropriate R/M/W cycles!</i></td></tr>
<tr><th id="723">723</th><td><i> */</i></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD" data-ref="_M/PCIX_CMD">PCIX_CMD</dfn>		0x00</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_PERR_RECOVER" data-ref="_M/PCIX_CMD_PERR_RECOVER">PCIX_CMD_PERR_RECOVER</dfn>	0x00010000</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_RELAXED_ORDER" data-ref="_M/PCIX_CMD_RELAXED_ORDER">PCIX_CMD_RELAXED_ORDER</dfn>	0x00020000</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_BYTECNT_MASK" data-ref="_M/PCIX_CMD_BYTECNT_MASK">PCIX_CMD_BYTECNT_MASK</dfn>	0x000c0000</u></td></tr>
<tr><th id="728">728</th><td><u>#define	<dfn class="macro" id="_M/PCIX_CMD_BYTECNT_SHIFT" data-ref="_M/PCIX_CMD_BYTECNT_SHIFT">PCIX_CMD_BYTECNT_SHIFT</dfn>	18</u></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/PCIX_CMD_BYTECNT" data-ref="_M/PCIX_CMD_BYTECNT">PCIX_CMD_BYTECNT</dfn>(reg)	\</u></td></tr>
<tr><th id="730">730</th><td><u>	(512 &lt;&lt; (((reg) &amp; PCIX_CMD_BYTECNT_MASK) &gt;&gt; PCIX_CMD_BYTECNT_SHIFT))</u></td></tr>
<tr><th id="731">731</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_BCNT_512" data-ref="_M/PCIX_CMD_BCNT_512">PCIX_CMD_BCNT_512</dfn>	0x00000000</u></td></tr>
<tr><th id="732">732</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_BCNT_1024" data-ref="_M/PCIX_CMD_BCNT_1024">PCIX_CMD_BCNT_1024</dfn>	0x00040000</u></td></tr>
<tr><th id="733">733</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_BCNT_2048" data-ref="_M/PCIX_CMD_BCNT_2048">PCIX_CMD_BCNT_2048</dfn>	0x00080000</u></td></tr>
<tr><th id="734">734</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_BCNT_4096" data-ref="_M/PCIX_CMD_BCNT_4096">PCIX_CMD_BCNT_4096</dfn>	0x000c0000</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_MASK" data-ref="_M/PCIX_CMD_SPLTRANS_MASK">PCIX_CMD_SPLTRANS_MASK</dfn>	0x00700000</u></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_SHIFT" data-ref="_M/PCIX_CMD_SPLTRANS_SHIFT">PCIX_CMD_SPLTRANS_SHIFT</dfn>	20</u></td></tr>
<tr><th id="737">737</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_1" data-ref="_M/PCIX_CMD_SPLTRANS_1">PCIX_CMD_SPLTRANS_1</dfn>	0x00000000</u></td></tr>
<tr><th id="738">738</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_2" data-ref="_M/PCIX_CMD_SPLTRANS_2">PCIX_CMD_SPLTRANS_2</dfn>	0x00100000</u></td></tr>
<tr><th id="739">739</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_3" data-ref="_M/PCIX_CMD_SPLTRANS_3">PCIX_CMD_SPLTRANS_3</dfn>	0x00200000</u></td></tr>
<tr><th id="740">740</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_4" data-ref="_M/PCIX_CMD_SPLTRANS_4">PCIX_CMD_SPLTRANS_4</dfn>	0x00300000</u></td></tr>
<tr><th id="741">741</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_8" data-ref="_M/PCIX_CMD_SPLTRANS_8">PCIX_CMD_SPLTRANS_8</dfn>	0x00400000</u></td></tr>
<tr><th id="742">742</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_12" data-ref="_M/PCIX_CMD_SPLTRANS_12">PCIX_CMD_SPLTRANS_12</dfn>	0x00500000</u></td></tr>
<tr><th id="743">743</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_16" data-ref="_M/PCIX_CMD_SPLTRANS_16">PCIX_CMD_SPLTRANS_16</dfn>	0x00600000</u></td></tr>
<tr><th id="744">744</th><td><u>#define		<dfn class="macro" id="_M/PCIX_CMD_SPLTRANS_32" data-ref="_M/PCIX_CMD_SPLTRANS_32">PCIX_CMD_SPLTRANS_32</dfn>	0x00700000</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><i>/*</i></td></tr>
<tr><th id="747">747</th><td><i> * Status. 32 bits at offset 4.</i></td></tr>
<tr><th id="748">748</th><td><i> */</i></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS" data-ref="_M/PCIX_STATUS">PCIX_STATUS</dfn>		0x04</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_FN_MASK" data-ref="_M/PCIX_STATUS_FN_MASK">PCIX_STATUS_FN_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_DEV_MASK" data-ref="_M/PCIX_STATUS_DEV_MASK">PCIX_STATUS_DEV_MASK</dfn>	0x000000f8</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_DEV_SHIFT" data-ref="_M/PCIX_STATUS_DEV_SHIFT">PCIX_STATUS_DEV_SHIFT</dfn>	3</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_BUS_MASK" data-ref="_M/PCIX_STATUS_BUS_MASK">PCIX_STATUS_BUS_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_BUS_SHIFT" data-ref="_M/PCIX_STATUS_BUS_SHIFT">PCIX_STATUS_BUS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_FN" data-ref="_M/PCIX_STATUS_FN">PCIX_STATUS_FN</dfn>(val)	((val) &amp; PCIX_STATUS_FN_MASK)</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_DEV" data-ref="_M/PCIX_STATUS_DEV">PCIX_STATUS_DEV</dfn>(val)	\</u></td></tr>
<tr><th id="757">757</th><td><u>	(((val) &amp; PCIX_STATUS_DEV_MASK) &gt;&gt; PCIX_STATUS_DEV_SHIFT)</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_BUS" data-ref="_M/PCIX_STATUS_BUS">PCIX_STATUS_BUS</dfn>(val)	\</u></td></tr>
<tr><th id="759">759</th><td><u>	(((val) &amp; PCIX_STATUS_BUS_MASK) &gt;&gt; PCIX_STATUS_BUS_SHIFT)</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_64BIT" data-ref="_M/PCIX_STATUS_64BIT">PCIX_STATUS_64BIT</dfn>	0x00010000	/* 64bit device */</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_133" data-ref="_M/PCIX_STATUS_133">PCIX_STATUS_133</dfn>		0x00020000	/* 133MHz capable */</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_SPLDISC" data-ref="_M/PCIX_STATUS_SPLDISC">PCIX_STATUS_SPLDISC</dfn>	0x00040000	/* Split completion discarded*/</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_SPLUNEX" data-ref="_M/PCIX_STATUS_SPLUNEX">PCIX_STATUS_SPLUNEX</dfn>	0x00080000	/* Unexpected split complet. */</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_DEVCPLX" data-ref="_M/PCIX_STATUS_DEVCPLX">PCIX_STATUS_DEVCPLX</dfn>	0x00100000	/* Device Complexity */</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_MAXB_MASK" data-ref="_M/PCIX_STATUS_MAXB_MASK">PCIX_STATUS_MAXB_MASK</dfn>	0x00600000	/* MAX memory read Byte count*/</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/PCIX_STATUS_MAXB_SHIFT" data-ref="_M/PCIX_STATUS_MAXB_SHIFT">PCIX_STATUS_MAXB_SHIFT</dfn>	21</u></td></tr>
<tr><th id="767">767</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXB_512" data-ref="_M/PCIX_STATUS_MAXB_512">PCIX_STATUS_MAXB_512</dfn>	0x00000000</u></td></tr>
<tr><th id="768">768</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXB_1024" data-ref="_M/PCIX_STATUS_MAXB_1024">PCIX_STATUS_MAXB_1024</dfn>	0x00200000</u></td></tr>
<tr><th id="769">769</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXB_2048" data-ref="_M/PCIX_STATUS_MAXB_2048">PCIX_STATUS_MAXB_2048</dfn>	0x00400000</u></td></tr>
<tr><th id="770">770</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXB_4096" data-ref="_M/PCIX_STATUS_MAXB_4096">PCIX_STATUS_MAXB_4096</dfn>	0x00600000</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_MAXST_MASK" data-ref="_M/PCIX_STATUS_MAXST_MASK">PCIX_STATUS_MAXST_MASK</dfn>	0x03800000	/* MAX outstand. Split Trans.*/</u></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/PCIX_STATUS_MAXST_SHIFT" data-ref="_M/PCIX_STATUS_MAXST_SHIFT">PCIX_STATUS_MAXST_SHIFT</dfn>	23</u></td></tr>
<tr><th id="773">773</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_1" data-ref="_M/PCIX_STATUS_MAXST_1">PCIX_STATUS_MAXST_1</dfn>	0x00000000</u></td></tr>
<tr><th id="774">774</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_2" data-ref="_M/PCIX_STATUS_MAXST_2">PCIX_STATUS_MAXST_2</dfn>	0x00800000</u></td></tr>
<tr><th id="775">775</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_3" data-ref="_M/PCIX_STATUS_MAXST_3">PCIX_STATUS_MAXST_3</dfn>	0x01000000</u></td></tr>
<tr><th id="776">776</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_4" data-ref="_M/PCIX_STATUS_MAXST_4">PCIX_STATUS_MAXST_4</dfn>	0x01800000</u></td></tr>
<tr><th id="777">777</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_8" data-ref="_M/PCIX_STATUS_MAXST_8">PCIX_STATUS_MAXST_8</dfn>	0x02000000</u></td></tr>
<tr><th id="778">778</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_12" data-ref="_M/PCIX_STATUS_MAXST_12">PCIX_STATUS_MAXST_12</dfn>	0x02800000</u></td></tr>
<tr><th id="779">779</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_16" data-ref="_M/PCIX_STATUS_MAXST_16">PCIX_STATUS_MAXST_16</dfn>	0x03000000</u></td></tr>
<tr><th id="780">780</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXST_32" data-ref="_M/PCIX_STATUS_MAXST_32">PCIX_STATUS_MAXST_32</dfn>	0x03800000</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_MAXRS_MASK" data-ref="_M/PCIX_STATUS_MAXRS_MASK">PCIX_STATUS_MAXRS_MASK</dfn>	0x1c000000	/* MAX cumulative Read Size */</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_MAXRS_SHIFT" data-ref="_M/PCIX_STATUS_MAXRS_SHIFT">PCIX_STATUS_MAXRS_SHIFT</dfn>	26</u></td></tr>
<tr><th id="783">783</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_1K" data-ref="_M/PCIX_STATUS_MAXRS_1K">PCIX_STATUS_MAXRS_1K</dfn>	0x00000000</u></td></tr>
<tr><th id="784">784</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_2K" data-ref="_M/PCIX_STATUS_MAXRS_2K">PCIX_STATUS_MAXRS_2K</dfn>	0x04000000</u></td></tr>
<tr><th id="785">785</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_4K" data-ref="_M/PCIX_STATUS_MAXRS_4K">PCIX_STATUS_MAXRS_4K</dfn>	0x08000000</u></td></tr>
<tr><th id="786">786</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_8K" data-ref="_M/PCIX_STATUS_MAXRS_8K">PCIX_STATUS_MAXRS_8K</dfn>	0x0c000000</u></td></tr>
<tr><th id="787">787</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_16K" data-ref="_M/PCIX_STATUS_MAXRS_16K">PCIX_STATUS_MAXRS_16K</dfn>	0x10000000</u></td></tr>
<tr><th id="788">788</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_32K" data-ref="_M/PCIX_STATUS_MAXRS_32K">PCIX_STATUS_MAXRS_32K</dfn>	0x14000000</u></td></tr>
<tr><th id="789">789</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_64K" data-ref="_M/PCIX_STATUS_MAXRS_64K">PCIX_STATUS_MAXRS_64K</dfn>	0x18000000</u></td></tr>
<tr><th id="790">790</th><td><u>#define		<dfn class="macro" id="_M/PCIX_STATUS_MAXRS_128K" data-ref="_M/PCIX_STATUS_MAXRS_128K">PCIX_STATUS_MAXRS_128K</dfn>	0x1c000000</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_SCERR" data-ref="_M/PCIX_STATUS_SCERR">PCIX_STATUS_SCERR</dfn>	0x20000000	/* rcv. Split Completion ERR.*/</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_266" data-ref="_M/PCIX_STATUS_266">PCIX_STATUS_266</dfn>		0x40000000	/* 266MHz capable */</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_533" data-ref="_M/PCIX_STATUS_533">PCIX_STATUS_533</dfn>		0x80000000	/* 533MHz capable */</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><i>/* For bridge function */</i></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_2ND_STATUS" data-ref="_M/PCIX_BRIDGE_2ND_STATUS">PCIX_BRIDGE_2ND_STATUS</dfn>	0x00</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_64BIT" data-ref="_M/PCIX_BRIDGE_ST_64BIT">PCIX_BRIDGE_ST_64BIT</dfn>	0x00010000	/* Same as PCIX_STATUS (nonb)*/</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_133" data-ref="_M/PCIX_BRIDGE_ST_133">PCIX_BRIDGE_ST_133</dfn>	0x00020000	/* Same as PCIX_STATUS (nonb)*/</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_SPLDISC" data-ref="_M/PCIX_BRIDGE_ST_SPLDISC">PCIX_BRIDGE_ST_SPLDISC</dfn>	0x00040000	/* Same as PCIX_STATUS (nonb)*/</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_SPLUNEX" data-ref="_M/PCIX_BRIDGE_ST_SPLUNEX">PCIX_BRIDGE_ST_SPLUNEX</dfn>	0x00080000	/* Same as PCIX_STATUS (nonb)*/</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_SPLOVRN" data-ref="_M/PCIX_BRIDGE_ST_SPLOVRN">PCIX_BRIDGE_ST_SPLOVRN</dfn>	0x00100000	/* Split completion overrun */</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_SPLRQDL" data-ref="_M/PCIX_BRIDGE_ST_SPLRQDL">PCIX_BRIDGE_ST_SPLRQDL</dfn>	0x00200000	/* Split request delayed */</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_2NDST_CLKF" data-ref="_M/PCIX_BRIDGE_2NDST_CLKF">PCIX_BRIDGE_2NDST_CLKF</dfn>	0x03c00000	/* Secondary clock frequency */</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_2NDST_CLKF_SHIFT" data-ref="_M/PCIX_BRIDGE_2NDST_CLKF_SHIFT">PCIX_BRIDGE_2NDST_CLKF_SHIFT</dfn> 22</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_2NDST_VER_MASK" data-ref="_M/PCIX_BRIDGE_2NDST_VER_MASK">PCIX_BRIDGE_2NDST_VER_MASK</dfn> 0x30000000	/* Version */</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_2NDST_VER_SHIFT" data-ref="_M/PCIX_BRIDGE_2NDST_VER_SHIFT">PCIX_BRIDGE_2NDST_VER_SHIFT</dfn> 28</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_266" data-ref="_M/PCIX_BRIDGE_ST_266">PCIX_BRIDGE_ST_266</dfn>	0x40000000	/* Same as PCIX_STATUS (nonb)*/</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_ST_533" data-ref="_M/PCIX_BRIDGE_ST_533">PCIX_BRIDGE_ST_533</dfn>	0x80000000	/* Same as PCIX_STATUS (nonb)*/</u></td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_PRI_STATUS" data-ref="_M/PCIX_BRIDGE_PRI_STATUS">PCIX_BRIDGE_PRI_STATUS</dfn>	0x04</u></td></tr>
<tr><th id="812">812</th><td><i>/* Bit 0 to 15 are the same as PCIX_STATUS */</i></td></tr>
<tr><th id="813">813</th><td><i>/* Bit 16 to 21 are the same as PCIX_BRIDGE_2ND_STATUS */</i></td></tr>
<tr><th id="814">814</th><td><i>/* Bit 30 and 31 are the same as PCIX_BRIDGE_2ND_STATUS */</i></td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_UP_STCR" data-ref="_M/PCIX_BRIDGE_UP_STCR">PCIX_BRIDGE_UP_STCR</dfn>	0x08 /* Upstream Split Transaction Control */</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_DOWN_STCR" data-ref="_M/PCIX_BRIDGE_DOWN_STCR">PCIX_BRIDGE_DOWN_STCR</dfn>	0x0c /* Downstream Split Transaction Control */</u></td></tr>
<tr><th id="818">818</th><td><i>/* The layouts of above two registers are the same */</i></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_STCAP" data-ref="_M/PCIX_BRIDGE_STCAP">PCIX_BRIDGE_STCAP</dfn>	0x0000ffff	/* Sp. Tr. Capacity */</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_STCLIM" data-ref="_M/PCIX_BRIDGE_STCLIM">PCIX_BRIDGE_STCLIM</dfn>	0xffff0000	/* Sp. Tr. Commitment Limit */</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/PCIX_BRIDGE_STCLIM_SHIFT" data-ref="_M/PCIX_BRIDGE_STCLIM_SHIFT">PCIX_BRIDGE_STCLIM_SHIFT</dfn> 16</u></td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td><i>/*</i></td></tr>
<tr><th id="824">824</th><td><i> * Capability ID: 0x08</i></td></tr>
<tr><th id="825">825</th><td><i> * HyperTransport</i></td></tr>
<tr><th id="826">826</th><td><i> */</i></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CMD" data-ref="_M/PCI_HT_CMD">PCI_HT_CMD</dfn>	0x00	/* Capability List &amp; Command Register */</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/PCI_HT_CMD_MASK" data-ref="_M/PCI_HT_CMD_MASK">PCI_HT_CMD_MASK</dfn>		__BITS(31, 16)</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP" data-ref="_M/PCI_HT_CAP">PCI_HT_CAP</dfn>(cr) ((((cr) &gt;&gt; 27) &lt; 0x08) ?				      \</u></td></tr>
<tr><th id="831">831</th><td><u>    (((cr) &gt;&gt; 27) &amp; 0x1c) : (((cr) &gt;&gt; 27) &amp; 0x1f))</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAPMASK" data-ref="_M/PCI_HT_CAPMASK">PCI_HT_CAPMASK</dfn>		__BITS(31, 27)</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_SLAVE" data-ref="_M/PCI_HT_CAP_SLAVE">PCI_HT_CAP_SLAVE</dfn>	0b00000 /* 000xx */</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_HOST" data-ref="_M/PCI_HT_CAP_HOST">PCI_HT_CAP_HOST</dfn>		0b00100 /* 001xx */</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_SWITCH" data-ref="_M/PCI_HT_CAP_SWITCH">PCI_HT_CAP_SWITCH</dfn>	0b01000</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_INTERRUPT" data-ref="_M/PCI_HT_CAP_INTERRUPT">PCI_HT_CAP_INTERRUPT</dfn>	0b10000</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_REVID" data-ref="_M/PCI_HT_CAP_REVID">PCI_HT_CAP_REVID</dfn>	0b10001</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_UNITID_CLUMP" data-ref="_M/PCI_HT_CAP_UNITID_CLUMP">PCI_HT_CAP_UNITID_CLUMP</dfn>	0b10010</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_EXTCNFSPACE" data-ref="_M/PCI_HT_CAP_EXTCNFSPACE">PCI_HT_CAP_EXTCNFSPACE</dfn>	0b10011</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_ADDRMAP" data-ref="_M/PCI_HT_CAP_ADDRMAP">PCI_HT_CAP_ADDRMAP</dfn>	0b10100</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_MSIMAP" data-ref="_M/PCI_HT_CAP_MSIMAP">PCI_HT_CAP_MSIMAP</dfn>	0b10101</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_DIRECTROUTE" data-ref="_M/PCI_HT_CAP_DIRECTROUTE">PCI_HT_CAP_DIRECTROUTE</dfn>	0b10110</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_VCSET" data-ref="_M/PCI_HT_CAP_VCSET">PCI_HT_CAP_VCSET</dfn>	0b10111</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_RETRYMODE" data-ref="_M/PCI_HT_CAP_RETRYMODE">PCI_HT_CAP_RETRYMODE</dfn>	0b11000</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_X86ENCODE" data-ref="_M/PCI_HT_CAP_X86ENCODE">PCI_HT_CAP_X86ENCODE</dfn>	0b11001</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_GEN3" data-ref="_M/PCI_HT_CAP_GEN3">PCI_HT_CAP_GEN3</dfn>		0b11010</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_FLE" data-ref="_M/PCI_HT_CAP_FLE">PCI_HT_CAP_FLE</dfn>		0b11011</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_PM" data-ref="_M/PCI_HT_CAP_PM">PCI_HT_CAP_PM</dfn>		0b11100</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_CAP_HIGHNODECNT" data-ref="_M/PCI_HT_CAP_HIGHNODECNT">PCI_HT_CAP_HIGHNODECNT</dfn>	0b11101</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><i>/*</i></td></tr>
<tr><th id="852">852</th><td><i> * HT Cap ID: 0b10101</i></td></tr>
<tr><th id="853">853</th><td><i> * MSI Mapping</i></td></tr>
<tr><th id="854">854</th><td><i> */</i></td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><i>/* Command register bits (31-16)*/</i></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_MSI_ENABLED" data-ref="_M/PCI_HT_MSI_ENABLED">PCI_HT_MSI_ENABLED</dfn>	__BIT(16)</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_MSI_FIXED" data-ref="_M/PCI_HT_MSI_FIXED">PCI_HT_MSI_FIXED</dfn>	__BIT(17)</u></td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_MSI_ADDR_LO" data-ref="_M/PCI_HT_MSI_ADDR_LO">PCI_HT_MSI_ADDR_LO</dfn>	0x04 /* Address register (low) */</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_MSI_ADDR_LO_MASK" data-ref="_M/PCI_HT_MSI_ADDR_LO_MASK">PCI_HT_MSI_ADDR_LO_MASK</dfn>	__BITS(31, 20)</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_MSI_FIXED_ADDR" data-ref="_M/PCI_HT_MSI_FIXED_ADDR">PCI_HT_MSI_FIXED_ADDR</dfn>	0xfee00000UL</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/PCI_HT_MSI_ADDR_HI" data-ref="_M/PCI_HT_MSI_ADDR_HI">PCI_HT_MSI_ADDR_HI</dfn>	0x08 /* Address Register (high) */</u></td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><i>/*</i></td></tr>
<tr><th id="866">866</th><td><i> * Capability ID: 0x09</i></td></tr>
<tr><th id="867">867</th><td><i> * Vendor Specific</i></td></tr>
<tr><th id="868">868</th><td><i> */</i></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/PCI_VENDORSPECIFIC" data-ref="_M/PCI_VENDORSPECIFIC">PCI_VENDORSPECIFIC</dfn>	0x02</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/PCI_VENDORSPECIFIC_SHIFT" data-ref="_M/PCI_VENDORSPECIFIC_SHIFT">PCI_VENDORSPECIFIC_SHIFT</dfn>	16</u></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><i>/*</i></td></tr>
<tr><th id="873">873</th><td><i> * Capability ID: 0x0a</i></td></tr>
<tr><th id="874">874</th><td><i> * Debug Port</i></td></tr>
<tr><th id="875">875</th><td><i> */</i></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/PCI_DEBUG_BASER" data-ref="_M/PCI_DEBUG_BASER">PCI_DEBUG_BASER</dfn>		0x00	/* Debug Base Register */</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/PCI_DEBUG_BASER_SHIFT" data-ref="_M/PCI_DEBUG_BASER_SHIFT">PCI_DEBUG_BASER_SHIFT</dfn>	16</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/PCI_DEBUG_PORTOFF_SHIFT" data-ref="_M/PCI_DEBUG_PORTOFF_SHIFT">PCI_DEBUG_PORTOFF_SHIFT</dfn>	16</u></td></tr>
<tr><th id="879">879</th><td><u>#define	<dfn class="macro" id="_M/PCI_DEBUG_PORTOFF_MASK" data-ref="_M/PCI_DEBUG_PORTOFF_MASK">PCI_DEBUG_PORTOFF_MASK</dfn>	0x1fff0000	/* Debug port offset */</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/PCI_DEBUG_BARNUM_SHIFT" data-ref="_M/PCI_DEBUG_BARNUM_SHIFT">PCI_DEBUG_BARNUM_SHIFT</dfn>	29</u></td></tr>
<tr><th id="881">881</th><td><u>#define	<dfn class="macro" id="_M/PCI_DEBUG_BARNUM_MASK" data-ref="_M/PCI_DEBUG_BARNUM_MASK">PCI_DEBUG_BARNUM_MASK</dfn>	0xe0000000	/* BAR number */</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><i>/*</i></td></tr>
<tr><th id="884">884</th><td><i> * Capability ID: 0x0b</i></td></tr>
<tr><th id="885">885</th><td><i> * Compact PCI</i></td></tr>
<tr><th id="886">886</th><td><i> */</i></td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><i>/*</i></td></tr>
<tr><th id="889">889</th><td><i> * Capability ID: 0x0c</i></td></tr>
<tr><th id="890">890</th><td><i> * Hotplug</i></td></tr>
<tr><th id="891">891</th><td><i> */</i></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><i>/*</i></td></tr>
<tr><th id="894">894</th><td><i> * Capability ID: 0x0d</i></td></tr>
<tr><th id="895">895</th><td><i> * Subsystem</i></td></tr>
<tr><th id="896">896</th><td><i> */</i></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_SUBSYS_ID" data-ref="_M/PCI_CAP_SUBSYS_ID">PCI_CAP_SUBSYS_ID</dfn> 0x04</u></td></tr>
<tr><th id="898">898</th><td><i>/* bit field layout is the same as PCI_SUBSYS_ID_REG's one */</i></td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><i>/*</i></td></tr>
<tr><th id="901">901</th><td><i> * Capability ID: 0x0e</i></td></tr>
<tr><th id="902">902</th><td><i> * AGP8</i></td></tr>
<tr><th id="903">903</th><td><i> */</i></td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td><i>/*</i></td></tr>
<tr><th id="906">906</th><td><i> * Capability ID: 0x0f</i></td></tr>
<tr><th id="907">907</th><td><i> * Secure Device</i></td></tr>
<tr><th id="908">908</th><td><i> *</i></td></tr>
<tr><th id="909">909</th><td><i> * Reference: AMD I/O Virtualization Technology(IOMMU) Specification (#48882)</i></td></tr>
<tr><th id="910">910</th><td><i> * Revision 3.00.</i></td></tr>
<tr><th id="911">911</th><td><i> */</i></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP" data-ref="_M/PCI_SECURE_CAP">PCI_SECURE_CAP</dfn>	       0x00 /* Capability Header */</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_TYPE" data-ref="_M/PCI_SECURE_CAP_TYPE">PCI_SECURE_CAP_TYPE</dfn>	__BITS(18, 16)	/* Capability block type */</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_TYPE_IOMMU" data-ref="_M/PCI_SECURE_CAP_TYPE_IOMMU">PCI_SECURE_CAP_TYPE_IOMMU</dfn>	0x3		/* IOMMU Cap */</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_REV" data-ref="_M/PCI_SECURE_CAP_REV">PCI_SECURE_CAP_REV</dfn>	__BITS(23, 19)	/* Capability revision */</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_REV_IOMMU" data-ref="_M/PCI_SECURE_CAP_REV_IOMMU">PCI_SECURE_CAP_REV_IOMMU</dfn>	0x01		/* IOMMU interface  */</u></td></tr>
<tr><th id="917">917</th><td><i>/* For IOMMU only */</i></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_IOTLBSUP" data-ref="_M/PCI_SECURE_CAP_IOTLBSUP">PCI_SECURE_CAP_IOTLBSUP</dfn>	__BIT(24)	/* IOTLB */</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_HTTUNNEL" data-ref="_M/PCI_SECURE_CAP_HTTUNNEL">PCI_SECURE_CAP_HTTUNNEL</dfn>	__BIT(25)	/* HT tunnel translation */</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_NPCACHE" data-ref="_M/PCI_SECURE_CAP_NPCACHE">PCI_SECURE_CAP_NPCACHE</dfn>	__BIT(26) /* Not present table entries cahced*/</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_EFRSUP" data-ref="_M/PCI_SECURE_CAP_EFRSUP">PCI_SECURE_CAP_EFRSUP</dfn>	__BIT(27)	/* IOMMU Ext-Feature Reg */</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_CAP_EXT" data-ref="_M/PCI_SECURE_CAP_EXT">PCI_SECURE_CAP_EXT</dfn>	__BIT(28)	/* IOMMU Misc Info Reg 1 */</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_BAL" data-ref="_M/PCI_SECURE_IOMMU_BAL">PCI_SECURE_IOMMU_BAL</dfn>   0x04 /* Base Address Low */</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_BAL_EN" data-ref="_M/PCI_SECURE_IOMMU_BAL_EN">PCI_SECURE_IOMMU_BAL_EN</dfn>		__BIT(0)	/* Enable */</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_BAL_L" data-ref="_M/PCI_SECURE_IOMMU_BAL_L">PCI_SECURE_IOMMU_BAL_L</dfn>		__BITS(18, 14)	/* Base Addr [18:14] */</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_BAL_H" data-ref="_M/PCI_SECURE_IOMMU_BAL_H">PCI_SECURE_IOMMU_BAL_H</dfn>		__BITS(31, 19)	/* Base Addr [31:19] */</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_BAH" data-ref="_M/PCI_SECURE_IOMMU_BAH">PCI_SECURE_IOMMU_BAH</dfn>   0x08 /* Base Address High */</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_RANGE" data-ref="_M/PCI_SECURE_IOMMU_RANGE">PCI_SECURE_IOMMU_RANGE</dfn> 0x0c /* IOMMU Range */</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_RANGE_UNITID" data-ref="_M/PCI_SECURE_IOMMU_RANGE_UNITID">PCI_SECURE_IOMMU_RANGE_UNITID</dfn>	__BITS(4, 0)	/* HT UnitID */</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_RANGE_RNGVALID" data-ref="_M/PCI_SECURE_IOMMU_RANGE_RNGVALID">PCI_SECURE_IOMMU_RANGE_RNGVALID</dfn>	__BIT(7)	/* Range valid */</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_RANGE_BUSNUM" data-ref="_M/PCI_SECURE_IOMMU_RANGE_BUSNUM">PCI_SECURE_IOMMU_RANGE_BUSNUM</dfn>	__BITS(15, 8)	/* bus number */</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_RANGE_FIRSTDEV" data-ref="_M/PCI_SECURE_IOMMU_RANGE_FIRSTDEV">PCI_SECURE_IOMMU_RANGE_FIRSTDEV</dfn>	__BITS(23, 16)	/* First device */</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_RANGE_LASTDEV" data-ref="_M/PCI_SECURE_IOMMU_RANGE_LASTDEV">PCI_SECURE_IOMMU_RANGE_LASTDEV</dfn>	__BITS(31, 24)	/* Last device */</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0" data-ref="_M/PCI_SECURE_IOMMU_MISC0">PCI_SECURE_IOMMU_MISC0</dfn> 0x10 /* IOMMU Miscellaneous Information 0 */</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0_MSINUM" data-ref="_M/PCI_SECURE_IOMMU_MISC0_MSINUM">PCI_SECURE_IOMMU_MISC0_MSINUM</dfn>  __BITS(4, 0)  /* MSI Message number */</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0_GVASIZE" data-ref="_M/PCI_SECURE_IOMMU_MISC0_GVASIZE">PCI_SECURE_IOMMU_MISC0_GVASIZE</dfn> __BITS(7, 5) /* Guest Virtual Adr siz */</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0_GVASIZE_48B" data-ref="_M/PCI_SECURE_IOMMU_MISC0_GVASIZE_48B">PCI_SECURE_IOMMU_MISC0_GVASIZE_48B</dfn>	0x2	/* 48bits */</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0_PASIZE" data-ref="_M/PCI_SECURE_IOMMU_MISC0_PASIZE">PCI_SECURE_IOMMU_MISC0_PASIZE</dfn>  __BITS(14, 8) /* Physical Address siz */</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0_VASIZE" data-ref="_M/PCI_SECURE_IOMMU_MISC0_VASIZE">PCI_SECURE_IOMMU_MISC0_VASIZE</dfn>  __BITS(21, 15)/* Virtual Address size */</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0_ATSRESV" data-ref="_M/PCI_SECURE_IOMMU_MISC0_ATSRESV">PCI_SECURE_IOMMU_MISC0_ATSRESV</dfn> __BIT(22) /* ATS resp addr range rsvd */</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC0_MISNPPR" data-ref="_M/PCI_SECURE_IOMMU_MISC0_MISNPPR">PCI_SECURE_IOMMU_MISC0_MISNPPR</dfn> __BITS(31, 27)/* Periph Pg Rq MSI Msgn*/</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC1" data-ref="_M/PCI_SECURE_IOMMU_MISC1">PCI_SECURE_IOMMU_MISC1</dfn> 0x14 /* IOMMU Miscellaneous Information 1 */</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/PCI_SECURE_IOMMU_MISC1_MSINUM" data-ref="_M/PCI_SECURE_IOMMU_MISC1_MSINUM">PCI_SECURE_IOMMU_MISC1_MSINUM</dfn> __BITS(4, 0) /* MSI Messsage number(GA)*/</u></td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><i>/*</i></td></tr>
<tr><th id="946">946</th><td><i> * Capability ID: 0x10</i></td></tr>
<tr><th id="947">947</th><td><i> * PCI Express; access via capability pointer.</i></td></tr>
<tr><th id="948">948</th><td><i> */</i></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/PCIE_XCAP" data-ref="_M/PCIE_XCAP">PCIE_XCAP</dfn>	0x00	/* Capability List &amp; Capabilities Register */</u></td></tr>
<tr><th id="950">950</th><td><u>#define	<dfn class="macro" id="_M/PCIE_XCAP_MASK" data-ref="_M/PCIE_XCAP_MASK">PCIE_XCAP_MASK</dfn>		__BITS(31, 16)</u></td></tr>
<tr><th id="951">951</th><td><i>/* Capability Version */</i></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/PCIE_XCAP_VER_MASK" data-ref="_M/PCIE_XCAP_VER_MASK">PCIE_XCAP_VER_MASK</dfn>	__SHIFTIN(__BITS(3, 0), PCIE_XCAP_MASK)</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/PCIE_XCAP_VER" data-ref="_M/PCIE_XCAP_VER">PCIE_XCAP_VER</dfn>(x)	__SHIFTOUT((x), PCIE_XCAP_VER_MASK)</u></td></tr>
<tr><th id="954">954</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_VER_1" data-ref="_M/PCIE_XCAP_VER_1">PCIE_XCAP_VER_1</dfn>		1</u></td></tr>
<tr><th id="955">955</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_VER_2" data-ref="_M/PCIE_XCAP_VER_2">PCIE_XCAP_VER_2</dfn>		2</u></td></tr>
<tr><th id="956">956</th><td><u>#define	<dfn class="macro" id="_M/PCIE_XCAP_TYPE_MASK" data-ref="_M/PCIE_XCAP_TYPE_MASK">PCIE_XCAP_TYPE_MASK</dfn>	__SHIFTIN(__BITS(7, 4), PCIE_XCAP_MASK)</u></td></tr>
<tr><th id="957">957</th><td><u>#define	<dfn class="macro" id="_M/PCIE_XCAP_TYPE" data-ref="_M/PCIE_XCAP_TYPE">PCIE_XCAP_TYPE</dfn>(x)	__SHIFTOUT((x), PCIE_XCAP_TYPE_MASK)</u></td></tr>
<tr><th id="958">958</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_PCIE_DEV" data-ref="_M/PCIE_XCAP_TYPE_PCIE_DEV">PCIE_XCAP_TYPE_PCIE_DEV</dfn>	0x0</u></td></tr>
<tr><th id="959">959</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_PCI_DEV" data-ref="_M/PCIE_XCAP_TYPE_PCI_DEV">PCIE_XCAP_TYPE_PCI_DEV</dfn>		0x1</u></td></tr>
<tr><th id="960">960</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_ROOT" data-ref="_M/PCIE_XCAP_TYPE_ROOT">PCIE_XCAP_TYPE_ROOT</dfn>		0x4</u></td></tr>
<tr><th id="961">961</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_UP" data-ref="_M/PCIE_XCAP_TYPE_UP">PCIE_XCAP_TYPE_UP</dfn>		0x5</u></td></tr>
<tr><th id="962">962</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_DOWN" data-ref="_M/PCIE_XCAP_TYPE_DOWN">PCIE_XCAP_TYPE_DOWN</dfn>		0x6</u></td></tr>
<tr><th id="963">963</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_PCIE2PCI" data-ref="_M/PCIE_XCAP_TYPE_PCIE2PCI">PCIE_XCAP_TYPE_PCIE2PCI</dfn>	0x7</u></td></tr>
<tr><th id="964">964</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_PCI2PCIE" data-ref="_M/PCIE_XCAP_TYPE_PCI2PCIE">PCIE_XCAP_TYPE_PCI2PCIE</dfn>	0x8</u></td></tr>
<tr><th id="965">965</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_ROOT_INTEP" data-ref="_M/PCIE_XCAP_TYPE_ROOT_INTEP">PCIE_XCAP_TYPE_ROOT_INTEP</dfn>	0x9</u></td></tr>
<tr><th id="966">966</th><td><u>#define	 <dfn class="macro" id="_M/PCIE_XCAP_TYPE_ROOT_EVNTC" data-ref="_M/PCIE_XCAP_TYPE_ROOT_EVNTC">PCIE_XCAP_TYPE_ROOT_EVNTC</dfn>	0xa</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/PCIE_XCAP_SI" data-ref="_M/PCIE_XCAP_SI">PCIE_XCAP_SI</dfn>		__SHIFTIN(__BIT(8), PCIE_XCAP_MASK) /* Slot Implemented */</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/PCIE_XCAP_IRQ" data-ref="_M/PCIE_XCAP_IRQ">PCIE_XCAP_IRQ</dfn>		__SHIFTIN(__BITS(13, 9), PCIE_XCAP_MASK)</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP" data-ref="_M/PCIE_DCAP">PCIE_DCAP</dfn>	0x04	/* Device Capabilities Register */</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_MAX_PAYLOAD" data-ref="_M/PCIE_DCAP_MAX_PAYLOAD">PCIE_DCAP_MAX_PAYLOAD</dfn>	__BITS(2, 0)   /* Max Payload Size Supported */</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_PHANTOM_FUNCS" data-ref="_M/PCIE_DCAP_PHANTOM_FUNCS">PCIE_DCAP_PHANTOM_FUNCS</dfn>	__BITS(4, 3)   /* Phantom Functions Supported*/</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_EXT_TAG_FIELD" data-ref="_M/PCIE_DCAP_EXT_TAG_FIELD">PCIE_DCAP_EXT_TAG_FIELD</dfn>	__BIT(5)       /* Extended Tag Field Support */</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_L0S_LATENCY" data-ref="_M/PCIE_DCAP_L0S_LATENCY">PCIE_DCAP_L0S_LATENCY</dfn>	__BITS(8, 6)   /* Endpoint L0 Accptbl Latency*/</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_L1_LATENCY" data-ref="_M/PCIE_DCAP_L1_LATENCY">PCIE_DCAP_L1_LATENCY</dfn>	__BITS(11, 9)  /* Endpoint L1 Accptbl Latency*/</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_ATTN_BUTTON" data-ref="_M/PCIE_DCAP_ATTN_BUTTON">PCIE_DCAP_ATTN_BUTTON</dfn>	__BIT(12)      /* Attention Indicator Button */</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_ATTN_IND" data-ref="_M/PCIE_DCAP_ATTN_IND">PCIE_DCAP_ATTN_IND</dfn>	__BIT(13)      /* Attention Indicator Present*/</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_PWR_IND" data-ref="_M/PCIE_DCAP_PWR_IND">PCIE_DCAP_PWR_IND</dfn>	__BIT(14)      /* Power Indicator Present */</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_ROLE_ERR_RPT" data-ref="_M/PCIE_DCAP_ROLE_ERR_RPT">PCIE_DCAP_ROLE_ERR_RPT</dfn>	__BIT(15)      /* Role-Based Error Reporting */</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_SLOT_PWR_LIM_VAL" data-ref="_M/PCIE_DCAP_SLOT_PWR_LIM_VAL">PCIE_DCAP_SLOT_PWR_LIM_VAL</dfn> __BITS(25, 18) /* Cap. Slot PWR Limit Val */</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_SLOT_PWR_LIM_SCALE" data-ref="_M/PCIE_DCAP_SLOT_PWR_LIM_SCALE">PCIE_DCAP_SLOT_PWR_LIM_SCALE</dfn> __BITS(27, 26) /* Cap. SlotPWRLimit Scl */</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP_FLR" data-ref="_M/PCIE_DCAP_FLR">PCIE_DCAP_FLR</dfn>		__BIT(28)      /* Function-Level Reset Cap. */</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR" data-ref="_M/PCIE_DCSR">PCIE_DCSR</dfn>	0x08	/* Device Control &amp; Status Register */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_ENA_COR_ERR" data-ref="_M/PCIE_DCSR_ENA_COR_ERR">PCIE_DCSR_ENA_COR_ERR</dfn>	__BIT(0)       /* Correctable Error Report En*/</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_ENA_NFER" data-ref="_M/PCIE_DCSR_ENA_NFER">PCIE_DCSR_ENA_NFER</dfn>	__BIT(1)       /* Non-Fatal Error Report En. */</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_ENA_FER" data-ref="_M/PCIE_DCSR_ENA_FER">PCIE_DCSR_ENA_FER</dfn>	__BIT(2)       /* Fatal Error Reporting Enabl*/</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_ENA_URR" data-ref="_M/PCIE_DCSR_ENA_URR">PCIE_DCSR_ENA_URR</dfn>	__BIT(3)       /* Unsupported Request Rpt En */</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_ENA_RELAX_ORD" data-ref="_M/PCIE_DCSR_ENA_RELAX_ORD">PCIE_DCSR_ENA_RELAX_ORD</dfn>	__BIT(4)       /* Enable Relaxed Ordering */</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_MAX_PAYLOAD" data-ref="_M/PCIE_DCSR_MAX_PAYLOAD">PCIE_DCSR_MAX_PAYLOAD</dfn>	__BITS(7, 5)   /* Max Payload Size */</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_EXT_TAG_FIELD" data-ref="_M/PCIE_DCSR_EXT_TAG_FIELD">PCIE_DCSR_EXT_TAG_FIELD</dfn>	__BIT(8)       /* Extended Tag Field Enable */</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_PHANTOM_FUNCS" data-ref="_M/PCIE_DCSR_PHANTOM_FUNCS">PCIE_DCSR_PHANTOM_FUNCS</dfn>	__BIT(9)       /* Phantom Functions Enable */</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_AUX_POWER_PM" data-ref="_M/PCIE_DCSR_AUX_POWER_PM">PCIE_DCSR_AUX_POWER_PM</dfn>	__BIT(10)      /* Aux Power PM Enable */</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_ENA_NO_SNOOP" data-ref="_M/PCIE_DCSR_ENA_NO_SNOOP">PCIE_DCSR_ENA_NO_SNOOP</dfn>	__BIT(11)      /* Enable No Snoop */</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_MAX_READ_REQ" data-ref="_M/PCIE_DCSR_MAX_READ_REQ">PCIE_DCSR_MAX_READ_REQ</dfn>	__BITS(14, 12) /* Max Read Request Size */</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_BRDG_CFG_RETRY" data-ref="_M/PCIE_DCSR_BRDG_CFG_RETRY">PCIE_DCSR_BRDG_CFG_RETRY</dfn> __BIT(15)     /* Bridge Config Retry Enable */</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_INITIATE_FLR" data-ref="_M/PCIE_DCSR_INITIATE_FLR">PCIE_DCSR_INITIATE_FLR</dfn>	__BIT(15)      /* Initiate Function-Level Rst*/</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_CED" data-ref="_M/PCIE_DCSR_CED">PCIE_DCSR_CED</dfn>		__BIT(0 + 16)  /* Correctable Error Detected */</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_NFED" data-ref="_M/PCIE_DCSR_NFED">PCIE_DCSR_NFED</dfn>		__BIT(1 + 16)  /* Non-Fatal Error Detected */</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_FED" data-ref="_M/PCIE_DCSR_FED">PCIE_DCSR_FED</dfn>		__BIT(2 + 16)  /* Fatal Error Detected */</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_URD" data-ref="_M/PCIE_DCSR_URD">PCIE_DCSR_URD</dfn>		__BIT(3 + 16)  /* Unsupported Req. Detected */</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_AUX_PWR" data-ref="_M/PCIE_DCSR_AUX_PWR">PCIE_DCSR_AUX_PWR</dfn>	__BIT(4 + 16)  /* Aux Power Detected */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_TRANSACTION_PND" data-ref="_M/PCIE_DCSR_TRANSACTION_PND">PCIE_DCSR_TRANSACTION_PND</dfn> __BIT(5 + 16) /* Transaction Pending */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR_EMGPWRREDD" data-ref="_M/PCIE_DCSR_EMGPWRREDD">PCIE_DCSR_EMGPWRREDD</dfn>	__BIT(6 + 16)  /* Emg. Pwr. Reduct. Detected */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP" data-ref="_M/PCIE_LCAP">PCIE_LCAP</dfn>	0x0c	/* Link Capabilities Register */</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_MAX_SPEED" data-ref="_M/PCIE_LCAP_MAX_SPEED">PCIE_LCAP_MAX_SPEED</dfn>	__BITS(3, 0)   /* Max Link Speed */</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_MAX_WIDTH" data-ref="_M/PCIE_LCAP_MAX_WIDTH">PCIE_LCAP_MAX_WIDTH</dfn>	__BITS(9, 4)   /* Maximum Link Width */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_ASPM" data-ref="_M/PCIE_LCAP_ASPM">PCIE_LCAP_ASPM</dfn>		__BITS(11, 10) /* Active State Link PM Supp. */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_L0S_EXIT" data-ref="_M/PCIE_LCAP_L0S_EXIT">PCIE_LCAP_L0S_EXIT</dfn>	__BITS(14, 12) /* L0s Exit Latency */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_L1_EXIT" data-ref="_M/PCIE_LCAP_L1_EXIT">PCIE_LCAP_L1_EXIT</dfn>	__BITS(17, 15) /* L1 Exit Latency */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_CLOCK_PM" data-ref="_M/PCIE_LCAP_CLOCK_PM">PCIE_LCAP_CLOCK_PM</dfn>	__BIT(18)      /* Clock Power Management */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_SURPRISE_DOWN" data-ref="_M/PCIE_LCAP_SURPRISE_DOWN">PCIE_LCAP_SURPRISE_DOWN</dfn>	__BIT(19)      /* Surprise Down Err Rpt Cap. */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_DL_ACTIVE" data-ref="_M/PCIE_LCAP_DL_ACTIVE">PCIE_LCAP_DL_ACTIVE</dfn>	__BIT(20)      /* Data Link Layer Link Active*/</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_LINK_BW_NOTIFY" data-ref="_M/PCIE_LCAP_LINK_BW_NOTIFY">PCIE_LCAP_LINK_BW_NOTIFY</dfn> __BIT(21)     /* Link BW Notification Capabl*/</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_ASPM_COMPLIANCE" data-ref="_M/PCIE_LCAP_ASPM_COMPLIANCE">PCIE_LCAP_ASPM_COMPLIANCE</dfn> __BIT(22)    /* ASPM Optionally Compliance */</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP_PORT" data-ref="_M/PCIE_LCAP_PORT">PCIE_LCAP_PORT</dfn>		__BITS(31, 24) /* Port Number */</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR" data-ref="_M/PCIE_LCSR">PCIE_LCSR</dfn>	0x10	/* Link Control &amp; Status Register */</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_ASPM_L0S" data-ref="_M/PCIE_LCSR_ASPM_L0S">PCIE_LCSR_ASPM_L0S</dfn>	__BIT(0)       /* Active State PM Control L0s*/</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_ASPM_L1" data-ref="_M/PCIE_LCSR_ASPM_L1">PCIE_LCSR_ASPM_L1</dfn>	__BIT(1)       /* Active State PM Control L1 */</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_RCB" data-ref="_M/PCIE_LCSR_RCB">PCIE_LCSR_RCB</dfn>		__BIT(3)       /* Read Completion Boundry Ctl*/</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_LINK_DIS" data-ref="_M/PCIE_LCSR_LINK_DIS">PCIE_LCSR_LINK_DIS</dfn>	__BIT(4)       /* Link Disable */</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_RETRAIN" data-ref="_M/PCIE_LCSR_RETRAIN">PCIE_LCSR_RETRAIN</dfn>	__BIT(5)       /* Retrain Link */</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_COMCLKCFG" data-ref="_M/PCIE_LCSR_COMCLKCFG">PCIE_LCSR_COMCLKCFG</dfn>	__BIT(6)       /* Common Clock Configuration */</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_EXTNDSYNC" data-ref="_M/PCIE_LCSR_EXTNDSYNC">PCIE_LCSR_EXTNDSYNC</dfn>	__BIT(7)       /* Extended Synch */</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_ENCLKPM" data-ref="_M/PCIE_LCSR_ENCLKPM">PCIE_LCSR_ENCLKPM</dfn>	__BIT(8)       /* Enable Clock Power Managmt */</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_HAWD" data-ref="_M/PCIE_LCSR_HAWD">PCIE_LCSR_HAWD</dfn>		__BIT(9)       /* HW Autonomous Width Disable*/</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_LBMIE" data-ref="_M/PCIE_LCSR_LBMIE">PCIE_LCSR_LBMIE</dfn>		__BIT(10)      /* Link BW Management Intr En */</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR_LABIE" data-ref="_M/PCIE_LCSR_LABIE">PCIE_LCSR_LABIE</dfn>		__BIT(11)      /* Link Autonomous BW Intr En */</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_DRSSGNL" data-ref="_M/PCIE_LCSR_DRSSGNL">PCIE_LCSR_DRSSGNL</dfn>	__BITS(15, 14) /* DRS Signaling */</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_LINKSPEED" data-ref="_M/PCIE_LCSR_LINKSPEED">PCIE_LCSR_LINKSPEED</dfn>	__BITS(19, 16) /* Link Speed */</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_NLW" data-ref="_M/PCIE_LCSR_NLW">PCIE_LCSR_NLW</dfn>		__BITS(25, 20) /* Negotiated Link Width */</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_LINKTRAIN_ERR" data-ref="_M/PCIE_LCSR_LINKTRAIN_ERR">PCIE_LCSR_LINKTRAIN_ERR</dfn>	__BIT(10 + 16) /* Link Training Error */</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_LINKTRAIN" data-ref="_M/PCIE_LCSR_LINKTRAIN">PCIE_LCSR_LINKTRAIN</dfn>	__BIT(11 + 16) /* Link Training */</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_SLOTCLKCFG" data-ref="_M/PCIE_LCSR_SLOTCLKCFG">PCIE_LCSR_SLOTCLKCFG</dfn> 	__BIT(12 + 16) /* Slot Clock Configuration */</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_DLACTIVE" data-ref="_M/PCIE_LCSR_DLACTIVE">PCIE_LCSR_DLACTIVE</dfn>	__BIT(13 + 16) /* Data Link Layer Link Active*/</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_LINK_BW_MGMT" data-ref="_M/PCIE_LCSR_LINK_BW_MGMT">PCIE_LCSR_LINK_BW_MGMT</dfn>	__BIT(14 + 16) /* Link BW Management Status */</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define	<dfn class="macro" id="_M/PCIE_LCSR_LINK_AUTO_BW" data-ref="_M/PCIE_LCSR_LINK_AUTO_BW">PCIE_LCSR_LINK_AUTO_BW</dfn>	__BIT(15 + 16) /* Link Autonomous BW Status */</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP" data-ref="_M/PCIE_SLCAP">PCIE_SLCAP</dfn>	0x14	/* Slot Capabilities Register */</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP_ABP" data-ref="_M/PCIE_SLCAP_ABP">PCIE_SLCAP_ABP</dfn>		__BIT(0)       /* Attention Button Present */</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP_PCP" data-ref="_M/PCIE_SLCAP_PCP">PCIE_SLCAP_PCP</dfn>		__BIT(1)       /* Power Controller Present */</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP_MSP" data-ref="_M/PCIE_SLCAP_MSP">PCIE_SLCAP_MSP</dfn>		__BIT(2)       /* MRL Sensor Present */</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP_AIP" data-ref="_M/PCIE_SLCAP_AIP">PCIE_SLCAP_AIP</dfn>		__BIT(3)       /* Attention Indicator Present*/</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP_PIP" data-ref="_M/PCIE_SLCAP_PIP">PCIE_SLCAP_PIP</dfn>		__BIT(4)       /* Power Indicator Present */</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP_HPS" data-ref="_M/PCIE_SLCAP_HPS">PCIE_SLCAP_HPS</dfn>		__BIT(5)       /* Hot-Plug Surprise */</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP_HPC" data-ref="_M/PCIE_SLCAP_HPC">PCIE_SLCAP_HPC</dfn>		__BIT(6)       /* Hot-Plug Capable */</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define	<dfn class="macro" id="_M/PCIE_SLCAP_SPLV" data-ref="_M/PCIE_SLCAP_SPLV">PCIE_SLCAP_SPLV</dfn>		__BITS(14, 7)  /* Slot Power Limit Value */</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define	<dfn class="macro" id="_M/PCIE_SLCAP_SPLS" data-ref="_M/PCIE_SLCAP_SPLS">PCIE_SLCAP_SPLS</dfn>		__BITS(16, 15) /* Slot Power Limit Scale */</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define	<dfn class="macro" id="_M/PCIE_SLCAP_EIP" data-ref="_M/PCIE_SLCAP_EIP">PCIE_SLCAP_EIP</dfn>		__BIT(17)      /* Electromechanical Interlock*/</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define	<dfn class="macro" id="_M/PCIE_SLCAP_NCCS" data-ref="_M/PCIE_SLCAP_NCCS">PCIE_SLCAP_NCCS</dfn>		__BIT(18)      /* No Command Completed Supp. */</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define	<dfn class="macro" id="_M/PCIE_SLCAP_PSN" data-ref="_M/PCIE_SLCAP_PSN">PCIE_SLCAP_PSN</dfn>		__BITS(31, 19) /* Physical Slot Number */</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR" data-ref="_M/PCIE_SLCSR">PCIE_SLCSR</dfn>	0x18	/* Slot Control &amp; Status Register */</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_ABE" data-ref="_M/PCIE_SLCSR_ABE">PCIE_SLCSR_ABE</dfn>		__BIT(0)       /* Attention Button Pressed En*/</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_PFE" data-ref="_M/PCIE_SLCSR_PFE">PCIE_SLCSR_PFE</dfn>		__BIT(1)       /* Power Button Pressed Enable*/</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_MSE" data-ref="_M/PCIE_SLCSR_MSE">PCIE_SLCSR_MSE</dfn>		__BIT(2)       /* MRL Sensor Changed Enable */</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_PDE" data-ref="_M/PCIE_SLCSR_PDE">PCIE_SLCSR_PDE</dfn>		__BIT(3)       /* Presence Detect Changed Ena*/</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_CCE" data-ref="_M/PCIE_SLCSR_CCE">PCIE_SLCSR_CCE</dfn>		__BIT(4)       /* Command Completed Intr. En */</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_HPE" data-ref="_M/PCIE_SLCSR_HPE">PCIE_SLCSR_HPE</dfn>		__BIT(5)       /* Hot Plug Interrupt Enable */</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_AIC" data-ref="_M/PCIE_SLCSR_AIC">PCIE_SLCSR_AIC</dfn>		__BITS(7, 6)   /* Attention Indicator Control*/</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_PIC" data-ref="_M/PCIE_SLCSR_PIC">PCIE_SLCSR_PIC</dfn>		__BITS(9, 8)   /* Power Indicator Control */</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_IND_ON" data-ref="_M/PCIE_SLCSR_IND_ON">PCIE_SLCSR_IND_ON</dfn>	0x1	       /* Attn/Power Indicator On */</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_IND_BLINK" data-ref="_M/PCIE_SLCSR_IND_BLINK">PCIE_SLCSR_IND_BLINK</dfn>	0x2	       /* Attn/Power Indicator Blink */</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_IND_OFF" data-ref="_M/PCIE_SLCSR_IND_OFF">PCIE_SLCSR_IND_OFF</dfn>	0x3	       /* Attn/Power Indicator Off */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_PCC" data-ref="_M/PCIE_SLCSR_PCC">PCIE_SLCSR_PCC</dfn>		__BIT(10)      /*</u></td></tr>
<tr><th id="1062">1062</th><td><u>						* Power Controller Control:</u></td></tr>
<tr><th id="1063">1063</th><td><u>						* 0: Power on, 1: Power off.</u></td></tr>
<tr><th id="1064">1064</th><td><u>						*/</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_EIC" data-ref="_M/PCIE_SLCSR_EIC">PCIE_SLCSR_EIC</dfn>		__BIT(11)      /* Electromechanical Interlock*/</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_DLLSCE" data-ref="_M/PCIE_SLCSR_DLLSCE">PCIE_SLCSR_DLLSCE</dfn>	__BIT(12)      /* DataLinkLayer State Changed*/</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_AUTOSPLDIS" data-ref="_M/PCIE_SLCSR_AUTOSPLDIS">PCIE_SLCSR_AUTOSPLDIS</dfn>	__BIT(13)      /* Auto Slot Power Limit Dis. */</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_ABP" data-ref="_M/PCIE_SLCSR_ABP">PCIE_SLCSR_ABP</dfn>		__BIT(0 + 16)  /* Attention Button Pressed */</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_PFD" data-ref="_M/PCIE_SLCSR_PFD">PCIE_SLCSR_PFD</dfn>		__BIT(1 + 16)  /* Power Fault Detected */</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_MSC" data-ref="_M/PCIE_SLCSR_MSC">PCIE_SLCSR_MSC</dfn>		__BIT(2 + 16)  /* MRL Sensor Changed */</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_PDC" data-ref="_M/PCIE_SLCSR_PDC">PCIE_SLCSR_PDC</dfn>		__BIT(3 + 16)  /* Presence Detect Changed */</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_CC" data-ref="_M/PCIE_SLCSR_CC">PCIE_SLCSR_CC</dfn>		__BIT(4 + 16)  /* Command Completed */</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_MS" data-ref="_M/PCIE_SLCSR_MS">PCIE_SLCSR_MS</dfn>		__BIT(5 + 16)  /* MRL Sensor State */</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_PDS" data-ref="_M/PCIE_SLCSR_PDS">PCIE_SLCSR_PDS</dfn>		__BIT(6 + 16)  /* Presence Detect State */</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_EIS" data-ref="_M/PCIE_SLCSR_EIS">PCIE_SLCSR_EIS</dfn>		__BIT(7 + 16)  /* Electromechanical Interlock*/</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR_LACS" data-ref="_M/PCIE_SLCSR_LACS">PCIE_SLCSR_LACS</dfn>		__BIT(8 + 16)  /* Data Link Layer State Chg. */</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/PCIE_RCR" data-ref="_M/PCIE_RCR">PCIE_RCR</dfn>	0x1c	/* Root Control &amp; Capabilities Reg. */</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/PCIE_RCR_SERR_CER" data-ref="_M/PCIE_RCR_SERR_CER">PCIE_RCR_SERR_CER</dfn>	__BIT(0)       /* SERR on Correctable Err. En*/</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/PCIE_RCR_SERR_NFER" data-ref="_M/PCIE_RCR_SERR_NFER">PCIE_RCR_SERR_NFER</dfn>	__BIT(1)       /* SERR on Non-Fatal Error En */</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/PCIE_RCR_SERR_FER" data-ref="_M/PCIE_RCR_SERR_FER">PCIE_RCR_SERR_FER</dfn>	__BIT(2)       /* SERR on Fatal Error Enable */</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/PCIE_RCR_PME_IE" data-ref="_M/PCIE_RCR_PME_IE">PCIE_RCR_PME_IE</dfn>		__BIT(3)       /* PME Interrupt Enable */</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/PCIE_RCR_CRS_SVE" data-ref="_M/PCIE_RCR_CRS_SVE">PCIE_RCR_CRS_SVE</dfn>	__BIT(4)       /* CRS Software Visibility En */</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/PCIE_RCR_CRS_SV" data-ref="_M/PCIE_RCR_CRS_SV">PCIE_RCR_CRS_SV</dfn>		__BIT(16)      /* CRS Software Visibility */</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/PCIE_RSR" data-ref="_M/PCIE_RSR">PCIE_RSR</dfn>	0x20	/* Root Status Register */</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/PCIE_RSR_PME_REQESTER" data-ref="_M/PCIE_RSR_PME_REQESTER">PCIE_RSR_PME_REQESTER</dfn>	__BITS(15, 0)  /* PME Requester ID */</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/PCIE_RSR_PME_STAT" data-ref="_M/PCIE_RSR_PME_STAT">PCIE_RSR_PME_STAT</dfn>	__BIT(16)      /* PME Status */</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/PCIE_RSR_PME_PEND" data-ref="_M/PCIE_RSR_PME_PEND">PCIE_RSR_PME_PEND</dfn>	__BIT(17)      /* PME Pending */</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2" data-ref="_M/PCIE_DCAP2">PCIE_DCAP2</dfn>	0x24	/* Device Capabilities 2 Register */</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_COMPT_RANGE" data-ref="_M/PCIE_DCAP2_COMPT_RANGE">PCIE_DCAP2_COMPT_RANGE</dfn>	__BITS(3,0)    /* Compl. Timeout Ranges Supp */</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_COMPT_DIS" data-ref="_M/PCIE_DCAP2_COMPT_DIS">PCIE_DCAP2_COMPT_DIS</dfn>	__BIT(4)       /* Compl. Timeout Disable Supp*/</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_ARI_FWD" data-ref="_M/PCIE_DCAP2_ARI_FWD">PCIE_DCAP2_ARI_FWD</dfn>	__BIT(5)       /* ARI Forward Supported */</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_ATOM_ROUT" data-ref="_M/PCIE_DCAP2_ATOM_ROUT">PCIE_DCAP2_ATOM_ROUT</dfn>	__BIT(6)       /* AtomicOp Routing Supported */</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_32ATOM" data-ref="_M/PCIE_DCAP2_32ATOM">PCIE_DCAP2_32ATOM</dfn>	__BIT(7)       /* 32bit AtomicOp Compl. Supp */</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_64ATOM" data-ref="_M/PCIE_DCAP2_64ATOM">PCIE_DCAP2_64ATOM</dfn>	__BIT(8)       /* 64bit AtomicOp Compl. Supp */</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_128CAS" data-ref="_M/PCIE_DCAP2_128CAS">PCIE_DCAP2_128CAS</dfn>	__BIT(9)       /* 128bit Cas Completer Supp. */</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_NO_ROPR_PASS" data-ref="_M/PCIE_DCAP2_NO_ROPR_PASS">PCIE_DCAP2_NO_ROPR_PASS</dfn>	__BIT(10)      /* No RO-enabled PR-PR Passng */</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_LTR_MEC" data-ref="_M/PCIE_DCAP2_LTR_MEC">PCIE_DCAP2_LTR_MEC</dfn>	__BIT(11)      /* LTR Mechanism Supported */</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_TPH_COMP" data-ref="_M/PCIE_DCAP2_TPH_COMP">PCIE_DCAP2_TPH_COMP</dfn>	__BITS(13, 12) /* TPH Completer Supported */</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_LNSYSCLS" data-ref="_M/PCIE_DCAP2_LNSYSCLS">PCIE_DCAP2_LNSYSCLS</dfn>	__BITS(15, 14) /* LN System CLS */</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_OBFF" data-ref="_M/PCIE_DCAP2_OBFF">PCIE_DCAP2_OBFF</dfn>		__BITS(19, 18) /* Optimized Buffer Flush/Fill*/</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_EXTFMT_FLD" data-ref="_M/PCIE_DCAP2_EXTFMT_FLD">PCIE_DCAP2_EXTFMT_FLD</dfn>	__BIT(20)      /* Extended Fmt Field Support */</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_EETLP_PREF" data-ref="_M/PCIE_DCAP2_EETLP_PREF">PCIE_DCAP2_EETLP_PREF</dfn>	__BIT(21)      /* End-End TLP Prefix Support */</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_MAX_EETLP" data-ref="_M/PCIE_DCAP2_MAX_EETLP">PCIE_DCAP2_MAX_EETLP</dfn>	__BITS(23, 22) /* Max End-End TLP Prefix Sup */</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_EMGPWRRED" data-ref="_M/PCIE_DCAP2_EMGPWRRED">PCIE_DCAP2_EMGPWRRED</dfn>	__BITS(25, 24) /* Emergency Power Reduc. Sup */</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_EMGPWRRED_INI" data-ref="_M/PCIE_DCAP2_EMGPWRRED_INI">PCIE_DCAP2_EMGPWRRED_INI</dfn> __BIT(26)     /* Emrg. Pwr. Reduc. Ini. Req */</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCAP2_FRS" data-ref="_M/PCIE_DCAP2_FRS">PCIE_DCAP2_FRS</dfn>		__BIT(31)      /* FRS Supported */</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2" data-ref="_M/PCIE_DCSR2">PCIE_DCSR2</dfn>	0x28	/* Device Control &amp; Status 2 Register */</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_COMPT_VAL" data-ref="_M/PCIE_DCSR2_COMPT_VAL">PCIE_DCSR2_COMPT_VAL</dfn>	__BITS(3, 0)   /* Completion Timeout Value */</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_COMPT_DIS" data-ref="_M/PCIE_DCSR2_COMPT_DIS">PCIE_DCSR2_COMPT_DIS</dfn>	__BIT(4)       /* Completion Timeout Disable */</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_ARI_FWD" data-ref="_M/PCIE_DCSR2_ARI_FWD">PCIE_DCSR2_ARI_FWD</dfn>	__BIT(5)       /* ARI Forwarding Enable */</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_ATOM_REQ" data-ref="_M/PCIE_DCSR2_ATOM_REQ">PCIE_DCSR2_ATOM_REQ</dfn>	__BIT(6)       /* AtomicOp Requester Enable */</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_ATOM_EBLK" data-ref="_M/PCIE_DCSR2_ATOM_EBLK">PCIE_DCSR2_ATOM_EBLK</dfn>	__BIT(7)       /* AtomicOp Egress Blocking */</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_IDO_REQ" data-ref="_M/PCIE_DCSR2_IDO_REQ">PCIE_DCSR2_IDO_REQ</dfn>	__BIT(8)       /* IDO Request Enable */</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_IDO_COMP" data-ref="_M/PCIE_DCSR2_IDO_COMP">PCIE_DCSR2_IDO_COMP</dfn>	__BIT(9)       /* IDO Completion Enable */</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_LTR_MEC" data-ref="_M/PCIE_DCSR2_LTR_MEC">PCIE_DCSR2_LTR_MEC</dfn>	__BIT(10)      /* LTR Mechanism Enable */</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_EMGPWRRED_REQ" data-ref="_M/PCIE_DCSR2_EMGPWRRED_REQ">PCIE_DCSR2_EMGPWRRED_REQ</dfn> __BIT(11)     /* Emergency Power Reduc. Req */</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_OBFF_EN" data-ref="_M/PCIE_DCSR2_OBFF_EN">PCIE_DCSR2_OBFF_EN</dfn>	__BITS(14, 13) /* OBFF Enable */</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/PCIE_DCSR2_EETLP" data-ref="_M/PCIE_DCSR2_EETLP">PCIE_DCSR2_EETLP</dfn>	__BIT(15)      /* End-End TLP Prefix Blcking */</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP2" data-ref="_M/PCIE_LCAP2">PCIE_LCAP2</dfn>	0x2c	/* Link Capabilities 2 Register */</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP2_SUP_LNKSV" data-ref="_M/PCIE_LCAP2_SUP_LNKSV">PCIE_LCAP2_SUP_LNKSV</dfn>	__BITS(7, 1)   /* Supported Link Speeds Vect */</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP2_CROSSLNK" data-ref="_M/PCIE_LCAP2_CROSSLNK">PCIE_LCAP2_CROSSLNK</dfn>	__BIT(8)       /* Crosslink Supported */</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP2_LOWSKPOS_GENSUPPSV" data-ref="_M/PCIE_LCAP2_LOWSKPOS_GENSUPPSV">PCIE_LCAP2_LOWSKPOS_GENSUPPSV</dfn> __BITS(15, 9)</u></td></tr>
<tr><th id="1123">1123</th><td>				  <i>/* Lower SKP OS Generation Supp. Spd. Vect */</i></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP2_LOWSKPOS_RECSUPPSV" data-ref="_M/PCIE_LCAP2_LOWSKPOS_RECSUPPSV">PCIE_LCAP2_LOWSKPOS_RECSUPPSV</dfn> __BITS(22, 16)</u></td></tr>
<tr><th id="1125">1125</th><td>				   <i>/* Lower SKP OS Reception Supp. Spd. Vect */</i></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP2_RETIMERPD" data-ref="_M/PCIE_LCAP2_RETIMERPD">PCIE_LCAP2_RETIMERPD</dfn>	__BIT(23)       /* Retimer Presence Detect */</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCAP2_DRS" data-ref="_M/PCIE_LCAP2_DRS">PCIE_LCAP2_DRS</dfn>		__BIT(31)       /* DRS Supported */</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2" data-ref="_M/PCIE_LCSR2">PCIE_LCSR2</dfn>	0x30	/* Link Control &amp; Status 2 Register */</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_TGT_LSPEED" data-ref="_M/PCIE_LCSR2_TGT_LSPEED">PCIE_LCSR2_TGT_LSPEED</dfn>	__BITS(3, 0)   /* Target Link Speed */</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_ENT_COMPL" data-ref="_M/PCIE_LCSR2_ENT_COMPL">PCIE_LCSR2_ENT_COMPL</dfn>	__BIT(4)       /* Enter Compliance */</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_HW_AS_DIS" data-ref="_M/PCIE_LCSR2_HW_AS_DIS">PCIE_LCSR2_HW_AS_DIS</dfn>	__BIT(5)       /* HW Autonomous Speed Disabl */</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_SEL_DEEMP" data-ref="_M/PCIE_LCSR2_SEL_DEEMP">PCIE_LCSR2_SEL_DEEMP</dfn>	__BIT(6)       /* Selectable De-emphasis */</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_TX_MARGIN" data-ref="_M/PCIE_LCSR2_TX_MARGIN">PCIE_LCSR2_TX_MARGIN</dfn>	__BITS(9, 7)   /* Transmit Margin */</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_EN_MCOMP" data-ref="_M/PCIE_LCSR2_EN_MCOMP">PCIE_LCSR2_EN_MCOMP</dfn>	__BIT(10)      /* Enter Modified Compliance */</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_COMP_SOS" data-ref="_M/PCIE_LCSR2_COMP_SOS">PCIE_LCSR2_COMP_SOS</dfn>	__BIT(11)      /* Compliance SOS */</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_COMP_DEEMP" data-ref="_M/PCIE_LCSR2_COMP_DEEMP">PCIE_LCSR2_COMP_DEEMP</dfn>	__BITS(15, 12) /* Compliance Present/De-emph */</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_DEEMP_LVL" data-ref="_M/PCIE_LCSR2_DEEMP_LVL">PCIE_LCSR2_DEEMP_LVL</dfn>	__BIT(0 + 16)  /* Current De-emphasis Level */</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_EQ_COMPL" data-ref="_M/PCIE_LCSR2_EQ_COMPL">PCIE_LCSR2_EQ_COMPL</dfn>	__BIT(1 + 16)  /* Equalization Complete */</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_EQP1_SUC" data-ref="_M/PCIE_LCSR2_EQP1_SUC">PCIE_LCSR2_EQP1_SUC</dfn>	__BIT(2 + 16)  /* Equaliz Phase 1 Successful */</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_EQP2_SUC" data-ref="_M/PCIE_LCSR2_EQP2_SUC">PCIE_LCSR2_EQP2_SUC</dfn>	__BIT(3 + 16)  /* Equaliz Phase 2 Successful */</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_EQP3_SUC" data-ref="_M/PCIE_LCSR2_EQP3_SUC">PCIE_LCSR2_EQP3_SUC</dfn>	__BIT(4 + 16)  /* Equaliz Phase 3 Successful */</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_LNKEQ_REQ" data-ref="_M/PCIE_LCSR2_LNKEQ_REQ">PCIE_LCSR2_LNKEQ_REQ</dfn>	__BIT(5 + 16)  /* Link Equalization Request */</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_RETIMERPD" data-ref="_M/PCIE_LCSR2_RETIMERPD">PCIE_LCSR2_RETIMERPD</dfn>	__BIT(6 + 16)  /* Retimer Presence Detected */</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_DSCOMPN" data-ref="_M/PCIE_LCSR2_DSCOMPN">PCIE_LCSR2_DSCOMPN</dfn>	__BITS(30, 28) /* Downstream Component Pres. */</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define   <dfn class="macro" id="_M/PCIE_DSCOMPN_DOWN_NOTDETERM" data-ref="_M/PCIE_DSCOMPN_DOWN_NOTDETERM">PCIE_DSCOMPN_DOWN_NOTDETERM</dfn>	0x00	/* LD: Presence Not Determin.*/</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define   <dfn class="macro" id="_M/PCIE_DSCOMPN_DOWN_NOTPRES" data-ref="_M/PCIE_DSCOMPN_DOWN_NOTPRES">PCIE_DSCOMPN_DOWN_NOTPRES</dfn>	0x01	/* LD: Component Not Present */</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define   <dfn class="macro" id="_M/PCIE_DSCOMPN_DOWN_PRES" data-ref="_M/PCIE_DSCOMPN_DOWN_PRES">PCIE_DSCOMPN_DOWN_PRES</dfn>	0x02	/* LD: Component Present */</u></td></tr>
<tr><th id="1148">1148</th><td>						<i>/* 0x03 is reserved */</i></td></tr>
<tr><th id="1149">1149</th><td><u>#define   <dfn class="macro" id="_M/PCIE_DSCOMPN_UP_PRES" data-ref="_M/PCIE_DSCOMPN_UP_PRES">PCIE_DSCOMPN_UP_PRES</dfn>		0x04	/* LU: Component Present */</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define   <dfn class="macro" id="_M/PCIE_DSCOMPN_UP_PRES_DRS" data-ref="_M/PCIE_DSCOMPN_UP_PRES_DRS">PCIE_DSCOMPN_UP_PRES_DRS</dfn>	0x05	/* LU: Comp Pres and DRS RCV */</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/PCIE_LCSR2_DRSRCV" data-ref="_M/PCIE_LCSR2_DRSRCV">PCIE_LCSR2_DRSRCV</dfn>	__BIT(15 + 16) /* DRS Message Received */</u></td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCAP2" data-ref="_M/PCIE_SLCAP2">PCIE_SLCAP2</dfn>	0x34	/* Slot Capabilities 2 Register */</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/PCIE_SLCSR2" data-ref="_M/PCIE_SLCSR2">PCIE_SLCSR2</dfn>	0x38	/* Slot Control &amp; Status 2 Register */</u></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><i>/*</i></td></tr>
<tr><th id="1157">1157</th><td><i> * Other than Root Complex Integrated Endpoint and Root Complex Event Collector</i></td></tr>
<tr><th id="1158">1158</th><td><i> * have link related registers.</i></td></tr>
<tr><th id="1159">1159</th><td><i> */</i></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/PCIE_HAS_LINKREGS" data-ref="_M/PCIE_HAS_LINKREGS">PCIE_HAS_LINKREGS</dfn>(type) (((type) != PCIE_XCAP_TYPE_ROOT_INTEP) &amp;&amp; \</u></td></tr>
<tr><th id="1161">1161</th><td><u>	    ((type) != PCIE_XCAP_TYPE_ROOT_EVNTC))</u></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><i>/* Only root port and root complex event collector have PCIE_RCR &amp; PCIE_RSR */</i></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/PCIE_HAS_ROOTREGS" data-ref="_M/PCIE_HAS_ROOTREGS">PCIE_HAS_ROOTREGS</dfn>(type) (((type) == PCIE_XCAP_TYPE_ROOT) || \</u></td></tr>
<tr><th id="1165">1165</th><td><u>	    ((type) == PCIE_XCAP_TYPE_ROOT_EVNTC))</u></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><i>/*</i></td></tr>
<tr><th id="1169">1169</th><td><i> * Capability ID: 0x11</i></td></tr>
<tr><th id="1170">1170</th><td><i> * MSIX</i></td></tr>
<tr><th id="1171">1171</th><td><i> */</i></td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_CTL" data-ref="_M/PCI_MSIX_CTL">PCI_MSIX_CTL</dfn>	0x00</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_CTL_ENABLE" data-ref="_M/PCI_MSIX_CTL_ENABLE">PCI_MSIX_CTL_ENABLE</dfn>	0x80000000</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_CTL_FUNCMASK" data-ref="_M/PCI_MSIX_CTL_FUNCMASK">PCI_MSIX_CTL_FUNCMASK</dfn>	0x40000000</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_CTL_TBLSIZE_MASK" data-ref="_M/PCI_MSIX_CTL_TBLSIZE_MASK">PCI_MSIX_CTL_TBLSIZE_MASK</dfn> 0x07ff0000</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_CTL_TBLSIZE_SHIFT" data-ref="_M/PCI_MSIX_CTL_TBLSIZE_SHIFT">PCI_MSIX_CTL_TBLSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_CTL_TBLSIZE" data-ref="_M/PCI_MSIX_CTL_TBLSIZE">PCI_MSIX_CTL_TBLSIZE</dfn>(ofs)	((((ofs) &amp; PCI_MSIX_CTL_TBLSIZE_MASK) \</u></td></tr>
<tr><th id="1179">1179</th><td><u>		&gt;&gt; PCI_MSIX_CTL_TBLSIZE_SHIFT) + 1)</u></td></tr>
<tr><th id="1180">1180</th><td><i>/*</i></td></tr>
<tr><th id="1181">1181</th><td><i> * 2nd DWORD is the Table Offset</i></td></tr>
<tr><th id="1182">1182</th><td><i> */</i></td></tr>
<tr><th id="1183">1183</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_TBLOFFSET" data-ref="_M/PCI_MSIX_TBLOFFSET">PCI_MSIX_TBLOFFSET</dfn>	0x04</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_TBLOFFSET_MASK" data-ref="_M/PCI_MSIX_TBLOFFSET_MASK">PCI_MSIX_TBLOFFSET_MASK</dfn>	__BITS(31, 3)</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_TBLBIR_MASK" data-ref="_M/PCI_MSIX_TBLBIR_MASK">PCI_MSIX_TBLBIR_MASK</dfn>	__BITS(2, 0)</u></td></tr>
<tr><th id="1186">1186</th><td><i>/*</i></td></tr>
<tr><th id="1187">1187</th><td><i> * 3rd DWORD is the Pending Bitmap Array Offset</i></td></tr>
<tr><th id="1188">1188</th><td><i> */</i></td></tr>
<tr><th id="1189">1189</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_PBAOFFSET" data-ref="_M/PCI_MSIX_PBAOFFSET">PCI_MSIX_PBAOFFSET</dfn>	0x08</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_PBAOFFSET_MASK" data-ref="_M/PCI_MSIX_PBAOFFSET_MASK">PCI_MSIX_PBAOFFSET_MASK</dfn>	__BITS(31, 3)</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_PBABIR_MASK" data-ref="_M/PCI_MSIX_PBABIR_MASK">PCI_MSIX_PBABIR_MASK</dfn>	__BITS(2, 0)</u></td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_TABLE_ENTRY_SIZE" data-ref="_M/PCI_MSIX_TABLE_ENTRY_SIZE">PCI_MSIX_TABLE_ENTRY_SIZE</dfn>	16</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_TABLE_ENTRY_ADDR_LO" data-ref="_M/PCI_MSIX_TABLE_ENTRY_ADDR_LO">PCI_MSIX_TABLE_ENTRY_ADDR_LO</dfn>	0x0</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_TABLE_ENTRY_ADDR_HI" data-ref="_M/PCI_MSIX_TABLE_ENTRY_ADDR_HI">PCI_MSIX_TABLE_ENTRY_ADDR_HI</dfn>	0x4</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_TABLE_ENTRY_DATA" data-ref="_M/PCI_MSIX_TABLE_ENTRY_DATA">PCI_MSIX_TABLE_ENTRY_DATA</dfn>	0x8</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_TABLE_ENTRY_VECTCTL" data-ref="_M/PCI_MSIX_TABLE_ENTRY_VECTCTL">PCI_MSIX_TABLE_ENTRY_VECTCTL</dfn>	0xc</u></td></tr>
<tr><th id="1198">1198</th><td><b>struct</b> <dfn class="type def" id="pci_msix_table_entry" title='pci_msix_table_entry' data-ref="pci_msix_table_entry" data-ref-filename="pci_msix_table_entry">pci_msix_table_entry</dfn> {</td></tr>
<tr><th id="1199">1199</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="pci_msix_table_entry::pci_msix_addr_lo" title='pci_msix_table_entry::pci_msix_addr_lo' data-ref="pci_msix_table_entry::pci_msix_addr_lo" data-ref-filename="pci_msix_table_entry..pci_msix_addr_lo">pci_msix_addr_lo</dfn>;</td></tr>
<tr><th id="1200">1200</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="pci_msix_table_entry::pci_msix_addr_hi" title='pci_msix_table_entry::pci_msix_addr_hi' data-ref="pci_msix_table_entry::pci_msix_addr_hi" data-ref-filename="pci_msix_table_entry..pci_msix_addr_hi">pci_msix_addr_hi</dfn>;</td></tr>
<tr><th id="1201">1201</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="pci_msix_table_entry::pci_msix_value" title='pci_msix_table_entry::pci_msix_value' data-ref="pci_msix_table_entry::pci_msix_value" data-ref-filename="pci_msix_table_entry..pci_msix_value">pci_msix_value</dfn>;</td></tr>
<tr><th id="1202">1202</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="pci_msix_table_entry::pci_msix_vector_control" title='pci_msix_table_entry::pci_msix_vector_control' data-ref="pci_msix_table_entry::pci_msix_vector_control" data-ref-filename="pci_msix_table_entry..pci_msix_vector_control">pci_msix_vector_control</dfn>;</td></tr>
<tr><th id="1203">1203</th><td>};</td></tr>
<tr><th id="1204">1204</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_VECTCTL_MASK" data-ref="_M/PCI_MSIX_VECTCTL_MASK">PCI_MSIX_VECTCTL_MASK</dfn>	__BIT(0)</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_VECTCTL_STLO" data-ref="_M/PCI_MSIX_VECTCTL_STLO">PCI_MSIX_VECTCTL_STLO</dfn>	__BITS(23, 16)	/* ST lower */</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_VECTCTL_STUP" data-ref="_M/PCI_MSIX_VECTCTL_STUP">PCI_MSIX_VECTCTL_STUP</dfn>	__BITS(31, 24)	/* ST upper */</u></td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td> <i>/* Max number of MSI-X vectors. See PCI-SIG specification. */</i></td></tr>
<tr><th id="1209">1209</th><td><u>#define	<dfn class="macro" id="_M/PCI_MSIX_MAX_VECTORS" data-ref="_M/PCI_MSIX_MAX_VECTORS">PCI_MSIX_MAX_VECTORS</dfn>	2048</u></td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td><i>/*</i></td></tr>
<tr><th id="1212">1212</th><td><i> * Capability ID: 0x12</i></td></tr>
<tr><th id="1213">1213</th><td><i> * SATA</i></td></tr>
<tr><th id="1214">1214</th><td><i> */</i></td></tr>
<tr><th id="1215">1215</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_REV" data-ref="_M/PCI_SATA_REV">PCI_SATA_REV</dfn>	0x00	/* Revision Register */</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_REV_MINOR" data-ref="_M/PCI_SATA_REV_MINOR">PCI_SATA_REV_MINOR</dfn>	__BITS(19, 16)	/* Minor Revision */</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_REV_MAJOR" data-ref="_M/PCI_SATA_REV_MAJOR">PCI_SATA_REV_MAJOR</dfn>	__BITS(23, 20)	/* Major Revision */</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_BAR" data-ref="_M/PCI_SATA_BAR">PCI_SATA_BAR</dfn>	0x04	/* BAR Register */</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_BAR_SPEC" data-ref="_M/PCI_SATA_BAR_SPEC">PCI_SATA_BAR_SPEC</dfn>	__BITS(3, 0)	/* BAR Specifier */</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_BAR_INCONF" data-ref="_M/PCI_SATA_BAR_INCONF">PCI_SATA_BAR_INCONF</dfn>	__BITS(3, 0)	/* All 1 = in config space */</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_BAR_NUM" data-ref="_M/PCI_SATA_BAR_NUM">PCI_SATA_BAR_NUM</dfn>(x)	(__SHIFTOUT((x), PCI_SATA_BAR_SPEC) - 4)</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define	<dfn class="macro" id="_M/PCI_SATA_BAR_OFFSET" data-ref="_M/PCI_SATA_BAR_OFFSET">PCI_SATA_BAR_OFFSET</dfn>	__BITS(23, 4)	/* BAR Offset */</u></td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td><i>/*</i></td></tr>
<tr><th id="1225">1225</th><td><i> * Capability ID: 0x13</i></td></tr>
<tr><th id="1226">1226</th><td><i> * Advanced Feature</i></td></tr>
<tr><th id="1227">1227</th><td><i> */</i></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/PCI_AFCAPR" data-ref="_M/PCI_AFCAPR">PCI_AFCAPR</dfn>	0x00	/* Capabilities */</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define	<dfn class="macro" id="_M/PCI_AFCAPR_MASK" data-ref="_M/PCI_AFCAPR_MASK">PCI_AFCAPR_MASK</dfn>		__BITS(31, 24)</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define	<dfn class="macro" id="_M/PCI_AF_LENGTH" data-ref="_M/PCI_AF_LENGTH">PCI_AF_LENGTH</dfn>		__BITS(23, 16)	/* Structure Length */</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define	<dfn class="macro" id="_M/PCI_AF_TP_CAP" data-ref="_M/PCI_AF_TP_CAP">PCI_AF_TP_CAP</dfn>		__BIT(24)	/* Transaction Pending */</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define	<dfn class="macro" id="_M/PCI_AF_FLR_CAP" data-ref="_M/PCI_AF_FLR_CAP">PCI_AF_FLR_CAP</dfn>		__BIT(25)	/* Function Level Reset */</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/PCI_AFCSR" data-ref="_M/PCI_AFCSR">PCI_AFCSR</dfn>	0x04	/* Control &amp; Status register */</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/PCI_AFCR_INITIATE_FLR" data-ref="_M/PCI_AFCR_INITIATE_FLR">PCI_AFCR_INITIATE_FLR</dfn>	__BIT(0)	/* Initiate Function LVL RST */</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/PCI_AFSR_TP" data-ref="_M/PCI_AFSR_TP">PCI_AFSR_TP</dfn>		__BIT(8)	/* Transaction Pending */</u></td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td><i>/*</i></td></tr>
<tr><th id="1239">1239</th><td><i> * Interrupt Configuration Register; contains interrupt pin and line.</i></td></tr>
<tr><th id="1240">1240</th><td><i> */</i></td></tr>
<tr><th id="1241">1241</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_REG" data-ref="_M/PCI_INTERRUPT_REG">PCI_INTERRUPT_REG</dfn>	0x3c</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_intr_latency_t" title='pci_intr_latency_t' data-type='u_int8_t' data-ref="pci_intr_latency_t" data-ref-filename="pci_intr_latency_t">pci_intr_latency_t</dfn>;</td></tr>
<tr><th id="1244">1244</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_intr_grant_t" title='pci_intr_grant_t' data-type='u_int8_t' data-ref="pci_intr_grant_t" data-ref-filename="pci_intr_grant_t">pci_intr_grant_t</dfn>;</td></tr>
<tr><th id="1245">1245</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_intr_pin_t" title='pci_intr_pin_t' data-type='u_int8_t' data-ref="pci_intr_pin_t" data-ref-filename="pci_intr_pin_t">pci_intr_pin_t</dfn>;</td></tr>
<tr><th id="1246">1246</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="typedef" id="pci_intr_line_t" title='pci_intr_line_t' data-type='u_int8_t' data-ref="pci_intr_line_t" data-ref-filename="pci_intr_line_t">pci_intr_line_t</dfn>;</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/PCI_MAX_LAT_SHIFT" data-ref="_M/PCI_MAX_LAT_SHIFT">PCI_MAX_LAT_SHIFT</dfn>		24</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAX_LAT_MASK" data-ref="_M/PCI_MAX_LAT_MASK">PCI_MAX_LAT_MASK</dfn>		0xff</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define	<dfn class="macro" id="_M/PCI_MAX_LAT" data-ref="_M/PCI_MAX_LAT">PCI_MAX_LAT</dfn>(icr) \</u></td></tr>
<tr><th id="1251">1251</th><td><u>	    (((icr) &gt;&gt; PCI_MAX_LAT_SHIFT) &amp; PCI_MAX_LAT_MASK)</u></td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/PCI_MIN_GNT_SHIFT" data-ref="_M/PCI_MIN_GNT_SHIFT">PCI_MIN_GNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define	<dfn class="macro" id="_M/PCI_MIN_GNT_MASK" data-ref="_M/PCI_MIN_GNT_MASK">PCI_MIN_GNT_MASK</dfn>		0xff</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define	<dfn class="macro" id="_M/PCI_MIN_GNT" data-ref="_M/PCI_MIN_GNT">PCI_MIN_GNT</dfn>(icr) \</u></td></tr>
<tr><th id="1256">1256</th><td><u>	    (((icr) &gt;&gt; PCI_MIN_GNT_SHIFT) &amp; PCI_MIN_GNT_MASK)</u></td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_GRANT_SHIFT" data-ref="_M/PCI_INTERRUPT_GRANT_SHIFT">PCI_INTERRUPT_GRANT_SHIFT</dfn>	24</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_GRANT_MASK" data-ref="_M/PCI_INTERRUPT_GRANT_MASK">PCI_INTERRUPT_GRANT_MASK</dfn>	0xff</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_GRANT" data-ref="_M/PCI_INTERRUPT_GRANT">PCI_INTERRUPT_GRANT</dfn>(icr) \</u></td></tr>
<tr><th id="1261">1261</th><td><u>	    (((icr) &gt;&gt; PCI_INTERRUPT_GRANT_SHIFT) &amp; PCI_INTERRUPT_GRANT_MASK)</u></td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_LATENCY_SHIFT" data-ref="_M/PCI_INTERRUPT_LATENCY_SHIFT">PCI_INTERRUPT_LATENCY_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_LATENCY_MASK" data-ref="_M/PCI_INTERRUPT_LATENCY_MASK">PCI_INTERRUPT_LATENCY_MASK</dfn>	0xff</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_LATENCY" data-ref="_M/PCI_INTERRUPT_LATENCY">PCI_INTERRUPT_LATENCY</dfn>(icr) \</u></td></tr>
<tr><th id="1266">1266</th><td><u>	    (((icr) &gt;&gt; PCI_INTERRUPT_LATENCY_SHIFT) &amp; PCI_INTERRUPT_LATENCY_MASK)</u></td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_SHIFT" data-ref="_M/PCI_INTERRUPT_PIN_SHIFT">PCI_INTERRUPT_PIN_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_MASK" data-ref="_M/PCI_INTERRUPT_PIN_MASK">PCI_INTERRUPT_PIN_MASK</dfn>		0xff</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN" data-ref="_M/PCI_INTERRUPT_PIN">PCI_INTERRUPT_PIN</dfn>(icr) \</u></td></tr>
<tr><th id="1271">1271</th><td><u>	    (((icr) &gt;&gt; PCI_INTERRUPT_PIN_SHIFT) &amp; PCI_INTERRUPT_PIN_MASK)</u></td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_LINE_SHIFT" data-ref="_M/PCI_INTERRUPT_LINE_SHIFT">PCI_INTERRUPT_LINE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_LINE_MASK" data-ref="_M/PCI_INTERRUPT_LINE_MASK">PCI_INTERRUPT_LINE_MASK</dfn>		0xff</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_LINE" data-ref="_M/PCI_INTERRUPT_LINE">PCI_INTERRUPT_LINE</dfn>(icr) \</u></td></tr>
<tr><th id="1276">1276</th><td><u>	    (((icr) &gt;&gt; PCI_INTERRUPT_LINE_SHIFT) &amp; PCI_INTERRUPT_LINE_MASK)</u></td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/PCI_INTERRUPT_CODE" data-ref="_M/PCI_INTERRUPT_CODE">PCI_INTERRUPT_CODE</dfn>(lat,gnt,pin,line)		\</u></td></tr>
<tr><th id="1279">1279</th><td><u>	  ((((lat)&amp;PCI_INTERRUPT_LATENCY_MASK)&lt;&lt;PCI_INTERRUPT_LATENCY_SHIFT)| \</u></td></tr>
<tr><th id="1280">1280</th><td><u>	   (((gnt)&amp;PCI_INTERRUPT_GRANT_MASK)  &lt;&lt;PCI_INTERRUPT_GRANT_SHIFT)  | \</u></td></tr>
<tr><th id="1281">1281</th><td><u>	   (((pin)&amp;PCI_INTERRUPT_PIN_MASK)    &lt;&lt;PCI_INTERRUPT_PIN_SHIFT)    | \</u></td></tr>
<tr><th id="1282">1282</th><td><u>	   (((line)&amp;PCI_INTERRUPT_LINE_MASK)  &lt;&lt;PCI_INTERRUPT_LINE_SHIFT))</u></td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_NONE" data-ref="_M/PCI_INTERRUPT_PIN_NONE">PCI_INTERRUPT_PIN_NONE</dfn>		0x00</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_A" data-ref="_M/PCI_INTERRUPT_PIN_A">PCI_INTERRUPT_PIN_A</dfn>		0x01</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_B" data-ref="_M/PCI_INTERRUPT_PIN_B">PCI_INTERRUPT_PIN_B</dfn>		0x02</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_C" data-ref="_M/PCI_INTERRUPT_PIN_C">PCI_INTERRUPT_PIN_C</dfn>		0x03</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_D" data-ref="_M/PCI_INTERRUPT_PIN_D">PCI_INTERRUPT_PIN_D</dfn>		0x04</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERRUPT_PIN_MAX" data-ref="_M/PCI_INTERRUPT_PIN_MAX">PCI_INTERRUPT_PIN_MAX</dfn>		0x04</u></td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td><i>/* Header Type 1 (Bridge) configuration registers */</i></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_BUS_REG" data-ref="_M/PCI_BRIDGE_BUS_REG">PCI_BRIDGE_BUS_REG</dfn>		0x18</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_PRIMARY" data-ref="_M/PCI_BRIDGE_BUS_PRIMARY">PCI_BRIDGE_BUS_PRIMARY</dfn>	__BITS(0, 7)</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_SECONDARY" data-ref="_M/PCI_BRIDGE_BUS_SECONDARY">PCI_BRIDGE_BUS_SECONDARY</dfn>	__BITS(8, 15)</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_SUBORDINATE" data-ref="_M/PCI_BRIDGE_BUS_SUBORDINATE">PCI_BRIDGE_BUS_SUBORDINATE</dfn>	__BITS(16, 23)</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_SEC_LATTIMER" data-ref="_M/PCI_BRIDGE_BUS_SEC_LATTIMER">PCI_BRIDGE_BUS_SEC_LATTIMER</dfn>	__BITS(24, 31)</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_NUM_PRIMARY" data-ref="_M/PCI_BRIDGE_BUS_NUM_PRIMARY">PCI_BRIDGE_BUS_NUM_PRIMARY</dfn>(reg)			\</u></td></tr>
<tr><th id="1298">1298</th><td><u>	((uint32_t)__SHIFTOUT((reg), PCI_BRIDGE_BUS_PRIMARY))</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_NUM_SECONDARY" data-ref="_M/PCI_BRIDGE_BUS_NUM_SECONDARY">PCI_BRIDGE_BUS_NUM_SECONDARY</dfn>(reg)			\</u></td></tr>
<tr><th id="1300">1300</th><td><u>	((uint32_t)__SHIFTOUT((reg), PCI_BRIDGE_BUS_SECONDARY))</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_NUM_SUBORDINATE" data-ref="_M/PCI_BRIDGE_BUS_NUM_SUBORDINATE">PCI_BRIDGE_BUS_NUM_SUBORDINATE</dfn>(reg)				\</u></td></tr>
<tr><th id="1302">1302</th><td><u>	((uint32_t)__SHIFTOUT((reg), PCI_BRIDGE_BUS_SUBORDINATE))</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_BUS_SEC_LATTIMER_VAL" data-ref="_M/PCI_BRIDGE_BUS_SEC_LATTIMER_VAL">PCI_BRIDGE_BUS_SEC_LATTIMER_VAL</dfn>(reg)				\</u></td></tr>
<tr><th id="1304">1304</th><td><u>	((uint32_t)__SHIFTOUT((reg), PCI_BRIDGE_BUS_SEC_LATTIMER))</u></td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td><i>/* Minimum size of the window */</i></td></tr>
<tr><th id="1307">1307</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_IO_MIN" data-ref="_M/PCI_BRIDGE_IO_MIN">PCI_BRIDGE_IO_MIN</dfn>	0x00001000UL</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_MEM_MIN" data-ref="_M/PCI_BRIDGE_MEM_MIN">PCI_BRIDGE_MEM_MIN</dfn>	0x00100000UL</u></td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_REG" data-ref="_M/PCI_BRIDGE_STATIO_REG">PCI_BRIDGE_STATIO_REG</dfn>		0x1c</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_IOBASE" data-ref="_M/PCI_BRIDGE_STATIO_IOBASE">PCI_BRIDGE_STATIO_IOBASE</dfn>	__BITS(0, 7)</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_IOLIMIT" data-ref="_M/PCI_BRIDGE_STATIO_IOLIMIT">PCI_BRIDGE_STATIO_IOLIMIT</dfn>	__BITS(8, 15)</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_STATUS" data-ref="_M/PCI_BRIDGE_STATIO_STATUS">PCI_BRIDGE_STATIO_STATUS</dfn>	__BITS(16, 31)</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_IOADDR" data-ref="_M/PCI_BRIDGE_STATIO_IOADDR">PCI_BRIDGE_STATIO_IOADDR</dfn>	0xf0</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_IOADDR_TYPE" data-ref="_M/PCI_BRIDGE_STATIO_IOADDR_TYPE">PCI_BRIDGE_STATIO_IOADDR_TYPE</dfn>	0x0f	/* Read only */</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_IOADDR_32" data-ref="_M/PCI_BRIDGE_STATIO_IOADDR_32">PCI_BRIDGE_STATIO_IOADDR_32</dfn>	0x01</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_IOBASE_ADDR" data-ref="_M/PCI_BRIDGE_STATIO_IOBASE_ADDR">PCI_BRIDGE_STATIO_IOBASE_ADDR</dfn>(reg)		\</u></td></tr>
<tr><th id="1318">1318</th><td><u>	((__SHIFTOUT((reg), PCI_BRIDGE_STATIO_IOBASE)	\</u></td></tr>
<tr><th id="1319">1319</th><td><u>	    &amp; PCI_BRIDGE_STATIO_IOADDR) &lt;&lt; 8)</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_STATIO_IOLIMIT_ADDR" data-ref="_M/PCI_BRIDGE_STATIO_IOLIMIT_ADDR">PCI_BRIDGE_STATIO_IOLIMIT_ADDR</dfn>(reg)				\</u></td></tr>
<tr><th id="1321">1321</th><td><u>	(((__SHIFTOUT((reg), PCI_BRIDGE_STATIO_IOLIMIT)			\</u></td></tr>
<tr><th id="1322">1322</th><td><u>		&amp; PCI_BRIDGE_STATIO_IOADDR) &lt;&lt; 8) | (PCI_BRIDGE_IO_MIN - 1))</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_IO_32BITS" data-ref="_M/PCI_BRIDGE_IO_32BITS">PCI_BRIDGE_IO_32BITS</dfn>(reg)	\</u></td></tr>
<tr><th id="1324">1324</th><td><u>	(((reg) &amp; PCI_BRIDGE_STATIO_IOADDR_TYPE) == PCI_BRIDGE_STATIO_IOADDR_32)</u></td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_MEMORY_REG" data-ref="_M/PCI_BRIDGE_MEMORY_REG">PCI_BRIDGE_MEMORY_REG</dfn>		0x20</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_MEMORY_BASE" data-ref="_M/PCI_BRIDGE_MEMORY_BASE">PCI_BRIDGE_MEMORY_BASE</dfn>		__BITS(0, 15)</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_MEMORY_LIMIT" data-ref="_M/PCI_BRIDGE_MEMORY_LIMIT">PCI_BRIDGE_MEMORY_LIMIT</dfn>		__BITS(16, 31)</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_MEMORY_ADDR" data-ref="_M/PCI_BRIDGE_MEMORY_ADDR">PCI_BRIDGE_MEMORY_ADDR</dfn>		0xfff0</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_MEMORY_BASE_ADDR" data-ref="_M/PCI_BRIDGE_MEMORY_BASE_ADDR">PCI_BRIDGE_MEMORY_BASE_ADDR</dfn>(reg)		\</u></td></tr>
<tr><th id="1331">1331</th><td><u>	((__SHIFTOUT((reg), PCI_BRIDGE_MEMORY_BASE)	\</u></td></tr>
<tr><th id="1332">1332</th><td><u>	    &amp; PCI_BRIDGE_MEMORY_ADDR) &lt;&lt; 16)</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_MEMORY_LIMIT_ADDR" data-ref="_M/PCI_BRIDGE_MEMORY_LIMIT_ADDR">PCI_BRIDGE_MEMORY_LIMIT_ADDR</dfn>(reg)			\</u></td></tr>
<tr><th id="1334">1334</th><td><u>	(((__SHIFTOUT((reg), PCI_BRIDGE_MEMORY_LIMIT)		\</u></td></tr>
<tr><th id="1335">1335</th><td><u>		&amp; PCI_BRIDGE_MEMORY_ADDR) &lt;&lt; 16) | 0x000fffff)</u></td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHMEM_REG" data-ref="_M/PCI_BRIDGE_PREFETCHMEM_REG">PCI_BRIDGE_PREFETCHMEM_REG</dfn>	0x24</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHMEM_BASE" data-ref="_M/PCI_BRIDGE_PREFETCHMEM_BASE">PCI_BRIDGE_PREFETCHMEM_BASE</dfn>		__BITS(0, 15)</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHMEM_LIMIT" data-ref="_M/PCI_BRIDGE_PREFETCHMEM_LIMIT">PCI_BRIDGE_PREFETCHMEM_LIMIT</dfn>		__BITS(16, 31)</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHMEM_ADDR" data-ref="_M/PCI_BRIDGE_PREFETCHMEM_ADDR">PCI_BRIDGE_PREFETCHMEM_ADDR</dfn>		0xfff0</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHMEM_BASE_ADDR" data-ref="_M/PCI_BRIDGE_PREFETCHMEM_BASE_ADDR">PCI_BRIDGE_PREFETCHMEM_BASE_ADDR</dfn>(reg)		\</u></td></tr>
<tr><th id="1342">1342</th><td><u>	((__SHIFTOUT((reg), PCI_BRIDGE_PREFETCHMEM_BASE)	\</u></td></tr>
<tr><th id="1343">1343</th><td><u>	    &amp; PCI_BRIDGE_PREFETCHMEM_ADDR) &lt;&lt; 16)</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHMEM_LIMIT_ADDR" data-ref="_M/PCI_BRIDGE_PREFETCHMEM_LIMIT_ADDR">PCI_BRIDGE_PREFETCHMEM_LIMIT_ADDR</dfn>(reg)		\</u></td></tr>
<tr><th id="1345">1345</th><td><u>	(((__SHIFTOUT((reg), PCI_BRIDGE_PREFETCHMEM_LIMIT)	\</u></td></tr>
<tr><th id="1346">1346</th><td><u>		&amp; PCI_BRIDGE_PREFETCHMEM_ADDR) &lt;&lt; 16) | 0x000fffff)</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHMEM_64BITS" data-ref="_M/PCI_BRIDGE_PREFETCHMEM_64BITS">PCI_BRIDGE_PREFETCHMEM_64BITS</dfn>(reg)	((reg) &amp; 0xf)</u></td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHBASEUP32_REG" data-ref="_M/PCI_BRIDGE_PREFETCHBASEUP32_REG">PCI_BRIDGE_PREFETCHBASEUP32_REG</dfn>	0x28</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_PREFETCHLIMITUP32_REG" data-ref="_M/PCI_BRIDGE_PREFETCHLIMITUP32_REG">PCI_BRIDGE_PREFETCHLIMITUP32_REG</dfn> 0x2c</u></td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_IOHIGH_REG" data-ref="_M/PCI_BRIDGE_IOHIGH_REG">PCI_BRIDGE_IOHIGH_REG</dfn>		0x30</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_IOHIGH_BASE" data-ref="_M/PCI_BRIDGE_IOHIGH_BASE">PCI_BRIDGE_IOHIGH_BASE</dfn>	__BITS(0, 15)</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_IOHIGH_LIMIT" data-ref="_M/PCI_BRIDGE_IOHIGH_LIMIT">PCI_BRIDGE_IOHIGH_LIMIT</dfn>	__BITS(16, 31)</u></td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_EXPROMADDR_REG" data-ref="_M/PCI_BRIDGE_EXPROMADDR_REG">PCI_BRIDGE_EXPROMADDR_REG</dfn>	0x38</u></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_REG" data-ref="_M/PCI_BRIDGE_CONTROL_REG">PCI_BRIDGE_CONTROL_REG</dfn>		0x3c /* Upper 16 bit */</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define	  <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL" data-ref="_M/PCI_BRIDGE_CONTROL">PCI_BRIDGE_CONTROL</dfn>		__BITS(16, 31)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_PERE" data-ref="_M/PCI_BRIDGE_CONTROL_PERE">PCI_BRIDGE_CONTROL_PERE</dfn>		__BIT(16)</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_SERR" data-ref="_M/PCI_BRIDGE_CONTROL_SERR">PCI_BRIDGE_CONTROL_SERR</dfn>		__BIT(17)</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_ISA" data-ref="_M/PCI_BRIDGE_CONTROL_ISA">PCI_BRIDGE_CONTROL_ISA</dfn>		__BIT(18)</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_VGA" data-ref="_M/PCI_BRIDGE_CONTROL_VGA">PCI_BRIDGE_CONTROL_VGA</dfn>		__BIT(19)</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_VGA16" data-ref="_M/PCI_BRIDGE_CONTROL_VGA16">PCI_BRIDGE_CONTROL_VGA16</dfn>		__BIT(20)</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_MABRT" data-ref="_M/PCI_BRIDGE_CONTROL_MABRT">PCI_BRIDGE_CONTROL_MABRT</dfn>		__BIT(21)</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_SECBR" data-ref="_M/PCI_BRIDGE_CONTROL_SECBR">PCI_BRIDGE_CONTROL_SECBR</dfn>		__BIT(22)</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_SECFASTB2B" data-ref="_M/PCI_BRIDGE_CONTROL_SECFASTB2B">PCI_BRIDGE_CONTROL_SECFASTB2B</dfn>		__BIT(23)</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_PRI_DISC_TIMER" data-ref="_M/PCI_BRIDGE_CONTROL_PRI_DISC_TIMER">PCI_BRIDGE_CONTROL_PRI_DISC_TIMER</dfn>	__BIT(24)</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_SEC_DISC_TIMER" data-ref="_M/PCI_BRIDGE_CONTROL_SEC_DISC_TIMER">PCI_BRIDGE_CONTROL_SEC_DISC_TIMER</dfn>	__BIT(25)</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_DISC_TIMER_STAT" data-ref="_M/PCI_BRIDGE_CONTROL_DISC_TIMER_STAT">PCI_BRIDGE_CONTROL_DISC_TIMER_STAT</dfn>	__BIT(26)</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define   <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL_DISC_TIMER_SERR" data-ref="_M/PCI_BRIDGE_CONTROL_DISC_TIMER_SERR">PCI_BRIDGE_CONTROL_DISC_TIMER_SERR</dfn>	__BIT(27)</u></td></tr>
<tr><th id="1372">1372</th><td><i>/* Reserved					(1 &lt;&lt; 12) - (1 &lt;&lt; 15) */</i></td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td><i>/*</i></td></tr>
<tr><th id="1375">1375</th><td><i> * Vital Product Data resource tags.</i></td></tr>
<tr><th id="1376">1376</th><td><i> */</i></td></tr>
<tr><th id="1377">1377</th><td><b>struct</b> <dfn class="type def" id="pci_vpd_smallres" title='pci_vpd_smallres' data-ref="pci_vpd_smallres" data-ref-filename="pci_vpd_smallres">pci_vpd_smallres</dfn> {</td></tr>
<tr><th id="1378">1378</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="pci_vpd_smallres::vpdres_byte0" title='pci_vpd_smallres::vpdres_byte0' data-ref="pci_vpd_smallres::vpdres_byte0" data-ref-filename="pci_vpd_smallres..vpdres_byte0">vpdres_byte0</dfn>;		<i>/* length of data + tag */</i></td></tr>
<tr><th id="1379">1379</th><td>	<i>/* Actual data. */</i></td></tr>
<tr><th id="1380">1380</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td><b>struct</b> <dfn class="type def" id="pci_vpd_largeres" title='pci_vpd_largeres' data-ref="pci_vpd_largeres" data-ref-filename="pci_vpd_largeres">pci_vpd_largeres</dfn> {</td></tr>
<tr><th id="1383">1383</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="pci_vpd_largeres::vpdres_byte0" title='pci_vpd_largeres::vpdres_byte0' data-ref="pci_vpd_largeres::vpdres_byte0" data-ref-filename="pci_vpd_largeres..vpdres_byte0">vpdres_byte0</dfn>;</td></tr>
<tr><th id="1384">1384</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="pci_vpd_largeres::vpdres_len_lsb" title='pci_vpd_largeres::vpdres_len_lsb' data-ref="pci_vpd_largeres::vpdres_len_lsb" data-ref-filename="pci_vpd_largeres..vpdres_len_lsb">vpdres_len_lsb</dfn>;		<i>/* length of data only */</i></td></tr>
<tr><th id="1385">1385</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="pci_vpd_largeres::vpdres_len_msb" title='pci_vpd_largeres::vpdres_len_msb' data-ref="pci_vpd_largeres::vpdres_len_msb" data-ref-filename="pci_vpd_largeres..vpdres_len_msb">vpdres_len_msb</dfn>;</td></tr>
<tr><th id="1386">1386</th><td>	<i>/* Actual data. */</i></td></tr>
<tr><th id="1387">1387</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_ISLARGE" data-ref="_M/PCI_VPDRES_ISLARGE">PCI_VPDRES_ISLARGE</dfn>(x)			((x) &amp; 0x80)</u></td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_SMALL_LENGTH" data-ref="_M/PCI_VPDRES_SMALL_LENGTH">PCI_VPDRES_SMALL_LENGTH</dfn>(x)		((x) &amp; 0x7)</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_SMALL_NAME" data-ref="_M/PCI_VPDRES_SMALL_NAME">PCI_VPDRES_SMALL_NAME</dfn>(x)		(((x) &gt;&gt; 3) &amp; 0xf)</u></td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_LARGE_NAME" data-ref="_M/PCI_VPDRES_LARGE_NAME">PCI_VPDRES_LARGE_NAME</dfn>(x)		((x) &amp; 0x7f)</u></td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_TYPE_COMPATIBLE_DEVICE_ID" data-ref="_M/PCI_VPDRES_TYPE_COMPATIBLE_DEVICE_ID">PCI_VPDRES_TYPE_COMPATIBLE_DEVICE_ID</dfn>	0x3	/* small */</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_TYPE_VENDOR_DEFINED" data-ref="_M/PCI_VPDRES_TYPE_VENDOR_DEFINED">PCI_VPDRES_TYPE_VENDOR_DEFINED</dfn>		0xe	/* small */</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_TYPE_END_TAG" data-ref="_M/PCI_VPDRES_TYPE_END_TAG">PCI_VPDRES_TYPE_END_TAG</dfn>			0xf	/* small */</u></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_TYPE_IDENTIFIER_STRING" data-ref="_M/PCI_VPDRES_TYPE_IDENTIFIER_STRING">PCI_VPDRES_TYPE_IDENTIFIER_STRING</dfn>	0x02	/* large */</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define	<dfn class="macro" id="_M/PCI_VPDRES_TYPE_VPD" data-ref="_M/PCI_VPDRES_TYPE_VPD">PCI_VPDRES_TYPE_VPD</dfn>			0x10	/* large */</u></td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td><b>struct</b> <dfn class="type def" id="pci_vpd" title='pci_vpd' data-ref="pci_vpd" data-ref-filename="pci_vpd">pci_vpd</dfn> {</td></tr>
<tr><th id="1404">1404</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="pci_vpd::vpd_key0" title='pci_vpd::vpd_key0' data-ref="pci_vpd::vpd_key0" data-ref-filename="pci_vpd..vpd_key0">vpd_key0</dfn>;</td></tr>
<tr><th id="1405">1405</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="pci_vpd::vpd_key1" title='pci_vpd::vpd_key1' data-ref="pci_vpd::vpd_key1" data-ref-filename="pci_vpd..vpd_key1">vpd_key1</dfn>;</td></tr>
<tr><th id="1406">1406</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="pci_vpd::vpd_len" title='pci_vpd::vpd_len' data-ref="pci_vpd::vpd_len" data-ref-filename="pci_vpd..vpd_len">vpd_len</dfn>;		<i>/* length of data only */</i></td></tr>
<tr><th id="1407">1407</th><td>	<i>/* Actual data. */</i></td></tr>
<tr><th id="1408">1408</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td><i>/*</i></td></tr>
<tr><th id="1411">1411</th><td><i> * Recommended VPD fields:</i></td></tr>
<tr><th id="1412">1412</th><td><i> *</i></td></tr>
<tr><th id="1413">1413</th><td><i> *	PN		Part number of assembly</i></td></tr>
<tr><th id="1414">1414</th><td><i> *	FN		FRU part number</i></td></tr>
<tr><th id="1415">1415</th><td><i> *	EC		EC level of assembly</i></td></tr>
<tr><th id="1416">1416</th><td><i> *	MN		Manufacture ID</i></td></tr>
<tr><th id="1417">1417</th><td><i> *	SN		Serial Number</i></td></tr>
<tr><th id="1418">1418</th><td><i> *</i></td></tr>
<tr><th id="1419">1419</th><td><i> * Conditionally recommended VPD fields:</i></td></tr>
<tr><th id="1420">1420</th><td><i> *</i></td></tr>
<tr><th id="1421">1421</th><td><i> *	LI		Load ID</i></td></tr>
<tr><th id="1422">1422</th><td><i> *	RL		ROM Level</i></td></tr>
<tr><th id="1423">1423</th><td><i> *	RM		Alterable ROM Level</i></td></tr>
<tr><th id="1424">1424</th><td><i> *	NA		Network Address</i></td></tr>
<tr><th id="1425">1425</th><td><i> *	DD		Device Driver Level</i></td></tr>
<tr><th id="1426">1426</th><td><i> *	DG		Diagnostic Level</i></td></tr>
<tr><th id="1427">1427</th><td><i> *	LL		Loadable Microcode Level</i></td></tr>
<tr><th id="1428">1428</th><td><i> *	VI		Vendor ID/Device ID</i></td></tr>
<tr><th id="1429">1429</th><td><i> *	FU		Function Number</i></td></tr>
<tr><th id="1430">1430</th><td><i> *	SI		Subsystem Vendor ID/Subsystem ID</i></td></tr>
<tr><th id="1431">1431</th><td><i> *</i></td></tr>
<tr><th id="1432">1432</th><td><i> * Additional VPD fields:</i></td></tr>
<tr><th id="1433">1433</th><td><i> *</i></td></tr>
<tr><th id="1434">1434</th><td><i> *	Z0-ZZ		User/Product Specific</i></td></tr>
<tr><th id="1435">1435</th><td><i> */</i></td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><i>/*</i></td></tr>
<tr><th id="1438">1438</th><td><i> * PCI Expansion Rom</i></td></tr>
<tr><th id="1439">1439</th><td><i> */</i></td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td><b>struct</b> <dfn class="type def" id="pci_rom_header" title='pci_rom_header' data-ref="pci_rom_header" data-ref-filename="pci_rom_header">pci_rom_header</dfn> {</td></tr>
<tr><th id="1442">1442</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="pci_rom_header::romh_magic" title='pci_rom_header::romh_magic' data-ref="pci_rom_header::romh_magic" data-ref-filename="pci_rom_header..romh_magic">romh_magic</dfn>;	<i>/* 0xAA55 little endian */</i></td></tr>
<tr><th id="1443">1443</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="pci_rom_header::romh_reserved" title='pci_rom_header::romh_reserved' data-ref="pci_rom_header::romh_reserved" data-ref-filename="pci_rom_header..romh_reserved">romh_reserved</dfn>[<var>22</var>];</td></tr>
<tr><th id="1444">1444</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="pci_rom_header::romh_data_ptr" title='pci_rom_header::romh_data_ptr' data-ref="pci_rom_header::romh_data_ptr" data-ref-filename="pci_rom_header..romh_data_ptr">romh_data_ptr</dfn>;	<i>/* pointer to pci_rom struct */</i></td></tr>
<tr><th id="1445">1445</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td><u>#define	<dfn class="macro" id="_M/PCI_ROM_HEADER_MAGIC" data-ref="_M/PCI_ROM_HEADER_MAGIC">PCI_ROM_HEADER_MAGIC</dfn>	0xAA55		/* little endian */</u></td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td><b>struct</b> <dfn class="type def" id="pci_rom" title='pci_rom' data-ref="pci_rom" data-ref-filename="pci_rom">pci_rom</dfn> {</td></tr>
<tr><th id="1450">1450</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="pci_rom::rom_signature" title='pci_rom::rom_signature' data-ref="pci_rom::rom_signature" data-ref-filename="pci_rom..rom_signature">rom_signature</dfn>;</td></tr>
<tr><th id="1451">1451</th><td>	<a class="typedef" href="#pci_vendor_id_t" title='pci_vendor_id_t' data-type='u_int16_t' data-ref="pci_vendor_id_t" data-ref-filename="pci_vendor_id_t">pci_vendor_id_t</a>		<dfn class="decl field" id="pci_rom::rom_vendor" title='pci_rom::rom_vendor' data-ref="pci_rom::rom_vendor" data-ref-filename="pci_rom..rom_vendor">rom_vendor</dfn>;</td></tr>
<tr><th id="1452">1452</th><td>	<a class="typedef" href="#pci_product_id_t" title='pci_product_id_t' data-type='u_int16_t' data-ref="pci_product_id_t" data-ref-filename="pci_product_id_t">pci_product_id_t</a>	<dfn class="decl field" id="pci_rom::rom_product" title='pci_rom::rom_product' data-ref="pci_rom::rom_product" data-ref-filename="pci_rom..rom_product">rom_product</dfn>;</td></tr>
<tr><th id="1453">1453</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="pci_rom::rom_vpd_ptr" title='pci_rom::rom_vpd_ptr' data-ref="pci_rom::rom_vpd_ptr" data-ref-filename="pci_rom..rom_vpd_ptr">rom_vpd_ptr</dfn>;	<i>/* reserved in PCI 2.2 */</i></td></tr>
<tr><th id="1454">1454</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="pci_rom::rom_data_len" title='pci_rom::rom_data_len' data-ref="pci_rom::rom_data_len" data-ref-filename="pci_rom..rom_data_len">rom_data_len</dfn>;</td></tr>
<tr><th id="1455">1455</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="pci_rom::rom_data_rev" title='pci_rom::rom_data_rev' data-ref="pci_rom::rom_data_rev" data-ref-filename="pci_rom..rom_data_rev">rom_data_rev</dfn>;</td></tr>
<tr><th id="1456">1456</th><td>	<a class="typedef" href="#pci_interface_t" title='pci_interface_t' data-type='u_int8_t' data-ref="pci_interface_t" data-ref-filename="pci_interface_t">pci_interface_t</a>		<dfn class="decl field" id="pci_rom::rom_interface" title='pci_rom::rom_interface' data-ref="pci_rom::rom_interface" data-ref-filename="pci_rom..rom_interface">rom_interface</dfn>;	<i>/* the class reg is 24-bits */</i></td></tr>
<tr><th id="1457">1457</th><td>	<a class="typedef" href="#pci_subclass_t" title='pci_subclass_t' data-type='u_int8_t' data-ref="pci_subclass_t" data-ref-filename="pci_subclass_t">pci_subclass_t</a>		<dfn class="decl field" id="pci_rom::rom_subclass" title='pci_rom::rom_subclass' data-ref="pci_rom::rom_subclass" data-ref-filename="pci_rom..rom_subclass">rom_subclass</dfn>;	<i>/* in little endian */</i></td></tr>
<tr><th id="1458">1458</th><td>	<a class="typedef" href="#pci_class_t" title='pci_class_t' data-type='u_int8_t' data-ref="pci_class_t" data-ref-filename="pci_class_t">pci_class_t</a>		<dfn class="decl field" id="pci_rom::rom_class" title='pci_rom::rom_class' data-ref="pci_rom::rom_class" data-ref-filename="pci_rom..rom_class">rom_class</dfn>;</td></tr>
<tr><th id="1459">1459</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="pci_rom::rom_len" title='pci_rom::rom_len' data-ref="pci_rom::rom_len" data-ref-filename="pci_rom..rom_len">rom_len</dfn>;	<i>/* code length / 512 byte */</i></td></tr>
<tr><th id="1460">1460</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="pci_rom::rom_rev" title='pci_rom::rom_rev' data-ref="pci_rom::rom_rev" data-ref-filename="pci_rom..rom_rev">rom_rev</dfn>;	<i>/* code revision level */</i></td></tr>
<tr><th id="1461">1461</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="pci_rom::rom_code_type" title='pci_rom::rom_code_type' data-ref="pci_rom::rom_code_type" data-ref-filename="pci_rom..rom_code_type">rom_code_type</dfn>;	<i>/* type of code */</i></td></tr>
<tr><th id="1462">1462</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="pci_rom::rom_indicator" title='pci_rom::rom_indicator' data-ref="pci_rom::rom_indicator" data-ref-filename="pci_rom..rom_indicator">rom_indicator</dfn>;</td></tr>
<tr><th id="1463">1463</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="pci_rom::rom_reserved" title='pci_rom::rom_reserved' data-ref="pci_rom::rom_reserved" data-ref-filename="pci_rom..rom_reserved">rom_reserved</dfn>;</td></tr>
<tr><th id="1464">1464</th><td>	<i>/* Actual data. */</i></td></tr>
<tr><th id="1465">1465</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td><u>#define	<dfn class="macro" id="_M/PCI_ROM_SIGNATURE" data-ref="_M/PCI_ROM_SIGNATURE">PCI_ROM_SIGNATURE</dfn>	0x52494350	/* "PCIR", endian reversed */</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define	<dfn class="macro" id="_M/PCI_ROM_CODE_TYPE_X86" data-ref="_M/PCI_ROM_CODE_TYPE_X86">PCI_ROM_CODE_TYPE_X86</dfn>	0		/* Intel x86 BIOS */</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define	<dfn class="macro" id="_M/PCI_ROM_CODE_TYPE_OFW" data-ref="_M/PCI_ROM_CODE_TYPE_OFW">PCI_ROM_CODE_TYPE_OFW</dfn>	1		/* Open Firmware */</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define	<dfn class="macro" id="_M/PCI_ROM_CODE_TYPE_HPPA" data-ref="_M/PCI_ROM_CODE_TYPE_HPPA">PCI_ROM_CODE_TYPE_HPPA</dfn>	2		/* HP PA/RISC */</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define	<dfn class="macro" id="_M/PCI_ROM_CODE_TYPE_EFI" data-ref="_M/PCI_ROM_CODE_TYPE_EFI">PCI_ROM_CODE_TYPE_EFI</dfn>	3		/* EFI Image */</u></td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td><u>#define	<dfn class="macro" id="_M/PCI_ROM_INDICATOR_LAST" data-ref="_M/PCI_ROM_INDICATOR_LAST">PCI_ROM_INDICATOR_LAST</dfn>	0x80</u></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><i>/*</i></td></tr>
<tr><th id="1476">1476</th><td><i> * Threshold below which 32bit PCI DMA needs bouncing.</i></td></tr>
<tr><th id="1477">1477</th><td><i> */</i></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/PCI32_DMA_BOUNCE_THRESHOLD" data-ref="_M/PCI32_DMA_BOUNCE_THRESHOLD">PCI32_DMA_BOUNCE_THRESHOLD</dfn>	0x100000000ULL</u></td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td><i>/*</i></td></tr>
<tr><th id="1481">1481</th><td><i> * PCI-X 2.0/ PCI-express Extended Capability List</i></td></tr>
<tr><th id="1482">1482</th><td><i> */</i></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAPLIST_BASE" data-ref="_M/PCI_EXTCAPLIST_BASE">PCI_EXTCAPLIST_BASE</dfn>	0x100</u></td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAPLIST_CAP" data-ref="_M/PCI_EXTCAPLIST_CAP">PCI_EXTCAPLIST_CAP</dfn>(ecr)		((ecr) &amp; 0xffff)</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAPLIST_VERSION" data-ref="_M/PCI_EXTCAPLIST_VERSION">PCI_EXTCAPLIST_VERSION</dfn>(ecr)	(((ecr) &gt;&gt; 16) &amp; 0xf)</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAPLIST_NEXT" data-ref="_M/PCI_EXTCAPLIST_NEXT">PCI_EXTCAPLIST_NEXT</dfn>(ecr)	(((ecr) &gt;&gt; 20) &amp; 0xfff)</u></td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><i>/* Extended Capability Identification Numbers */</i></td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_AER" data-ref="_M/PCI_EXTCAP_AER">PCI_EXTCAP_AER</dfn>		0x0001	/* Advanced Error Reporting */</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_VC" data-ref="_M/PCI_EXTCAP_VC">PCI_EXTCAP_VC</dfn>		0x0002	/* Virtual Channel if MFVC Ext Cap not set */</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_SERNUM" data-ref="_M/PCI_EXTCAP_SERNUM">PCI_EXTCAP_SERNUM</dfn>	0x0003	/* Device Serial Number */</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_PWRBDGT" data-ref="_M/PCI_EXTCAP_PWRBDGT">PCI_EXTCAP_PWRBDGT</dfn>	0x0004	/* Power Budgeting */</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_RCLINK_DCL" data-ref="_M/PCI_EXTCAP_RCLINK_DCL">PCI_EXTCAP_RCLINK_DCL</dfn>	0x0005	/* Root Complex Link Declaration */</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_RCLINK_CTL" data-ref="_M/PCI_EXTCAP_RCLINK_CTL">PCI_EXTCAP_RCLINK_CTL</dfn>	0x0006	/* Root Complex Internal Link Control */</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_RCEC_ASSOC" data-ref="_M/PCI_EXTCAP_RCEC_ASSOC">PCI_EXTCAP_RCEC_ASSOC</dfn>	0x0007	/* Root Complex Event Collector Association */</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_MFVC" data-ref="_M/PCI_EXTCAP_MFVC">PCI_EXTCAP_MFVC</dfn>		0x0008	/* Multi-Function Virtual Channel */</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_VC2" data-ref="_M/PCI_EXTCAP_VC2">PCI_EXTCAP_VC2</dfn>		0x0009	/* Virtual Channel if MFVC Ext Cap set */</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_RCRB" data-ref="_M/PCI_EXTCAP_RCRB">PCI_EXTCAP_RCRB</dfn>		0x000a	/* RCRB Header */</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_VENDOR" data-ref="_M/PCI_EXTCAP_VENDOR">PCI_EXTCAP_VENDOR</dfn>	0x000b	/* Vendor Unique */</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_CAC" data-ref="_M/PCI_EXTCAP_CAC">PCI_EXTCAP_CAC</dfn>		0x000c	/* Configuration Access Correction -- obsolete */</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_ACS" data-ref="_M/PCI_EXTCAP_ACS">PCI_EXTCAP_ACS</dfn>		0x000d	/* Access Control Services */</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_ARI" data-ref="_M/PCI_EXTCAP_ARI">PCI_EXTCAP_ARI</dfn>		0x000e	/* Alternative Routing-ID Interpretation */</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_ATS" data-ref="_M/PCI_EXTCAP_ATS">PCI_EXTCAP_ATS</dfn>		0x000f	/* Address Translation Services */</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_SRIOV" data-ref="_M/PCI_EXTCAP_SRIOV">PCI_EXTCAP_SRIOV</dfn>	0x0010	/* Single Root IO Virtualization */</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_MRIOV" data-ref="_M/PCI_EXTCAP_MRIOV">PCI_EXTCAP_MRIOV</dfn>	0x0011	/* Multiple Root IO Virtualization */</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_MCAST" data-ref="_M/PCI_EXTCAP_MCAST">PCI_EXTCAP_MCAST</dfn>	0x0012	/* Multicast */</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_PAGE_REQ" data-ref="_M/PCI_EXTCAP_PAGE_REQ">PCI_EXTCAP_PAGE_REQ</dfn>	0x0013	/* Page Request */</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_AMD" data-ref="_M/PCI_EXTCAP_AMD">PCI_EXTCAP_AMD</dfn>		0x0014	/* Reserved for AMD */</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_RESIZBAR" data-ref="_M/PCI_EXTCAP_RESIZBAR">PCI_EXTCAP_RESIZBAR</dfn>	0x0015	/* Resizable BAR */</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_DPA" data-ref="_M/PCI_EXTCAP_DPA">PCI_EXTCAP_DPA</dfn>		0x0016	/* Dynamic Power Allocation */</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_TPH_REQ" data-ref="_M/PCI_EXTCAP_TPH_REQ">PCI_EXTCAP_TPH_REQ</dfn>	0x0017	/* TPH Requester */</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_LTR" data-ref="_M/PCI_EXTCAP_LTR">PCI_EXTCAP_LTR</dfn>		0x0018	/* Latency Tolerance Reporting */</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_SEC_PCIE" data-ref="_M/PCI_EXTCAP_SEC_PCIE">PCI_EXTCAP_SEC_PCIE</dfn>	0x0019	/* Secondary PCI Express */</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_PMUX" data-ref="_M/PCI_EXTCAP_PMUX">PCI_EXTCAP_PMUX</dfn>		0x001a	/* Protocol Multiplexing */</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_PASID" data-ref="_M/PCI_EXTCAP_PASID">PCI_EXTCAP_PASID</dfn>	0x001b	/* Process Address Space ID */</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_LNR" data-ref="_M/PCI_EXTCAP_LNR">PCI_EXTCAP_LNR</dfn>		0x001c	/* LN Requester */</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_DPC" data-ref="_M/PCI_EXTCAP_DPC">PCI_EXTCAP_DPC</dfn>		0x001d	/* Downstream Port Containment */</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_L1PM" data-ref="_M/PCI_EXTCAP_L1PM">PCI_EXTCAP_L1PM</dfn>		0x001e	/* L1 PM Substates */</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_PTM" data-ref="_M/PCI_EXTCAP_PTM">PCI_EXTCAP_PTM</dfn>		0x001f	/* Precision Time Management */</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_MPCIE" data-ref="_M/PCI_EXTCAP_MPCIE">PCI_EXTCAP_MPCIE</dfn>	0x0020	/* M-PCIe */</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_FRSQ" data-ref="_M/PCI_EXTCAP_FRSQ">PCI_EXTCAP_FRSQ</dfn>		0x0021	/* Function Reading Status Queueing */</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_RTR" data-ref="_M/PCI_EXTCAP_RTR">PCI_EXTCAP_RTR</dfn>		0x0022	/* Readiness Time Reporting */</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_DESIGVNDSP" data-ref="_M/PCI_EXTCAP_DESIGVNDSP">PCI_EXTCAP_DESIGVNDSP</dfn>	0x0023	/* Designated Vendor-Specific */</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_VF_RESIZBAR" data-ref="_M/PCI_EXTCAP_VF_RESIZBAR">PCI_EXTCAP_VF_RESIZBAR</dfn>	0x0024	/* VF Resizable BAR */</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_HIERARCHYID" data-ref="_M/PCI_EXTCAP_HIERARCHYID">PCI_EXTCAP_HIERARCHYID</dfn>	0x0028	/* Hierarchy ID */</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define	<dfn class="macro" id="_M/PCI_EXTCAP_NPEM" data-ref="_M/PCI_EXTCAP_NPEM">PCI_EXTCAP_NPEM</dfn>		0x0029	/* Native PCIe Enclosure Management */</u></td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td><i>/*</i></td></tr>
<tr><th id="1532">1532</th><td><i> * Extended capability ID: 0x0001</i></td></tr>
<tr><th id="1533">1533</th><td><i> * Advanced Error Reporting</i></td></tr>
<tr><th id="1534">1534</th><td><i> */</i></td></tr>
<tr><th id="1535">1535</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_UC_STATUS" data-ref="_M/PCI_AER_UC_STATUS">PCI_AER_UC_STATUS</dfn>	0x04	/* Uncorrectable Error Status Reg. */</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_UNDEFINED" data-ref="_M/PCI_AER_UC_UNDEFINED">PCI_AER_UC_UNDEFINED</dfn>			__BIT(0)</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_DL_PROTOCOL_ERROR" data-ref="_M/PCI_AER_UC_DL_PROTOCOL_ERROR">PCI_AER_UC_DL_PROTOCOL_ERROR</dfn>		__BIT(4)</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_SURPRISE_DOWN_ERROR" data-ref="_M/PCI_AER_UC_SURPRISE_DOWN_ERROR">PCI_AER_UC_SURPRISE_DOWN_ERROR</dfn>	__BIT(5)</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_POISONED_TLP" data-ref="_M/PCI_AER_UC_POISONED_TLP">PCI_AER_UC_POISONED_TLP</dfn>		__BIT(12)</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_FC_PROTOCOL_ERROR" data-ref="_M/PCI_AER_UC_FC_PROTOCOL_ERROR">PCI_AER_UC_FC_PROTOCOL_ERROR</dfn>		__BIT(13)</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_COMPLETION_TIMEOUT" data-ref="_M/PCI_AER_UC_COMPLETION_TIMEOUT">PCI_AER_UC_COMPLETION_TIMEOUT</dfn>		__BIT(14)</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_COMPLETER_ABORT" data-ref="_M/PCI_AER_UC_COMPLETER_ABORT">PCI_AER_UC_COMPLETER_ABORT</dfn>		__BIT(15)</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_UNEXPECTED_COMPLETION" data-ref="_M/PCI_AER_UC_UNEXPECTED_COMPLETION">PCI_AER_UC_UNEXPECTED_COMPLETION</dfn>	__BIT(16)</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_RECEIVER_OVERFLOW" data-ref="_M/PCI_AER_UC_RECEIVER_OVERFLOW">PCI_AER_UC_RECEIVER_OVERFLOW</dfn>		__BIT(17)</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_MALFORMED_TLP" data-ref="_M/PCI_AER_UC_MALFORMED_TLP">PCI_AER_UC_MALFORMED_TLP</dfn>		__BIT(18)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_ECRC_ERROR" data-ref="_M/PCI_AER_UC_ECRC_ERROR">PCI_AER_UC_ECRC_ERROR</dfn>			__BIT(19)</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_UNSUPPORTED_REQUEST_ERROR" data-ref="_M/PCI_AER_UC_UNSUPPORTED_REQUEST_ERROR">PCI_AER_UC_UNSUPPORTED_REQUEST_ERROR</dfn>	__BIT(20)</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_ACS_VIOLATION" data-ref="_M/PCI_AER_UC_ACS_VIOLATION">PCI_AER_UC_ACS_VIOLATION</dfn>		__BIT(21)</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_INTERNAL_ERROR" data-ref="_M/PCI_AER_UC_INTERNAL_ERROR">PCI_AER_UC_INTERNAL_ERROR</dfn>		__BIT(22)</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_MC_BLOCKED_TLP" data-ref="_M/PCI_AER_UC_MC_BLOCKED_TLP">PCI_AER_UC_MC_BLOCKED_TLP</dfn>		__BIT(23)</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_ATOMIC_OP_EGRESS_BLOCKED" data-ref="_M/PCI_AER_UC_ATOMIC_OP_EGRESS_BLOCKED">PCI_AER_UC_ATOMIC_OP_EGRESS_BLOCKED</dfn>	__BIT(24)</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_TLP_PREFIX_BLOCKED_ERROR" data-ref="_M/PCI_AER_UC_TLP_PREFIX_BLOCKED_ERROR">PCI_AER_UC_TLP_PREFIX_BLOCKED_ERROR</dfn>	__BIT(25)</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_UC_POISONTLP_EGRESS_BLOCKED" data-ref="_M/PCI_AER_UC_POISONTLP_EGRESS_BLOCKED">PCI_AER_UC_POISONTLP_EGRESS_BLOCKED</dfn>	__BIT(26)</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_UC_MASK" data-ref="_M/PCI_AER_UC_MASK">PCI_AER_UC_MASK</dfn>		0x08	/* Uncorrectable Error Mask Register */</u></td></tr>
<tr><th id="1555">1555</th><td>	  <i>/* Shares bits with UC_STATUS */</i></td></tr>
<tr><th id="1556">1556</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_UC_SEVERITY" data-ref="_M/PCI_AER_UC_SEVERITY">PCI_AER_UC_SEVERITY</dfn>	0x0c	/* Uncorrectable Error Severity Reg. */</u></td></tr>
<tr><th id="1557">1557</th><td>	  <i>/* Shares bits with UC_STATUS */</i></td></tr>
<tr><th id="1558">1558</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_COR_STATUS" data-ref="_M/PCI_AER_COR_STATUS">PCI_AER_COR_STATUS</dfn>	0x10	/* Correctable Error Status Register */</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_RECEIVER_ERROR" data-ref="_M/PCI_AER_COR_RECEIVER_ERROR">PCI_AER_COR_RECEIVER_ERROR</dfn>		__BIT(0)</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_BAD_TLP" data-ref="_M/PCI_AER_COR_BAD_TLP">PCI_AER_COR_BAD_TLP</dfn>			__BIT(6)</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_BAD_DLLP" data-ref="_M/PCI_AER_COR_BAD_DLLP">PCI_AER_COR_BAD_DLLP</dfn>			__BIT(7)</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_REPLAY_NUM_ROLLOVER" data-ref="_M/PCI_AER_COR_REPLAY_NUM_ROLLOVER">PCI_AER_COR_REPLAY_NUM_ROLLOVER</dfn>	__BIT(8)</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_REPLAY_TIMER_TIMEOUT" data-ref="_M/PCI_AER_COR_REPLAY_TIMER_TIMEOUT">PCI_AER_COR_REPLAY_TIMER_TIMEOUT</dfn>	__BIT(12)</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_ADVISORY_NF_ERROR" data-ref="_M/PCI_AER_COR_ADVISORY_NF_ERROR">PCI_AER_COR_ADVISORY_NF_ERROR</dfn>		__BIT(13)</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_INTERNAL_ERROR" data-ref="_M/PCI_AER_COR_INTERNAL_ERROR">PCI_AER_COR_INTERNAL_ERROR</dfn>		__BIT(14)</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COR_HEADER_LOG_OVERFLOW" data-ref="_M/PCI_AER_COR_HEADER_LOG_OVERFLOW">PCI_AER_COR_HEADER_LOG_OVERFLOW</dfn>	__BIT(15)</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_COR_MASK" data-ref="_M/PCI_AER_COR_MASK">PCI_AER_COR_MASK</dfn>	0x14	/* Correctable Error Mask Register */</u></td></tr>
<tr><th id="1568">1568</th><td>	  <i>/* Shares bits with COR_STATUS */</i></td></tr>
<tr><th id="1569">1569</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_CAP_CONTROL" data-ref="_M/PCI_AER_CAP_CONTROL">PCI_AER_CAP_CONTROL</dfn>	0x18	/* AE Capabilities and Control Reg. */</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_FIRST_ERROR_PTR" data-ref="_M/PCI_AER_FIRST_ERROR_PTR">PCI_AER_FIRST_ERROR_PTR</dfn>		__BITS(4, 0)</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_FIRST_ERROR_PTR_S" data-ref="_M/PCI_AER_FIRST_ERROR_PTR_S">PCI_AER_FIRST_ERROR_PTR_S</dfn>		0</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_FIRST_ERROR_PTR_M" data-ref="_M/PCI_AER_FIRST_ERROR_PTR_M">PCI_AER_FIRST_ERROR_PTR_M</dfn>		0x1f</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ECRC_GEN_CAPABLE" data-ref="_M/PCI_AER_ECRC_GEN_CAPABLE">PCI_AER_ECRC_GEN_CAPABLE</dfn>		__BIT(5)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ECRC_GEN_ENABLE" data-ref="_M/PCI_AER_ECRC_GEN_ENABLE">PCI_AER_ECRC_GEN_ENABLE</dfn>		__BIT(6)</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ECRC_CHECK_CAPABLE" data-ref="_M/PCI_AER_ECRC_CHECK_CAPABLE">PCI_AER_ECRC_CHECK_CAPABLE</dfn>		__BIT(7)</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ECRC_CHECK_ENABLE" data-ref="_M/PCI_AER_ECRC_CHECK_ENABLE">PCI_AER_ECRC_CHECK_ENABLE</dfn>		__BIT(8)</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_MULT_HDR_CAPABLE" data-ref="_M/PCI_AER_MULT_HDR_CAPABLE">PCI_AER_MULT_HDR_CAPABLE</dfn>		__BIT(9)</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_MULT_HDR_ENABLE" data-ref="_M/PCI_AER_MULT_HDR_ENABLE">PCI_AER_MULT_HDR_ENABLE</dfn>		__BIT(10)</u></td></tr>
<tr><th id="1579">1579</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_TLP_PREFIX_LOG_PRESENT" data-ref="_M/PCI_AER_TLP_PREFIX_LOG_PRESENT">PCI_AER_TLP_PREFIX_LOG_PRESENT</dfn>	__BIT(11)</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_COMPTOUTPRFXHDRLOG_CAP" data-ref="_M/PCI_AER_COMPTOUTPRFXHDRLOG_CAP">PCI_AER_COMPTOUTPRFXHDRLOG_CAP</dfn>	__BIT(12)</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_HEADER_LOG" data-ref="_M/PCI_AER_HEADER_LOG">PCI_AER_HEADER_LOG</dfn>	0x1c	/* Header Log Register */</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_ROOTERR_CMD" data-ref="_M/PCI_AER_ROOTERR_CMD">PCI_AER_ROOTERR_CMD</dfn>	0x2c	/* Root Error Command Register */</u></td></tr>
<tr><th id="1583">1583</th><td>					<i>/* Only for root complex ports */</i></td></tr>
<tr><th id="1584">1584</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_COR_ENABLE" data-ref="_M/PCI_AER_ROOTERR_COR_ENABLE">PCI_AER_ROOTERR_COR_ENABLE</dfn>		__BIT(0)</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_NF_ENABLE" data-ref="_M/PCI_AER_ROOTERR_NF_ENABLE">PCI_AER_ROOTERR_NF_ENABLE</dfn>		__BIT(1)</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_F_ENABLE" data-ref="_M/PCI_AER_ROOTERR_F_ENABLE">PCI_AER_ROOTERR_F_ENABLE</dfn>		__BIT(2)</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_ROOTERR_STATUS" data-ref="_M/PCI_AER_ROOTERR_STATUS">PCI_AER_ROOTERR_STATUS</dfn>	0x30	/* Root Error Status Register */</u></td></tr>
<tr><th id="1588">1588</th><td>					<i>/* Only for root complex ports */</i></td></tr>
<tr><th id="1589">1589</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_COR_ERR" data-ref="_M/PCI_AER_ROOTERR_COR_ERR">PCI_AER_ROOTERR_COR_ERR</dfn>		__BIT(0)</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_MULTI_COR_ERR" data-ref="_M/PCI_AER_ROOTERR_MULTI_COR_ERR">PCI_AER_ROOTERR_MULTI_COR_ERR</dfn>		__BIT(1)</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_UC_ERR" data-ref="_M/PCI_AER_ROOTERR_UC_ERR">PCI_AER_ROOTERR_UC_ERR</dfn>		__BIT(2)</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_MULTI_UC_ERR" data-ref="_M/PCI_AER_ROOTERR_MULTI_UC_ERR">PCI_AER_ROOTERR_MULTI_UC_ERR</dfn>		__BIT(3)</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_FIRST_UC_FATAL" data-ref="_M/PCI_AER_ROOTERR_FIRST_UC_FATAL">PCI_AER_ROOTERR_FIRST_UC_FATAL</dfn>	__BIT(4)</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_NF_ERR" data-ref="_M/PCI_AER_ROOTERR_NF_ERR">PCI_AER_ROOTERR_NF_ERR</dfn>		__BIT(5)</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_F_ERR" data-ref="_M/PCI_AER_ROOTERR_F_ERR">PCI_AER_ROOTERR_F_ERR</dfn>			__BIT(6)</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_INT_MESSAGE" data-ref="_M/PCI_AER_ROOTERR_INT_MESSAGE">PCI_AER_ROOTERR_INT_MESSAGE</dfn>		__BITS(31, 27)</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_INT_MESSAGE_S" data-ref="_M/PCI_AER_ROOTERR_INT_MESSAGE_S">PCI_AER_ROOTERR_INT_MESSAGE_S</dfn>		27</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ROOTERR_INT_MESSAGE_M" data-ref="_M/PCI_AER_ROOTERR_INT_MESSAGE_M">PCI_AER_ROOTERR_INT_MESSAGE_M</dfn>		0x1f</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_ERRSRC_ID" data-ref="_M/PCI_AER_ERRSRC_ID">PCI_AER_ERRSRC_ID</dfn>	0x34	/* Error Source Identification Reg. */</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ERRSRC_ID_ERR_COR" data-ref="_M/PCI_AER_ERRSRC_ID_ERR_COR">PCI_AER_ERRSRC_ID_ERR_COR</dfn>		__BITS(15, 0)</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ERRSRC_ID_ERR_COR_S" data-ref="_M/PCI_AER_ERRSRC_ID_ERR_COR_S">PCI_AER_ERRSRC_ID_ERR_COR_S</dfn>		0</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ERRSRC_ID_ERR_COR_M" data-ref="_M/PCI_AER_ERRSRC_ID_ERR_COR_M">PCI_AER_ERRSRC_ID_ERR_COR_M</dfn>		0xffff</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ERRSRC_ID_ERR_UC" data-ref="_M/PCI_AER_ERRSRC_ID_ERR_UC">PCI_AER_ERRSRC_ID_ERR_UC</dfn>		__BITS(31, 16)</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ERRSRC_ID_ERR_UC_S" data-ref="_M/PCI_AER_ERRSRC_ID_ERR_UC_S">PCI_AER_ERRSRC_ID_ERR_UC_S</dfn>		16</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define	  <dfn class="macro" id="_M/PCI_AER_ERRSRC_ID_ERR_UC_M" data-ref="_M/PCI_AER_ERRSRC_ID_ERR_UC_M">PCI_AER_ERRSRC_ID_ERR_UC_M</dfn>		0xffff</u></td></tr>
<tr><th id="1606">1606</th><td>					<i>/* Only for root complex ports */</i></td></tr>
<tr><th id="1607">1607</th><td><u>#define	<dfn class="macro" id="_M/PCI_AER_TLP_PREFIX_LOG" data-ref="_M/PCI_AER_TLP_PREFIX_LOG">PCI_AER_TLP_PREFIX_LOG</dfn>	0x38	/*TLP Prefix Log Register */</u></td></tr>
<tr><th id="1608">1608</th><td>					<i>/* Only for TLP prefix functions */</i></td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td><i>/*</i></td></tr>
<tr><th id="1611">1611</th><td><i> * Extended capability ID: 0x0002, 0x0009</i></td></tr>
<tr><th id="1612">1612</th><td><i> * Virtual Channel</i></td></tr>
<tr><th id="1613">1613</th><td><i> */</i></td></tr>
<tr><th id="1614">1614</th><td><u>#define	<dfn class="macro" id="_M/PCI_VC_CAP1" data-ref="_M/PCI_VC_CAP1">PCI_VC_CAP1</dfn>		0x04	/* Port VC Capability Register 1 */</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_EXT_COUNT" data-ref="_M/PCI_VC_CAP1_EXT_COUNT">PCI_VC_CAP1_EXT_COUNT</dfn>			__BITS(2, 0)</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_EXT_COUNT_S" data-ref="_M/PCI_VC_CAP1_EXT_COUNT_S">PCI_VC_CAP1_EXT_COUNT_S</dfn>		0</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_EXT_COUNT_M" data-ref="_M/PCI_VC_CAP1_EXT_COUNT_M">PCI_VC_CAP1_EXT_COUNT_M</dfn>		0x7</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_LOWPRI_EXT_COUNT" data-ref="_M/PCI_VC_CAP1_LOWPRI_EXT_COUNT">PCI_VC_CAP1_LOWPRI_EXT_COUNT</dfn>		__BITS(6, 4)</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_LOWPRI_EXT_COUNT_S" data-ref="_M/PCI_VC_CAP1_LOWPRI_EXT_COUNT_S">PCI_VC_CAP1_LOWPRI_EXT_COUNT_S</dfn>	4</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_LOWPRI_EXT_COUNT_M" data-ref="_M/PCI_VC_CAP1_LOWPRI_EXT_COUNT_M">PCI_VC_CAP1_LOWPRI_EXT_COUNT_M</dfn>	0x7</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_REFCLK" data-ref="_M/PCI_VC_CAP1_REFCLK">PCI_VC_CAP1_REFCLK</dfn>			__BITS(9, 8)</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_REFCLK_S" data-ref="_M/PCI_VC_CAP1_REFCLK_S">PCI_VC_CAP1_REFCLK_S</dfn>			8</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_REFCLK_M" data-ref="_M/PCI_VC_CAP1_REFCLK_M">PCI_VC_CAP1_REFCLK_M</dfn>			0x3</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_REFCLK_100NS" data-ref="_M/PCI_VC_CAP1_REFCLK_100NS">PCI_VC_CAP1_REFCLK_100NS</dfn>		0x0</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_PORT_ARB_TABLE_SIZE" data-ref="_M/PCI_VC_CAP1_PORT_ARB_TABLE_SIZE">PCI_VC_CAP1_PORT_ARB_TABLE_SIZE</dfn>	__BITS(11, 10)</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_PORT_ARB_TABLE_SIZE_S" data-ref="_M/PCI_VC_CAP1_PORT_ARB_TABLE_SIZE_S">PCI_VC_CAP1_PORT_ARB_TABLE_SIZE_S</dfn>	10</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP1_PORT_ARB_TABLE_SIZE_M" data-ref="_M/PCI_VC_CAP1_PORT_ARB_TABLE_SIZE_M">PCI_VC_CAP1_PORT_ARB_TABLE_SIZE_M</dfn>	0x3</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define	<dfn class="macro" id="_M/PCI_VC_CAP2" data-ref="_M/PCI_VC_CAP2">PCI_VC_CAP2</dfn>		0x08	/* Port VC Capability Register 2 */</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_CAP_HW_FIXED_SCHEME" data-ref="_M/PCI_VC_CAP2_ARB_CAP_HW_FIXED_SCHEME">PCI_VC_CAP2_ARB_CAP_HW_FIXED_SCHEME</dfn>	__BIT(0)</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_CAP_WRR_32" data-ref="_M/PCI_VC_CAP2_ARB_CAP_WRR_32">PCI_VC_CAP2_ARB_CAP_WRR_32</dfn>		__BIT(1)</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_CAP_WRR_64" data-ref="_M/PCI_VC_CAP2_ARB_CAP_WRR_64">PCI_VC_CAP2_ARB_CAP_WRR_64</dfn>		__BIT(2)</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_CAP_WRR_128" data-ref="_M/PCI_VC_CAP2_ARB_CAP_WRR_128">PCI_VC_CAP2_ARB_CAP_WRR_128</dfn>		__BIT(3)</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_TABLE_OFFSET" data-ref="_M/PCI_VC_CAP2_ARB_TABLE_OFFSET">PCI_VC_CAP2_ARB_TABLE_OFFSET</dfn>		__BITS(31, 24)</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_TABLE_OFFSET_S" data-ref="_M/PCI_VC_CAP2_ARB_TABLE_OFFSET_S">PCI_VC_CAP2_ARB_TABLE_OFFSET_S</dfn>	24</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_TABLE_OFFSET_M" data-ref="_M/PCI_VC_CAP2_ARB_TABLE_OFFSET_M">PCI_VC_CAP2_ARB_TABLE_OFFSET_M</dfn>	0xff</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define	<dfn class="macro" id="_M/PCI_VC_CONTROL" data-ref="_M/PCI_VC_CONTROL">PCI_VC_CONTROL</dfn>		0x0c	/* Port VC Control Register (16bit) */</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CONTROL_LOAD_VC_ARB_TABLE" data-ref="_M/PCI_VC_CONTROL_LOAD_VC_ARB_TABLE">PCI_VC_CONTROL_LOAD_VC_ARB_TABLE</dfn>	__BIT(0)</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CONTROL_VC_ARB_SELECT" data-ref="_M/PCI_VC_CONTROL_VC_ARB_SELECT">PCI_VC_CONTROL_VC_ARB_SELECT</dfn>		__BITS(3, 1)</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CONTROL_VC_ARB_SELECT_S" data-ref="_M/PCI_VC_CONTROL_VC_ARB_SELECT_S">PCI_VC_CONTROL_VC_ARB_SELECT_S</dfn>	1</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_CONTROL_VC_ARB_SELECT_M" data-ref="_M/PCI_VC_CONTROL_VC_ARB_SELECT_M">PCI_VC_CONTROL_VC_ARB_SELECT_M</dfn>	0x7</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define	<dfn class="macro" id="_M/PCI_VC_STATUS" data-ref="_M/PCI_VC_STATUS">PCI_VC_STATUS</dfn>		0x0e	/* Port VC Status Register (16bit) */</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_STATUS_LOAD_VC_ARB_TABLE" data-ref="_M/PCI_VC_STATUS_LOAD_VC_ARB_TABLE">PCI_VC_STATUS_LOAD_VC_ARB_TABLE</dfn>	__BIT(0)</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define	<dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP" data-ref="_M/PCI_VC_RESOURCE_CAP">PCI_VC_RESOURCE_CAP</dfn>(n)	(0x10 + ((n) * 0x0c))	/* VC Resource Capability Register */</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_HW_FIXED_SCHEME" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_HW_FIXED_SCHEME">PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_HW_FIXED_SCHEME</dfn> __BIT(0)</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_32" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_32">PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_32</dfn>          __BIT(1)</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_64" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_64">PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_64</dfn>          __BIT(2)</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_128" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_128">PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_128</dfn>         __BIT(3)</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_TWRR_128" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_TWRR_128">PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_TWRR_128</dfn>        __BIT(4)</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_256" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_256">PCI_VC_RESOURCE_CAP_PORT_ARB_CAP_WRR_256</dfn>         __BIT(5)</u></td></tr>
<tr><th id="1650">1650</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_ADV_PKT_SWITCH" data-ref="_M/PCI_VC_RESOURCE_CAP_ADV_PKT_SWITCH">PCI_VC_RESOURCE_CAP_ADV_PKT_SWITCH</dfn>	__BIT(14)</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_REJCT_SNOOP_TRANS" data-ref="_M/PCI_VC_RESOURCE_CAP_REJCT_SNOOP_TRANS">PCI_VC_RESOURCE_CAP_REJCT_SNOOP_TRANS</dfn>	__BIT(15)</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS" data-ref="_M/PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS">PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS</dfn>	__BITS(22, 16)</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS_S" data-ref="_M/PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS_S">PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS_S</dfn>	16</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS_M" data-ref="_M/PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS_M">PCI_VC_RESOURCE_CAP_MAX_TIME_SLOTS_M</dfn>	0x7f</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET">PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET</dfn>   __BITS(31, 24)</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET_S" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET_S">PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET_S</dfn> 24</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET_M" data-ref="_M/PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET_M">PCI_VC_RESOURCE_CAP_PORT_ARB_TABLE_OFFSET_M</dfn> 0xff</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define	<dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL" data-ref="_M/PCI_VC_RESOURCE_CTL">PCI_VC_RESOURCE_CTL</dfn>(n)	(0x14 + ((n) * 0x0c))	/* VC Resource Control Register */</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_TCVC_MAP" data-ref="_M/PCI_VC_RESOURCE_CTL_TCVC_MAP">PCI_VC_RESOURCE_CTL_TCVC_MAP</dfn>		__BITS(7, 0)</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_TCVC_MAP_S" data-ref="_M/PCI_VC_RESOURCE_CTL_TCVC_MAP_S">PCI_VC_RESOURCE_CTL_TCVC_MAP_S</dfn>	0</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_TCVC_MAP_M" data-ref="_M/PCI_VC_RESOURCE_CTL_TCVC_MAP_M">PCI_VC_RESOURCE_CTL_TCVC_MAP_M</dfn>	0xff</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_LOAD_PORT_ARB_TABLE" data-ref="_M/PCI_VC_RESOURCE_CTL_LOAD_PORT_ARB_TABLE">PCI_VC_RESOURCE_CTL_LOAD_PORT_ARB_TABLE</dfn> __BIT(16)</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT" data-ref="_M/PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT">PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT</dfn>	__BITS(19, 17)</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT_S" data-ref="_M/PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT_S">PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT_S</dfn>	17</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT_M" data-ref="_M/PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT_M">PCI_VC_RESOURCE_CTL_PORT_ARB_SELECT_M</dfn>	0x7</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_VC_ID" data-ref="_M/PCI_VC_RESOURCE_CTL_VC_ID">PCI_VC_RESOURCE_CTL_VC_ID</dfn>		__BITS(26, 24)</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_VC_ID_S" data-ref="_M/PCI_VC_RESOURCE_CTL_VC_ID_S">PCI_VC_RESOURCE_CTL_VC_ID_S</dfn>		24</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_VC_ID_M" data-ref="_M/PCI_VC_RESOURCE_CTL_VC_ID_M">PCI_VC_RESOURCE_CTL_VC_ID_M</dfn>		0x7</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_CTL_VC_ENABLE" data-ref="_M/PCI_VC_RESOURCE_CTL_VC_ENABLE">PCI_VC_RESOURCE_CTL_VC_ENABLE</dfn>		__BIT(31)</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define	<dfn class="macro" id="_M/PCI_VC_RESOURCE_STA" data-ref="_M/PCI_VC_RESOURCE_STA">PCI_VC_RESOURCE_STA</dfn>(n)	(0x18 + ((n) * 0x0c))	/* VC Resource Status Register */</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_STA_PORT_ARB_TABLE" data-ref="_M/PCI_VC_RESOURCE_STA_PORT_ARB_TABLE">PCI_VC_RESOURCE_STA_PORT_ARB_TABLE</dfn>	__BIT(0)</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define	  <dfn class="macro" id="_M/PCI_VC_RESOURCE_STA_VC_NEG_PENDING" data-ref="_M/PCI_VC_RESOURCE_STA_VC_NEG_PENDING">PCI_VC_RESOURCE_STA_VC_NEG_PENDING</dfn>	__BIT(1)</u></td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><i>/*</i></td></tr>
<tr><th id="1675">1675</th><td><i> * Extended capability ID: 0x0003</i></td></tr>
<tr><th id="1676">1676</th><td><i> * Serial Number</i></td></tr>
<tr><th id="1677">1677</th><td><i> */</i></td></tr>
<tr><th id="1678">1678</th><td><u>#define	<dfn class="macro" id="_M/PCI_SERIAL_LOW" data-ref="_M/PCI_SERIAL_LOW">PCI_SERIAL_LOW</dfn>		0x04</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define	<dfn class="macro" id="_M/PCI_SERIAL_HIGH" data-ref="_M/PCI_SERIAL_HIGH">PCI_SERIAL_HIGH</dfn>		0x08</u></td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td><i>/*</i></td></tr>
<tr><th id="1682">1682</th><td><i> * Extended capability ID: 0x0004</i></td></tr>
<tr><th id="1683">1683</th><td><i> * Power Budgeting</i></td></tr>
<tr><th id="1684">1684</th><td><i> */</i></td></tr>
<tr><th id="1685">1685</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_DSEL" data-ref="_M/PCI_PWRBDGT_DSEL">PCI_PWRBDGT_DSEL</dfn>	0x04	/* Data Select */</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_DATA" data-ref="_M/PCI_PWRBDGT_DATA">PCI_PWRBDGT_DATA</dfn>	0x08	/* Data */</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_DATA_BASEPWR" data-ref="_M/PCI_PWRBDGT_DATA_BASEPWR">PCI_PWRBDGT_DATA_BASEPWR</dfn>	__BITS(7, 0)	/* Base Power */</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_DATA_SCALE" data-ref="_M/PCI_PWRBDGT_DATA_SCALE">PCI_PWRBDGT_DATA_SCALE</dfn>		__BITS(9, 8)	/* Data Scale */</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_PM_SUBSTAT" data-ref="_M/PCI_PWRBDGT_PM_SUBSTAT">PCI_PWRBDGT_PM_SUBSTAT</dfn>		__BITS(12, 10)	/* PM Sub State */</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_PM_STAT" data-ref="_M/PCI_PWRBDGT_PM_STAT">PCI_PWRBDGT_PM_STAT</dfn>		__BITS(14, 13)	/* PM State */</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_TYPE" data-ref="_M/PCI_PWRBDGT_TYPE">PCI_PWRBDGT_TYPE</dfn>		__BITS(17, 15)	/* Type */</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_PWRRAIL" data-ref="_M/PCI_PWRBDGT_PWRRAIL">PCI_PWRBDGT_PWRRAIL</dfn>		__BITS(20, 18)	/* Power Rail */</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_CAP" data-ref="_M/PCI_PWRBDGT_CAP">PCI_PWRBDGT_CAP</dfn>		0x0c	/* Capability */</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define	<dfn class="macro" id="_M/PCI_PWRBDGT_CAP_SYSALLOC" data-ref="_M/PCI_PWRBDGT_CAP_SYSALLOC">PCI_PWRBDGT_CAP_SYSALLOC</dfn>	__BIT(0)	/* System Allocated */</u></td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td><i>/*</i></td></tr>
<tr><th id="1697">1697</th><td><i> * Extended capability ID: 0x0005</i></td></tr>
<tr><th id="1698">1698</th><td><i> * Root Complex Link Declaration</i></td></tr>
<tr><th id="1699">1699</th><td><i> */</i></td></tr>
<tr><th id="1700">1700</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_ESDESC" data-ref="_M/PCI_RCLINK_DCL_ESDESC">PCI_RCLINK_DCL_ESDESC</dfn>	0x04	/* Element Self Description */</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_ESDESC_ELMTYPE" data-ref="_M/PCI_RCLINK_DCL_ESDESC_ELMTYPE">PCI_RCLINK_DCL_ESDESC_ELMTYPE</dfn> __BITS(3, 0)	/* Element Type */</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_ESDESC_NUMLINKENT" data-ref="_M/PCI_RCLINK_DCL_ESDESC_NUMLINKENT">PCI_RCLINK_DCL_ESDESC_NUMLINKENT</dfn> __BITS(15, 8) /* Num of Link Entries*/</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_ESDESC_COMPID" data-ref="_M/PCI_RCLINK_DCL_ESDESC_COMPID">PCI_RCLINK_DCL_ESDESC_COMPID</dfn>  __BITS(23, 16)	/* Component ID */</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_ESDESC_PORTNUM" data-ref="_M/PCI_RCLINK_DCL_ESDESC_PORTNUM">PCI_RCLINK_DCL_ESDESC_PORTNUM</dfn> __BITS(31, 24)	/* Port Number */</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKENTS" data-ref="_M/PCI_RCLINK_DCL_LINKENTS">PCI_RCLINK_DCL_LINKENTS</dfn>	0x10	/* Link Entries */</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKDESC" data-ref="_M/PCI_RCLINK_DCL_LINKDESC">PCI_RCLINK_DCL_LINKDESC</dfn>(x)	/* Link Description */	\</u></td></tr>
<tr><th id="1707">1707</th><td><u>	(PCI_RCLINK_DCL_LINKENTS + ((x) * 16))</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKDESC_LVALID" data-ref="_M/PCI_RCLINK_DCL_LINKDESC_LVALID">PCI_RCLINK_DCL_LINKDESC_LVALID</dfn>	__BIT(0)	/* Link Valid */</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKDESC_LTYPE" data-ref="_M/PCI_RCLINK_DCL_LINKDESC_LTYPE">PCI_RCLINK_DCL_LINKDESC_LTYPE</dfn>	__BIT(1)	/* Link Type */</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKDESC_ARCRBH" data-ref="_M/PCI_RCLINK_DCL_LINKDESC_ARCRBH">PCI_RCLINK_DCL_LINKDESC_ARCRBH</dfn>	__BIT(2)    /* Associate RCRB Header */</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKDESC_TCOMPID" data-ref="_M/PCI_RCLINK_DCL_LINKDESC_TCOMPID">PCI_RCLINK_DCL_LINKDESC_TCOMPID</dfn>	__BITS(23, 16) /* Target Component ID*/</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKDESC_TPNUM" data-ref="_M/PCI_RCLINK_DCL_LINKDESC_TPNUM">PCI_RCLINK_DCL_LINKDESC_TPNUM</dfn>	__BITS(31, 24) /* Target Port Number */</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT0_LO" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT0_LO">PCI_RCLINK_DCL_LINKADDR_LT0_LO</dfn>(x) /* LT0: Link Address Low */	\</u></td></tr>
<tr><th id="1714">1714</th><td><u>	(PCI_RCLINK_DCL_LINKENTS + ((x) * 16) + 0x08)</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT0_HI" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT0_HI">PCI_RCLINK_DCL_LINKADDR_LT0_HI</dfn>(x) /* LT0: Link Address High */	\</u></td></tr>
<tr><th id="1716">1716</th><td><u>	(PCI_RCLINK_DCL_LINKENTS + ((x) * 16) + 0x0c)</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT1_LO" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT1_LO">PCI_RCLINK_DCL_LINKADDR_LT1_LO</dfn>(x) /* LT1: Config Space (low) */	\</u></td></tr>
<tr><th id="1718">1718</th><td><u>	(PCI_RCLINK_DCL_LINKENTS + ((x) * 16) + 0x08)</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT1_N" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT1_N">PCI_RCLINK_DCL_LINKADDR_LT1_N</dfn>	__BITS(2, 0)	/* N */</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT1_FUNC" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT1_FUNC">PCI_RCLINK_DCL_LINKADDR_LT1_FUNC</dfn> __BITS(14, 12)	/* Function Number */</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT1_DEV" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT1_DEV">PCI_RCLINK_DCL_LINKADDR_LT1_DEV</dfn>	__BITS(19, 15)	/* Device Number */</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT1_BUS" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT1_BUS">PCI_RCLINK_DCL_LINKADDR_LT1_BUS</dfn>(N) __BITS(19 + (N), 20) /* Bus Number*/</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT1_BAL" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT1_BAL">PCI_RCLINK_DCL_LINKADDR_LT1_BAL</dfn>(N) __BITS(31, 20 + (N)) /* BAddr(L) */</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCLINK_DCL_LINKADDR_LT1_HI" data-ref="_M/PCI_RCLINK_DCL_LINKADDR_LT1_HI">PCI_RCLINK_DCL_LINKADDR_LT1_HI</dfn>(x) /* LT1: Config Space Base Addr(H) */\</u></td></tr>
<tr><th id="1725">1725</th><td><u>	(PCI_RCLINK_DCL_LINKENTS + ((x) * 16) + 0x0c)</u></td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td><i>/*</i></td></tr>
<tr><th id="1728">1728</th><td><i> * Extended capability ID: 0x0006</i></td></tr>
<tr><th id="1729">1729</th><td><i> * Root Complex Internal Link Control</i></td></tr>
<tr><th id="1730">1730</th><td><i> */</i></td></tr>
<tr><th id="1731">1731</th><td></td></tr>
<tr><th id="1732">1732</th><td><i>/*</i></td></tr>
<tr><th id="1733">1733</th><td><i> * Extended capability ID: 0x0007</i></td></tr>
<tr><th id="1734">1734</th><td><i> * Root Complex Event Collector Association</i></td></tr>
<tr><th id="1735">1735</th><td><i> */</i></td></tr>
<tr><th id="1736">1736</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCEC_ASSOC_ASSOCBITMAP" data-ref="_M/PCI_RCEC_ASSOC_ASSOCBITMAP">PCI_RCEC_ASSOC_ASSOCBITMAP</dfn> 0x04	/* Association Bitmap */</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCEC_ASSOC_ASSOCBUSNUM" data-ref="_M/PCI_RCEC_ASSOC_ASSOCBUSNUM">PCI_RCEC_ASSOC_ASSOCBUSNUM</dfn> 0x08	/* Associcated Bus Number */</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCEC_ASSOCBUSNUM_RCECNEXT" data-ref="_M/PCI_RCEC_ASSOCBUSNUM_RCECNEXT">PCI_RCEC_ASSOCBUSNUM_RCECNEXT</dfn> __BITS(15, 8)	/* RCEC Next Bus */</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define	<dfn class="macro" id="_M/PCI_RCEC_ASSOCBUSNUM_RCECLAST" data-ref="_M/PCI_RCEC_ASSOCBUSNUM_RCECLAST">PCI_RCEC_ASSOCBUSNUM_RCECLAST</dfn> __BITS(23, 16)	/* RCEC Last Bus */</u></td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td><i>/*</i></td></tr>
<tr><th id="1742">1742</th><td><i> * Extended capability ID: 0x0008</i></td></tr>
<tr><th id="1743">1743</th><td><i> * Multi-Function Virtual Channel</i></td></tr>
<tr><th id="1744">1744</th><td><i> */</i></td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td><i>/*</i></td></tr>
<tr><th id="1747">1747</th><td><i> * Extended capability ID: 0x0009</i></td></tr>
<tr><th id="1748">1748</th><td><i> * Virtual Channel if MFVC Ext Cap set</i></td></tr>
<tr><th id="1749">1749</th><td><i> */</i></td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td><i>/*</i></td></tr>
<tr><th id="1752">1752</th><td><i> * Extended capability ID: 0x000a</i></td></tr>
<tr><th id="1753">1753</th><td><i> * RCRB Header</i></td></tr>
<tr><th id="1754">1754</th><td><i> */</i></td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td><i>/*</i></td></tr>
<tr><th id="1757">1757</th><td><i> * Extended capability ID: 0x000b</i></td></tr>
<tr><th id="1758">1758</th><td><i> * Vendor Unique</i></td></tr>
<tr><th id="1759">1759</th><td><i> */</i></td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td><i>/*</i></td></tr>
<tr><th id="1762">1762</th><td><i> * Extended capability ID: 0x000c</i></td></tr>
<tr><th id="1763">1763</th><td><i> * Configuration Access Correction</i></td></tr>
<tr><th id="1764">1764</th><td><i> */</i></td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td><i>/*</i></td></tr>
<tr><th id="1767">1767</th><td><i> * Extended capability ID: 0x000d</i></td></tr>
<tr><th id="1768">1768</th><td><i> * Access Control Services</i></td></tr>
<tr><th id="1769">1769</th><td><i> */</i></td></tr>
<tr><th id="1770">1770</th><td><u>#define	<dfn class="macro" id="_M/PCI_ACS_CAP" data-ref="_M/PCI_ACS_CAP">PCI_ACS_CAP</dfn>	0x04	/* Capability Register */</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_V" data-ref="_M/PCI_ACS_CAP_V">PCI_ACS_CAP_V</dfn>	__BIT(0)	/* Source Validation */</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_B" data-ref="_M/PCI_ACS_CAP_B">PCI_ACS_CAP_B</dfn>	__BIT(1)	/* Transaction Blocking */</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_R" data-ref="_M/PCI_ACS_CAP_R">PCI_ACS_CAP_R</dfn>	__BIT(2)	/* P2P Request Redirect */</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_C" data-ref="_M/PCI_ACS_CAP_C">PCI_ACS_CAP_C</dfn>	__BIT(3)	/* P2P Completion Redirect */</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_U" data-ref="_M/PCI_ACS_CAP_U">PCI_ACS_CAP_U</dfn>	__BIT(4)	/* Upstream Forwarding */</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_E" data-ref="_M/PCI_ACS_CAP_E">PCI_ACS_CAP_E</dfn>	__BIT(5)	/* Egress Control */</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_T" data-ref="_M/PCI_ACS_CAP_T">PCI_ACS_CAP_T</dfn>	__BIT(6)	/* Direct Translated P2P */</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP_ECVSIZE" data-ref="_M/PCI_ACS_CAP_ECVSIZE">PCI_ACS_CAP_ECVSIZE</dfn> __BITS(15, 8) /* Egress Control Vector Size */</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define	<dfn class="macro" id="_M/PCI_ACS_CTL" data-ref="_M/PCI_ACS_CTL">PCI_ACS_CTL</dfn>	0x04	/* Control Register */</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTL_V" data-ref="_M/PCI_ACS_CTL_V">PCI_ACS_CTL_V</dfn>	__BIT(0 + 16)	/* Source Validation Enable */</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTL_B" data-ref="_M/PCI_ACS_CTL_B">PCI_ACS_CTL_B</dfn>	__BIT(1 + 16)	/* Transaction Blocking Enable */</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTL_R" data-ref="_M/PCI_ACS_CTL_R">PCI_ACS_CTL_R</dfn>	__BIT(2 + 16)	/* P2P Request Redirect Enable */</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTL_C" data-ref="_M/PCI_ACS_CTL_C">PCI_ACS_CTL_C</dfn>	__BIT(3 + 16)	/* P2P Completion Redirect Enable */</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTL_U" data-ref="_M/PCI_ACS_CTL_U">PCI_ACS_CTL_U</dfn>	__BIT(4 + 16)	/* Upstream Forwarding Enable */</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTL_E" data-ref="_M/PCI_ACS_CTL_E">PCI_ACS_CTL_E</dfn>	__BIT(5 + 16)	/* Egress Control Enable */</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTL_T" data-ref="_M/PCI_ACS_CTL_T">PCI_ACS_CTL_T</dfn>	__BIT(6 + 16)	/* Direct Translated P2P Enable */</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define	<dfn class="macro" id="_M/PCI_ACS_ECV" data-ref="_M/PCI_ACS_ECV">PCI_ACS_ECV</dfn>	0x08	/* Egress Control Vector */</u></td></tr>
<tr><th id="1788">1788</th><td></td></tr>
<tr><th id="1789">1789</th><td><i>/*</i></td></tr>
<tr><th id="1790">1790</th><td><i> * Extended capability ID: 0x000e</i></td></tr>
<tr><th id="1791">1791</th><td><i> * ARI</i></td></tr>
<tr><th id="1792">1792</th><td><i> */</i></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CAP" data-ref="_M/PCI_ARI_CAP">PCI_ARI_CAP</dfn>	0x04	/* Capability Register */</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CAP_M" data-ref="_M/PCI_ARI_CAP_M">PCI_ARI_CAP_M</dfn>		__BIT(0)	/* MFVC Function Groups Cap. */</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CAP_A" data-ref="_M/PCI_ARI_CAP_A">PCI_ARI_CAP_A</dfn>		__BIT(1)	/* ACS Function Groups Cap. */</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CAP_NXTFN" data-ref="_M/PCI_ARI_CAP_NXTFN">PCI_ARI_CAP_NXTFN</dfn>	__BITS(15, 8)	/* Next Function Number */</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CTL" data-ref="_M/PCI_ARI_CTL">PCI_ARI_CTL</dfn>	0x04	/* Control Register */</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CTL_M" data-ref="_M/PCI_ARI_CTL_M">PCI_ARI_CTL_M</dfn>		__BIT(16)	/* MFVC Function Groups Ena. */</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CTL_A" data-ref="_M/PCI_ARI_CTL_A">PCI_ARI_CTL_A</dfn>		__BIT(17)	/* ACS Function Groups Ena. */</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CTL_FUNCGRP" data-ref="_M/PCI_ARI_CTL_FUNCGRP">PCI_ARI_CTL_FUNCGRP</dfn>	__BITS(22, 20)	/* Function Group */</u></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><i>/*</i></td></tr>
<tr><th id="1803">1803</th><td><i> * Extended capability ID: 0x000f</i></td></tr>
<tr><th id="1804">1804</th><td><i> * Address Translation Services</i></td></tr>
<tr><th id="1805">1805</th><td><i> */</i></td></tr>
<tr><th id="1806">1806</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CAP" data-ref="_M/PCI_ATS_CAP">PCI_ATS_CAP</dfn>	0x04	/* Capability Register */</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CAP_INVQDEPTH" data-ref="_M/PCI_ATS_CAP_INVQDEPTH">PCI_ATS_CAP_INVQDEPTH</dfn>	__BITS(4, 0)	/* Invalidate Queue Depth */</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CAP_PALIGNREQ" data-ref="_M/PCI_ATS_CAP_PALIGNREQ">PCI_ATS_CAP_PALIGNREQ</dfn>	__BIT(5)	/* Page Aligned Request */</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CAP_GLOBALINVL" data-ref="_M/PCI_ATS_CAP_GLOBALINVL">PCI_ATS_CAP_GLOBALINVL</dfn>	__BIT(6)	/* Global Invalidate Support */</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CAP_RELAXORD" data-ref="_M/PCI_ATS_CAP_RELAXORD">PCI_ATS_CAP_RELAXORD</dfn>	__BIT(7)	/* Relaxed Ordering */</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CTL" data-ref="_M/PCI_ATS_CTL">PCI_ATS_CTL</dfn>	0x04	/* Control Register */</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CTL_STU" data-ref="_M/PCI_ATS_CTL_STU">PCI_ATS_CTL_STU</dfn>		__BITS(20, 16)	/* Smallest Translation Unit */</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define	<dfn class="macro" id="_M/PCI_ATS_CTL_EN" data-ref="_M/PCI_ATS_CTL_EN">PCI_ATS_CTL_EN</dfn>		__BIT(31)	/* Enable */</u></td></tr>
<tr><th id="1814">1814</th><td></td></tr>
<tr><th id="1815">1815</th><td><i>/*</i></td></tr>
<tr><th id="1816">1816</th><td><i> * Extended capability ID: 0x0010</i></td></tr>
<tr><th id="1817">1817</th><td><i> * SR-IOV</i></td></tr>
<tr><th id="1818">1818</th><td><i> */</i></td></tr>
<tr><th id="1819">1819</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_CAP" data-ref="_M/PCI_SRIOV_CAP">PCI_SRIOV_CAP</dfn>		0x04	/* SR-IOV Capabilities */</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CAP_VF_MIGRATION" data-ref="_M/PCI_SRIOV_CAP_VF_MIGRATION">PCI_SRIOV_CAP_VF_MIGRATION</dfn>		__BIT(0)</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CAP_ARI_CAP_HIER_PRESERVED" data-ref="_M/PCI_SRIOV_CAP_ARI_CAP_HIER_PRESERVED">PCI_SRIOV_CAP_ARI_CAP_HIER_PRESERVED</dfn>	__BIT(1)</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N" data-ref="_M/PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N">PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N</dfn>	__BITS(31, 21)</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N_S" data-ref="_M/PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N_S">PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N_S</dfn>	21</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N_M" data-ref="_M/PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N_M">PCI_SRIOV_CAP_VF_MIGRATION_INTMSG_N_M</dfn>	0x7ff</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_CTL" data-ref="_M/PCI_SRIOV_CTL">PCI_SRIOV_CTL</dfn>		0x08	/* SR-IOV Control (16bit) */</u></td></tr>
<tr><th id="1826">1826</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CTL_VF_ENABLE" data-ref="_M/PCI_SRIOV_CTL_VF_ENABLE">PCI_SRIOV_CTL_VF_ENABLE</dfn>		__BIT(0)</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CTL_VF_MIGRATION_SUPPORT" data-ref="_M/PCI_SRIOV_CTL_VF_MIGRATION_SUPPORT">PCI_SRIOV_CTL_VF_MIGRATION_SUPPORT</dfn>	__BIT(1)</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CTL_VF_MIGRATION_INT_ENABLE" data-ref="_M/PCI_SRIOV_CTL_VF_MIGRATION_INT_ENABLE">PCI_SRIOV_CTL_VF_MIGRATION_INT_ENABLE</dfn>	__BIT(2)</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CTL_VF_MSE" data-ref="_M/PCI_SRIOV_CTL_VF_MSE">PCI_SRIOV_CTL_VF_MSE</dfn>			__BIT(3)</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_CTL_ARI_CAP_HIER" data-ref="_M/PCI_SRIOV_CTL_ARI_CAP_HIER">PCI_SRIOV_CTL_ARI_CAP_HIER</dfn>		__BIT(4)</u></td></tr>
<tr><th id="1831">1831</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_STA" data-ref="_M/PCI_SRIOV_STA">PCI_SRIOV_STA</dfn>		0x0a	/* SR-IOV Status (16bit) */</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_STA_VF_MIGRATION" data-ref="_M/PCI_SRIOV_STA_VF_MIGRATION">PCI_SRIOV_STA_VF_MIGRATION</dfn>		__BIT(0)</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_INITIAL_VFS" data-ref="_M/PCI_SRIOV_INITIAL_VFS">PCI_SRIOV_INITIAL_VFS</dfn>	0x0c	/* InitialVFs (16bit) */</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_TOTAL_VFS" data-ref="_M/PCI_SRIOV_TOTAL_VFS">PCI_SRIOV_TOTAL_VFS</dfn>	0x0e	/* TotalVFs (16bit) */</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_NUM_VFS" data-ref="_M/PCI_SRIOV_NUM_VFS">PCI_SRIOV_NUM_VFS</dfn>	0x10	/* NumVFs (16bit) */</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_FUNC_DEP_LINK" data-ref="_M/PCI_SRIOV_FUNC_DEP_LINK">PCI_SRIOV_FUNC_DEP_LINK</dfn>	0x12	/* Function Dependency Link (16bit) */</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_VF_OFF" data-ref="_M/PCI_SRIOV_VF_OFF">PCI_SRIOV_VF_OFF</dfn>	0x14	/* First VF Offset (16bit) */</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_VF_STRIDE" data-ref="_M/PCI_SRIOV_VF_STRIDE">PCI_SRIOV_VF_STRIDE</dfn>	0x16	/* VF Stride (16bit) */</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_VF_DID" data-ref="_M/PCI_SRIOV_VF_DID">PCI_SRIOV_VF_DID</dfn>	0x1a	/* VF Device ID (16bit) */</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_PAGE_CAP" data-ref="_M/PCI_SRIOV_PAGE_CAP">PCI_SRIOV_PAGE_CAP</dfn>	0x1c	/* Supported Page Sizes */</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_PAGE_SIZE" data-ref="_M/PCI_SRIOV_PAGE_SIZE">PCI_SRIOV_PAGE_SIZE</dfn>	0x20	/* System Page Size */</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_BASE_PAGE_SHIFT" data-ref="_M/PCI_SRIOV_BASE_PAGE_SHIFT">PCI_SRIOV_BASE_PAGE_SHIFT</dfn>	12</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_BARS" data-ref="_M/PCI_SRIOV_BARS">PCI_SRIOV_BARS</dfn>		0x24	/* VF BAR0-5 */</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_BAR" data-ref="_M/PCI_SRIOV_BAR">PCI_SRIOV_BAR</dfn>(x)	(PCI_SRIOV_BARS + ((x) * 4))</u></td></tr>
<tr><th id="1845">1845</th><td><u>#define	<dfn class="macro" id="_M/PCI_SRIOV_VF_MIG_STA_AR" data-ref="_M/PCI_SRIOV_VF_MIG_STA_AR">PCI_SRIOV_VF_MIG_STA_AR</dfn>	0x3c	/* VF Migration State Array Offset */</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_VF_MIG_STA_OFFSET" data-ref="_M/PCI_SRIOV_VF_MIG_STA_OFFSET">PCI_SRIOV_VF_MIG_STA_OFFSET</dfn>	__BITS(31, 3)</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_VF_MIG_STA_OFFSET_S" data-ref="_M/PCI_SRIOV_VF_MIG_STA_OFFSET_S">PCI_SRIOV_VF_MIG_STA_OFFSET_S</dfn>	3</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_VF_MIG_STA_OFFSET_M" data-ref="_M/PCI_SRIOV_VF_MIG_STA_OFFSET_M">PCI_SRIOV_VF_MIG_STA_OFFSET_M</dfn>	0x1fffffff</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_VF_MIG_STA_BIR" data-ref="_M/PCI_SRIOV_VF_MIG_STA_BIR">PCI_SRIOV_VF_MIG_STA_BIR</dfn>	__BITS(2, 0)</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_VF_MIG_STA_BIR_S" data-ref="_M/PCI_SRIOV_VF_MIG_STA_BIR_S">PCI_SRIOV_VF_MIG_STA_BIR_S</dfn>	0</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define	  <dfn class="macro" id="_M/PCI_SRIOV_VF_MIG_STA_BIR_M" data-ref="_M/PCI_SRIOV_VF_MIG_STA_BIR_M">PCI_SRIOV_VF_MIG_STA_BIR_M</dfn>	0x7</u></td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td><i>/*</i></td></tr>
<tr><th id="1854">1854</th><td><i> * Extended capability ID: 0x0011</i></td></tr>
<tr><th id="1855">1855</th><td><i> * Multiple Root IO Virtualization</i></td></tr>
<tr><th id="1856">1856</th><td><i> */</i></td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td><i>/*</i></td></tr>
<tr><th id="1859">1859</th><td><i> * Extended capability ID: 0x0012</i></td></tr>
<tr><th id="1860">1860</th><td><i> * Multicast</i></td></tr>
<tr><th id="1861">1861</th><td><i> */</i></td></tr>
<tr><th id="1862">1862</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_CAP" data-ref="_M/PCI_MCAST_CAP">PCI_MCAST_CAP</dfn>	0x04	/* Capability Register */</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_CAP_MAXGRP" data-ref="_M/PCI_MCAST_CAP_MAXGRP">PCI_MCAST_CAP_MAXGRP</dfn>	__BITS(5, 0)	/* Max Group */</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_CAP_WINSIZEREQ" data-ref="_M/PCI_MCAST_CAP_WINSIZEREQ">PCI_MCAST_CAP_WINSIZEREQ</dfn> __BITS(13, 8)	/* Window Size Requested  */</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_CAP_ECRCREGEN" data-ref="_M/PCI_MCAST_CAP_ECRCREGEN">PCI_MCAST_CAP_ECRCREGEN</dfn>	__BIT(15)	/* ECRC Regen. Supported */</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_CTL" data-ref="_M/PCI_MCAST_CTL">PCI_MCAST_CTL</dfn>	0x04	/* Control Register */</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_CTL_NUMGRP" data-ref="_M/PCI_MCAST_CTL_NUMGRP">PCI_MCAST_CTL_NUMGRP</dfn>	__BITS(5+16, 16) /* Num Group */</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_CTL_ENA" data-ref="_M/PCI_MCAST_CTL_ENA">PCI_MCAST_CTL_ENA</dfn>	__BIT(15+16)	/* Enable */</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BARL" data-ref="_M/PCI_MCAST_BARL">PCI_MCAST_BARL</dfn>	0x08	/* Base Address Register (low) */</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BARL_INDPOS" data-ref="_M/PCI_MCAST_BARL_INDPOS">PCI_MCAST_BARL_INDPOS</dfn>	__BITS(5, 0)	/* Index Position */</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BARL_ADDR" data-ref="_M/PCI_MCAST_BARL_ADDR">PCI_MCAST_BARL_ADDR</dfn>	__BITS(31, 12)	/* Base Address Register(low)*/</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BARH" data-ref="_M/PCI_MCAST_BARH">PCI_MCAST_BARH</dfn>	0x0c	/* Base Address Register (high) */</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_RECVL" data-ref="_M/PCI_MCAST_RECVL">PCI_MCAST_RECVL</dfn>	0x10	/* Receive Register (low) */</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_RECVH" data-ref="_M/PCI_MCAST_RECVH">PCI_MCAST_RECVH</dfn>	0x14	/* Receive Register (high) */</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BLOCKALLL" data-ref="_M/PCI_MCAST_BLOCKALLL">PCI_MCAST_BLOCKALLL</dfn> 0x18 /* Block All Register (low) */</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BLOCKALLH" data-ref="_M/PCI_MCAST_BLOCKALLH">PCI_MCAST_BLOCKALLH</dfn> 0x1c /* Block All Register (high) */</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BLOCKUNTRNSL" data-ref="_M/PCI_MCAST_BLOCKUNTRNSL">PCI_MCAST_BLOCKUNTRNSL</dfn> 0x20 /* Block Untranslated Register (low) */</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_BLOCKUNTRNSH" data-ref="_M/PCI_MCAST_BLOCKUNTRNSH">PCI_MCAST_BLOCKUNTRNSH</dfn> 0x24 /* Block Untranslated Register (high) */</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_OVERLAYL" data-ref="_M/PCI_MCAST_OVERLAYL">PCI_MCAST_OVERLAYL</dfn> 0x28 /* Overlay BAR (low) */</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_OVERLAYL_SIZE" data-ref="_M/PCI_MCAST_OVERLAYL_SIZE">PCI_MCAST_OVERLAYL_SIZE</dfn>	__BITS(5, 0)	/* Overlay Size */</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_OVERLAYL_ADDR" data-ref="_M/PCI_MCAST_OVERLAYL_ADDR">PCI_MCAST_OVERLAYL_ADDR</dfn>	__BITS(31, 6)	/* Overlay BAR (low) */</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define	<dfn class="macro" id="_M/PCI_MCAST_OVERLAYH" data-ref="_M/PCI_MCAST_OVERLAYH">PCI_MCAST_OVERLAYH</dfn> 0x2c /* Overlay BAR (high) */</u></td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><i>/*</i></td></tr>
<tr><th id="1885">1885</th><td><i> * Extended capability ID: 0x0013</i></td></tr>
<tr><th id="1886">1886</th><td><i> * Page Request</i></td></tr>
<tr><th id="1887">1887</th><td><i> */</i></td></tr>
<tr><th id="1888">1888</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_CTL" data-ref="_M/PCI_PAGE_REQ_CTL">PCI_PAGE_REQ_CTL</dfn>	0x04	/* Control Register */</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_CTL_E" data-ref="_M/PCI_PAGE_REQ_CTL_E">PCI_PAGE_REQ_CTL_E</dfn>	__BIT(0)	/* Enalbe */</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_CTL_R" data-ref="_M/PCI_PAGE_REQ_CTL_R">PCI_PAGE_REQ_CTL_R</dfn>	__BIT(1)	/* Reset */</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_STA" data-ref="_M/PCI_PAGE_REQ_STA">PCI_PAGE_REQ_STA</dfn>	0x04	/* Status Register */</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_STA_RF" data-ref="_M/PCI_PAGE_REQ_STA_RF">PCI_PAGE_REQ_STA_RF</dfn>	__BIT(0+16)	/* Response Failure */</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_STA_UPRGI" data-ref="_M/PCI_PAGE_REQ_STA_UPRGI">PCI_PAGE_REQ_STA_UPRGI</dfn>	__BIT(1+16)   /* Unexpected Page Req Grp Idx */</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_STA_S" data-ref="_M/PCI_PAGE_REQ_STA_S">PCI_PAGE_REQ_STA_S</dfn>	__BIT(8+16)	/* Stopped */</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_STA_PASIDR" data-ref="_M/PCI_PAGE_REQ_STA_PASIDR">PCI_PAGE_REQ_STA_PASIDR</dfn>	__BIT(15+16)  /* PRG Response PASID Required */</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_OUTSTCAPA" data-ref="_M/PCI_PAGE_REQ_OUTSTCAPA">PCI_PAGE_REQ_OUTSTCAPA</dfn>	0x08	/* Outstanding Page Request Capacity */</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define	<dfn class="macro" id="_M/PCI_PAGE_REQ_OUTSTALLOC" data-ref="_M/PCI_PAGE_REQ_OUTSTALLOC">PCI_PAGE_REQ_OUTSTALLOC</dfn>	0x0c  /* Outstanding Page Request Allocation */</u></td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td><i>/*</i></td></tr>
<tr><th id="1900">1900</th><td><i> * Extended capability ID: 0x0014</i></td></tr>
<tr><th id="1901">1901</th><td><i> * Enhanced Allocation</i></td></tr>
<tr><th id="1902">1902</th><td><i> */</i></td></tr>
<tr><th id="1903">1903</th><td><u>#define	<dfn class="macro" id="_M/PCI_EA_CAP1" data-ref="_M/PCI_EA_CAP1">PCI_EA_CAP1</dfn>	0x00	/* Capability First */</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define	<dfn class="macro" id="_M/PCI_EA_CAP1_NUMENTRIES" data-ref="_M/PCI_EA_CAP1_NUMENTRIES">PCI_EA_CAP1_NUMENTRIES</dfn>	__BITS(21, 16)	/* Num Entries */</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define	<dfn class="macro" id="_M/PCI_EA_CAP2" data-ref="_M/PCI_EA_CAP2">PCI_EA_CAP2</dfn>	0x04	/* Capability Second (for type1) */</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define	<dfn class="macro" id="_M/PCI_EA_CAP2_SECONDARY" data-ref="_M/PCI_EA_CAP2_SECONDARY">PCI_EA_CAP2_SECONDARY</dfn>	__BITS(7, 0)   /* Fixed Secondary Bus No. */</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define	<dfn class="macro" id="_M/PCI_EA_CAP2_SUBORDINATE" data-ref="_M/PCI_EA_CAP2_SUBORDINATE">PCI_EA_CAP2_SUBORDINATE</dfn>	__BITS(15, 8)  /* Fixed Subordinate Bus No. */</u></td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td><i>/* Bit definitions for the first DW of each entry */</i></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_ES" data-ref="_M/PCI_EA_ES">PCI_EA_ES</dfn>	__BITS(2, 0)	/* Entry Size */</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI" data-ref="_M/PCI_EA_BEI">PCI_EA_BEI</dfn>	__BITS(7, 4)	/* BAR Equivalent Indicator */</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_BAR0" data-ref="_M/PCI_EA_BEI_BAR0">PCI_EA_BEI_BAR0</dfn>		0	/* BAR0 (10h) */</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_BAR1" data-ref="_M/PCI_EA_BEI_BAR1">PCI_EA_BEI_BAR1</dfn>		1	/* BAR1 (14h) */</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_BAR2" data-ref="_M/PCI_EA_BEI_BAR2">PCI_EA_BEI_BAR2</dfn>		2	/* BAR2 (18h) */</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_BAR3" data-ref="_M/PCI_EA_BEI_BAR3">PCI_EA_BEI_BAR3</dfn>		3	/* BAR3 (1ch) */</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_BAR4" data-ref="_M/PCI_EA_BEI_BAR4">PCI_EA_BEI_BAR4</dfn>		4	/* BAR4 (20h) */</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_BAR5" data-ref="_M/PCI_EA_BEI_BAR5">PCI_EA_BEI_BAR5</dfn>		5	/* BAR5 (24h) */</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_BEHIND" data-ref="_M/PCI_EA_BEI_BEHIND">PCI_EA_BEI_BEHIND</dfn>	6	/* Behind the function (for type1) */</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_NOTIND" data-ref="_M/PCI_EA_BEI_NOTIND">PCI_EA_BEI_NOTIND</dfn>	7	/* Not Indicated */</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_EXPROM" data-ref="_M/PCI_EA_BEI_EXPROM">PCI_EA_BEI_EXPROM</dfn>	8	/* Expansion ROM */</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_VFBAR0" data-ref="_M/PCI_EA_BEI_VFBAR0">PCI_EA_BEI_VFBAR0</dfn>	9	/* VF BAR0 */</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_VFBAR1" data-ref="_M/PCI_EA_BEI_VFBAR1">PCI_EA_BEI_VFBAR1</dfn>	10	/* VF BAR1 */</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_VFBAR2" data-ref="_M/PCI_EA_BEI_VFBAR2">PCI_EA_BEI_VFBAR2</dfn>	11	/* VF BAR2 */</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_VFBAR3" data-ref="_M/PCI_EA_BEI_VFBAR3">PCI_EA_BEI_VFBAR3</dfn>	12	/* VF BAR3 */</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_VFBAR4" data-ref="_M/PCI_EA_BEI_VFBAR4">PCI_EA_BEI_VFBAR4</dfn>	13	/* VF BAR4 */</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_VFBAR5" data-ref="_M/PCI_EA_BEI_VFBAR5">PCI_EA_BEI_VFBAR5</dfn>	14	/* VF BAR5 */</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BEI_RESERVED" data-ref="_M/PCI_EA_BEI_RESERVED">PCI_EA_BEI_RESERVED</dfn>	15	/* Reserved (treat as Not Indicated) */</u></td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PP" data-ref="_M/PCI_EA_PP">PCI_EA_PP</dfn>	__BITS(15, 8)	/* Primary Properties */</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_SP" data-ref="_M/PCI_EA_SP">PCI_EA_SP</dfn>	__BITS(23, 16)	/* Secondary Properties */</u></td></tr>
<tr><th id="1931">1931</th><td><i>/* PP and SP's values */</i></td></tr>
<tr><th id="1932">1932</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_MEM_NONPREF" data-ref="_M/PCI_EA_PROP_MEM_NONPREF">PCI_EA_PROP_MEM_NONPREF</dfn>	0x00	/* Memory Space, Non-Prefetchable */</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_MEM_PREF" data-ref="_M/PCI_EA_PROP_MEM_PREF">PCI_EA_PROP_MEM_PREF</dfn>	0x01	/* Memory Space, Prefetchable */</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_IO" data-ref="_M/PCI_EA_PROP_IO">PCI_EA_PROP_IO</dfn>		0x02	/* I/O Space */</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_VF_MEM_NONPREF" data-ref="_M/PCI_EA_PROP_VF_MEM_NONPREF">PCI_EA_PROP_VF_MEM_NONPREF</dfn> 0x03	/* Resorce for VF use. Mem. Non-Pref */</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_VF_MEM_PREF" data-ref="_M/PCI_EA_PROP_VF_MEM_PREF">PCI_EA_PROP_VF_MEM_PREF</dfn>	0x04	/* Resorce for VF use. Mem. Prefetch */</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_BB_MEM_NONPREF" data-ref="_M/PCI_EA_PROP_BB_MEM_NONPREF">PCI_EA_PROP_BB_MEM_NONPREF</dfn> 0x05	/* Behind Bridge: MEM. Non-Pref */</u></td></tr>
<tr><th id="1938">1938</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_BB_MEM_PREF" data-ref="_M/PCI_EA_PROP_BB_MEM_PREF">PCI_EA_PROP_BB_MEM_PREF</dfn> 0x06	/* Behind Bridge: MEM. Prefetch */</u></td></tr>
<tr><th id="1939">1939</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_BB_IO" data-ref="_M/PCI_EA_PROP_BB_IO">PCI_EA_PROP_BB_IO</dfn>	0x07	/* Behind Bridge: I/O Space */</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_MEM_UNAVAIL" data-ref="_M/PCI_EA_PROP_MEM_UNAVAIL">PCI_EA_PROP_MEM_UNAVAIL</dfn>	0xfd	/* Memory Space Unavailable */</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_IO_UNAVAIL" data-ref="_M/PCI_EA_PROP_IO_UNAVAIL">PCI_EA_PROP_IO_UNAVAIL</dfn>	0xfe	/* IO Space Unavailable */</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_PROP_UNAVAIL" data-ref="_M/PCI_EA_PROP_UNAVAIL">PCI_EA_PROP_UNAVAIL</dfn>	0xff	/* Entry Unavailable for use */</u></td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_W" data-ref="_M/PCI_EA_W">PCI_EA_W</dfn>	__BIT(30)	/* Writable */</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_E" data-ref="_M/PCI_EA_E">PCI_EA_E</dfn>	__BIT(31)	/* Enable for this entry */</u></td></tr>
<tr><th id="1946">1946</th><td></td></tr>
<tr><th id="1947">1947</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_LOWMASK" data-ref="_M/PCI_EA_LOWMASK">PCI_EA_LOWMASK</dfn>	__BITS(31, 2)	/* Low register's mask */</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BASEMAXOFFSET_S" data-ref="_M/PCI_EA_BASEMAXOFFSET_S">PCI_EA_BASEMAXOFFSET_S</dfn>	__BIT(1)	/* Field Size */</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BASEMAXOFFSET_64BIT" data-ref="_M/PCI_EA_BASEMAXOFFSET_64BIT">PCI_EA_BASEMAXOFFSET_64BIT</dfn> __BIT(1)	/* 64bit */</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BASEMAXOFFSET_32BIT" data-ref="_M/PCI_EA_BASEMAXOFFSET_32BIT">PCI_EA_BASEMAXOFFSET_32BIT</dfn> 0		/* 32bit */</u></td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td><i>/*</i></td></tr>
<tr><th id="1953">1953</th><td><i> * Extended capability ID: 0x0015</i></td></tr>
<tr><th id="1954">1954</th><td><i> * Resizable BAR</i></td></tr>
<tr><th id="1955">1955</th><td><i> */</i></td></tr>
<tr><th id="1956">1956</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CAP0" data-ref="_M/PCI_RESIZBAR_CAP0">PCI_RESIZBAR_CAP0</dfn>	0x04	/* Capability Register(0) */</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CAP" data-ref="_M/PCI_RESIZBAR_CAP">PCI_RESIZBAR_CAP</dfn>(x)	(PCI_RESIZBAR_CAP0 + ((x) * 8))</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CAP_SIZEMASK" data-ref="_M/PCI_RESIZBAR_CAP_SIZEMASK">PCI_RESIZBAR_CAP_SIZEMASK</dfn> __BITS(23, 4)	/* BAR size bitmask */</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CTL0" data-ref="_M/PCI_RESIZBAR_CTL0">PCI_RESIZBAR_CTL0</dfn>	0x08	/* Control Register(0) */</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CTL" data-ref="_M/PCI_RESIZBAR_CTL">PCI_RESIZBAR_CTL</dfn>(x)	(PCI_RESIZBAR_CTL0 + ((x) * 8))</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CTL_BARIDX" data-ref="_M/PCI_RESIZBAR_CTL_BARIDX">PCI_RESIZBAR_CTL_BARIDX</dfn> __BITS(2, 0)</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CTL_NUMBAR" data-ref="_M/PCI_RESIZBAR_CTL_NUMBAR">PCI_RESIZBAR_CTL_NUMBAR</dfn>	__BITS(7, 5)</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define	<dfn class="macro" id="_M/PCI_RESIZBAR_CTL_BARSIZ" data-ref="_M/PCI_RESIZBAR_CTL_BARSIZ">PCI_RESIZBAR_CTL_BARSIZ</dfn>	__BITS(12, 8)</u></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td><i>/*</i></td></tr>
<tr><th id="1966">1966</th><td><i> * Extended capability ID: 0x0016</i></td></tr>
<tr><th id="1967">1967</th><td><i> * Dynamic Power Allocation</i></td></tr>
<tr><th id="1968">1968</th><td><i> */</i></td></tr>
<tr><th id="1969">1969</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CAP" data-ref="_M/PCI_DPA_CAP">PCI_DPA_CAP</dfn>	0x04	/* Capability */</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CAP_SUBSTMAX" data-ref="_M/PCI_DPA_CAP_SUBSTMAX">PCI_DPA_CAP_SUBSTMAX</dfn>	__BITS(4, 0)	/* Substate Max */</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CAP_TLUINT" data-ref="_M/PCI_DPA_CAP_TLUINT">PCI_DPA_CAP_TLUINT</dfn>	__BITS(9, 8)	/* Transition Latency Unit */</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CAP_PAS" data-ref="_M/PCI_DPA_CAP_PAS">PCI_DPA_CAP_PAS</dfn>		__BITS(13, 12)	/* Power Allocation Scale */</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CAP_XLCY0" data-ref="_M/PCI_DPA_CAP_XLCY0">PCI_DPA_CAP_XLCY0</dfn>	__BITS(23, 16)	/* Transition Latency Value0 */</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CAP_XLCY1" data-ref="_M/PCI_DPA_CAP_XLCY1">PCI_DPA_CAP_XLCY1</dfn>	__BITS(31, 24)	/* Transition Latency Value1 */</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_LATIND" data-ref="_M/PCI_DPA_LATIND">PCI_DPA_LATIND</dfn>	0x08	/* Latency Indicator */</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CS" data-ref="_M/PCI_DPA_CS">PCI_DPA_CS</dfn>	0x0c	/* Control and Status */</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CS_SUBSTSTAT" data-ref="_M/PCI_DPA_CS_SUBSTSTAT">PCI_DPA_CS_SUBSTSTAT</dfn>	__BITS(4, 0)	/* Substate Status */</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CS_SUBSTCTLEN" data-ref="_M/PCI_DPA_CS_SUBSTCTLEN">PCI_DPA_CS_SUBSTCTLEN</dfn>	__BIT(8)	/* Substate Control Enabled */</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_CS_SUBSTCTL" data-ref="_M/PCI_DPA_CS_SUBSTCTL">PCI_DPA_CS_SUBSTCTL</dfn>	__BITS(20, 16)	/* Substate Control */</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_PWRALLOC" data-ref="_M/PCI_DPA_PWRALLOC">PCI_DPA_PWRALLOC</dfn> 0x10	/* Start address of Power Allocation Array */</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPA_SUBST_MAXNUM" data-ref="_M/PCI_DPA_SUBST_MAXNUM">PCI_DPA_SUBST_MAXNUM</dfn>	32	/* Max number of Substates (0 to 31) */</u></td></tr>
<tr><th id="1982">1982</th><td></td></tr>
<tr><th id="1983">1983</th><td><i>/*</i></td></tr>
<tr><th id="1984">1984</th><td><i> * Extended capability ID: 0x0017</i></td></tr>
<tr><th id="1985">1985</th><td><i> * TPH Requester</i></td></tr>
<tr><th id="1986">1986</th><td><i> */</i></td></tr>
<tr><th id="1987">1987</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CAP" data-ref="_M/PCI_TPH_REQ_CAP">PCI_TPH_REQ_CAP</dfn>	0x04	/* TPH Requester Capability */</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CAP_NOST" data-ref="_M/PCI_TPH_REQ_CAP_NOST">PCI_TPH_REQ_CAP_NOST</dfn>	__BIT(0)	/* No ST Mode Supported */</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CAP_INTVEC" data-ref="_M/PCI_TPH_REQ_CAP_INTVEC">PCI_TPH_REQ_CAP_INTVEC</dfn>	__BIT(1)	/* Intr Vec Mode Supported */</u></td></tr>
<tr><th id="1990">1990</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CAP_DEVSPEC" data-ref="_M/PCI_TPH_REQ_CAP_DEVSPEC">PCI_TPH_REQ_CAP_DEVSPEC</dfn>	__BIT(2)   /* Device Specific Mode Supported */</u></td></tr>
<tr><th id="1991">1991</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CAP_XTPHREQ" data-ref="_M/PCI_TPH_REQ_CAP_XTPHREQ">PCI_TPH_REQ_CAP_XTPHREQ</dfn>	__BIT(8)    /* Extend TPH Reqester Supported */</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CAP_STTBLLOC" data-ref="_M/PCI_TPH_REQ_CAP_STTBLLOC">PCI_TPH_REQ_CAP_STTBLLOC</dfn> __BITS(10, 9)	/* ST Table Location */</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_STTBLLOC_NONE" data-ref="_M/PCI_TPH_REQ_STTBLLOC_NONE">PCI_TPH_REQ_STTBLLOC_NONE</dfn> 	0	/* not present */</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_STTBLLOC_TPHREQ" data-ref="_M/PCI_TPH_REQ_STTBLLOC_TPHREQ">PCI_TPH_REQ_STTBLLOC_TPHREQ</dfn> 	1	/* in the TPHREQ cap */</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_STTBLLOC_MSIX" data-ref="_M/PCI_TPH_REQ_STTBLLOC_MSIX">PCI_TPH_REQ_STTBLLOC_MSIX</dfn> 	2	/* in the MSI-X table */</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CAP_STTBLSIZ" data-ref="_M/PCI_TPH_REQ_CAP_STTBLSIZ">PCI_TPH_REQ_CAP_STTBLSIZ</dfn> __BITS(26, 16)	/* ST Table Size */</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL" data-ref="_M/PCI_TPH_REQ_CTL">PCI_TPH_REQ_CTL</dfn>	0x08	/* TPH Requester Control */</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_STSEL" data-ref="_M/PCI_TPH_REQ_CTL_STSEL">PCI_TPH_REQ_CTL_STSEL</dfn>	__BITS(2, 0)	/* ST Mode Select */</u></td></tr>
<tr><th id="1999">1999</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_STSEL_NO" data-ref="_M/PCI_TPH_REQ_CTL_STSEL_NO">PCI_TPH_REQ_CTL_STSEL_NO</dfn>	0	 /* No ST Mode */</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_STSEL_IV" data-ref="_M/PCI_TPH_REQ_CTL_STSEL_IV">PCI_TPH_REQ_CTL_STSEL_IV</dfn>	1	 /* Interrupt Vector Mode */</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_STSEL_DS" data-ref="_M/PCI_TPH_REQ_CTL_STSEL_DS">PCI_TPH_REQ_CTL_STSEL_DS</dfn>	2	 /* Device Specific Mode */</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_TPHREQEN" data-ref="_M/PCI_TPH_REQ_CTL_TPHREQEN">PCI_TPH_REQ_CTL_TPHREQEN</dfn> __BITS(9, 8)	/* TPH Requester Enable */</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_TPHREQEN_NO" data-ref="_M/PCI_TPH_REQ_CTL_TPHREQEN_NO">PCI_TPH_REQ_CTL_TPHREQEN_NO</dfn>	0	 /* Not permitted */</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_TPHREQEN_TPH" data-ref="_M/PCI_TPH_REQ_CTL_TPHREQEN_TPH">PCI_TPH_REQ_CTL_TPHREQEN_TPH</dfn>	1	 /* TPH and no extended TPH */</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_TPHREQEN_RSVD" data-ref="_M/PCI_TPH_REQ_CTL_TPHREQEN_RSVD">PCI_TPH_REQ_CTL_TPHREQEN_RSVD</dfn>	2	 /* Reserved */</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_CTL_TPHREQEN_ETPH" data-ref="_M/PCI_TPH_REQ_CTL_TPHREQEN_ETPH">PCI_TPH_REQ_CTL_TPHREQEN_ETPH</dfn>	3	 /* TPH and Extended TPH */</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define	<dfn class="macro" id="_M/PCI_TPH_REQ_STTBL" data-ref="_M/PCI_TPH_REQ_STTBL">PCI_TPH_REQ_STTBL</dfn> 0x0c	/* TPH ST Table */</u></td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td><i>/*</i></td></tr>
<tr><th id="2010">2010</th><td><i> * Extended capability ID: 0x0018</i></td></tr>
<tr><th id="2011">2011</th><td><i> * Latency Tolerance Reporting</i></td></tr>
<tr><th id="2012">2012</th><td><i> */</i></td></tr>
<tr><th id="2013">2013</th><td><u>#define	<dfn class="macro" id="_M/PCI_LTR_MAXSNOOPLAT" data-ref="_M/PCI_LTR_MAXSNOOPLAT">PCI_LTR_MAXSNOOPLAT</dfn>	0x04	/* Max Snoop Latency */</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define	<dfn class="macro" id="_M/PCI_LTR_MAXSNOOPLAT_VAL" data-ref="_M/PCI_LTR_MAXSNOOPLAT_VAL">PCI_LTR_MAXSNOOPLAT_VAL</dfn>	__BITS(9, 0)	/* Max Snoop LatencyValue */</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define	<dfn class="macro" id="_M/PCI_LTR_MAXSNOOPLAT_SCALE" data-ref="_M/PCI_LTR_MAXSNOOPLAT_SCALE">PCI_LTR_MAXSNOOPLAT_SCALE</dfn> __BITS(12, 10) /* Max Snoop LatencyScale */</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define	<dfn class="macro" id="_M/PCI_LTR_MAXNOSNOOPLAT" data-ref="_M/PCI_LTR_MAXNOSNOOPLAT">PCI_LTR_MAXNOSNOOPLAT</dfn>	0x04	/* Max No-Snoop Latency */</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define	<dfn class="macro" id="_M/PCI_LTR_MAXNOSNOOPLAT_VAL" data-ref="_M/PCI_LTR_MAXNOSNOOPLAT_VAL">PCI_LTR_MAXNOSNOOPLAT_VAL</dfn> __BITS(25, 16) /* Max No-Snoop LatencyValue*/</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define	<dfn class="macro" id="_M/PCI_LTR_MAXNOSNOOPLAT_SCALE" data-ref="_M/PCI_LTR_MAXNOSNOOPLAT_SCALE">PCI_LTR_MAXNOSNOOPLAT_SCALE</dfn> __BITS(28, 26) /*Max NoSnoop LatencyScale*/</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define	<dfn class="macro" id="_M/PCI_LTR_SCALETONS" data-ref="_M/PCI_LTR_SCALETONS">PCI_LTR_SCALETONS</dfn>(x) (1 &lt;&lt; ((x) * 5))</u></td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td><i>/*</i></td></tr>
<tr><th id="2022">2022</th><td><i> * Extended capability ID: 0x0019</i></td></tr>
<tr><th id="2023">2023</th><td><i> * Seconday PCI Express Extended Capability</i></td></tr>
<tr><th id="2024">2024</th><td><i> */</i></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/PCI_SECPCIE_LCTL3" data-ref="_M/PCI_SECPCIE_LCTL3">PCI_SECPCIE_LCTL3</dfn>	0x04	/* Link Control 3 */</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/PCI_SECPCIE_LCTL3_PERFEQ" data-ref="_M/PCI_SECPCIE_LCTL3_PERFEQ">PCI_SECPCIE_LCTL3_PERFEQ</dfn>	__BIT(0) /* Perform Equalization */</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/PCI_SECPCIE_LCTL3_LINKEQREQ_IE" data-ref="_M/PCI_SECPCIE_LCTL3_LINKEQREQ_IE">PCI_SECPCIE_LCTL3_LINKEQREQ_IE</dfn>	__BIT(1) /* Link Eq. Req. Int. Ena. */</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/PCI_SECPCIE_LCTL3_ELSKPOSGENV" data-ref="_M/PCI_SECPCIE_LCTL3_ELSKPOSGENV">PCI_SECPCIE_LCTL3_ELSKPOSGENV</dfn>	__BITS(15, 9) /* En. Lo. SKP OS Gen V*/</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/PCI_SECPCIE_LANEERR_STA" data-ref="_M/PCI_SECPCIE_LANEERR_STA">PCI_SECPCIE_LANEERR_STA</dfn> 0x08	/* Lane Error Status */</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define <dfn class="macro" id="_M/PCI_SECPCIE_EQCTLS" data-ref="_M/PCI_SECPCIE_EQCTLS">PCI_SECPCIE_EQCTLS</dfn>	0x0c	/* Equalization Control [0-maxlane] */</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define	<dfn class="macro" id="_M/PCI_SECPCIE_EQCTL" data-ref="_M/PCI_SECPCIE_EQCTL">PCI_SECPCIE_EQCTL</dfn>(x)	(PCI_SECPCIE_EQCTLS + ((x) * 2))</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define	<dfn class="macro" id="_M/PCI_SECPCIE_EQCTL_DP_XMIT_PRESET" data-ref="_M/PCI_SECPCIE_EQCTL_DP_XMIT_PRESET">PCI_SECPCIE_EQCTL_DP_XMIT_PRESET</dfn> __BITS(3, 0) /* DwnStPort Xmit Pres */</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define	<dfn class="macro" id="_M/PCI_SECPCIE_EQCTL_DP_RCV_HINT" data-ref="_M/PCI_SECPCIE_EQCTL_DP_RCV_HINT">PCI_SECPCIE_EQCTL_DP_RCV_HINT</dfn>	__BITS(6, 4) /* DwnStPort Rcv PreHnt */</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define	<dfn class="macro" id="_M/PCI_SECPCIE_EQCTL_UP_XMIT_PRESET" data-ref="_M/PCI_SECPCIE_EQCTL_UP_XMIT_PRESET">PCI_SECPCIE_EQCTL_UP_XMIT_PRESET</dfn> __BITS(11, 8) /* UpStPort Xmit Pres */</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define	<dfn class="macro" id="_M/PCI_SECPCIE_EQCTL_UP_RCV_HINT" data-ref="_M/PCI_SECPCIE_EQCTL_UP_RCV_HINT">PCI_SECPCIE_EQCTL_UP_RCV_HINT</dfn>	__BITS(14, 12) /* UpStPort Rcv PreHnt*/</u></td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td><i>/*</i></td></tr>
<tr><th id="2038">2038</th><td><i> * Extended capability ID: 0x001a</i></td></tr>
<tr><th id="2039">2039</th><td><i> * Protocol Multiplexing</i></td></tr>
<tr><th id="2040">2040</th><td><i> */</i></td></tr>
<tr><th id="2041">2041</th><td></td></tr>
<tr><th id="2042">2042</th><td><i>/*</i></td></tr>
<tr><th id="2043">2043</th><td><i> * Extended capability ID: 0x001b</i></td></tr>
<tr><th id="2044">2044</th><td><i> * Process Address Space ID</i></td></tr>
<tr><th id="2045">2045</th><td><i> */</i></td></tr>
<tr><th id="2046">2046</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CAP" data-ref="_M/PCI_PASID_CAP">PCI_PASID_CAP</dfn>	0x04	/* Capability Register */</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CAP_XPERM" data-ref="_M/PCI_PASID_CAP_XPERM">PCI_PASID_CAP_XPERM</dfn>	__BIT(1)     /* Execute Permission Supported */</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CAP_PRIVMODE" data-ref="_M/PCI_PASID_CAP_PRIVMODE">PCI_PASID_CAP_PRIVMODE</dfn>	__BIT(2)	/* Privileged Mode Supported */</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CAP_MAXPASIDW" data-ref="_M/PCI_PASID_CAP_MAXPASIDW">PCI_PASID_CAP_MAXPASIDW</dfn>	__BITS(12, 8)	/* Max PASID Width */</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CTL" data-ref="_M/PCI_PASID_CTL">PCI_PASID_CTL</dfn>	0x04	/* Control Register */</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CTL_PASID_EN" data-ref="_M/PCI_PASID_CTL_PASID_EN">PCI_PASID_CTL_PASID_EN</dfn>	__BIT(0+16)	/* PASID Enable */</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CTL_XPERM_EN" data-ref="_M/PCI_PASID_CTL_XPERM_EN">PCI_PASID_CTL_XPERM_EN</dfn>	__BIT(1+16)	/* Execute Permission Enable */</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define	<dfn class="macro" id="_M/PCI_PASID_CTL_PRIVMODE_EN" data-ref="_M/PCI_PASID_CTL_PRIVMODE_EN">PCI_PASID_CTL_PRIVMODE_EN</dfn> __BIT(2+16)	/* Privileged Mode Enable */</u></td></tr>
<tr><th id="2054">2054</th><td></td></tr>
<tr><th id="2055">2055</th><td><i>/*</i></td></tr>
<tr><th id="2056">2056</th><td><i> * Extended capability ID: 0x001c</i></td></tr>
<tr><th id="2057">2057</th><td><i> * LN Requester</i></td></tr>
<tr><th id="2058">2058</th><td><i> */</i></td></tr>
<tr><th id="2059">2059</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CAP" data-ref="_M/PCI_LNR_CAP">PCI_LNR_CAP</dfn>	0x04	/* Capability Register */</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CAP_64" data-ref="_M/PCI_LNR_CAP_64">PCI_LNR_CAP_64</dfn>		__BIT(0)	/* LNR-64 Supported */</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CAP_128" data-ref="_M/PCI_LNR_CAP_128">PCI_LNR_CAP_128</dfn>		__BIT(1)	/* LNR-128 Supported */</u></td></tr>
<tr><th id="2062">2062</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CAP_REGISTMAX" data-ref="_M/PCI_LNR_CAP_REGISTMAX">PCI_LNR_CAP_REGISTMAX</dfn>	__BITS(12, 8)	/* LNR Registration MAX */</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CTL" data-ref="_M/PCI_LNR_CTL">PCI_LNR_CTL</dfn>	0x04	/* Control Register */</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CTL_EN" data-ref="_M/PCI_LNR_CTL_EN">PCI_LNR_CTL_EN</dfn>		__BIT(0+16)	/* LNR Enable */</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CTL_CLS" data-ref="_M/PCI_LNR_CTL_CLS">PCI_LNR_CTL_CLS</dfn>		__BIT(1+16)	/* LNR CLS */</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define	<dfn class="macro" id="_M/PCI_LNR_CTL_REGISTLIM" data-ref="_M/PCI_LNR_CTL_REGISTLIM">PCI_LNR_CTL_REGISTLIM</dfn>	__BITS(28, 24)	/* LNR Registration Limit */</u></td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><i>/*</i></td></tr>
<tr><th id="2069">2069</th><td><i> * Extended capability ID: 0x001d</i></td></tr>
<tr><th id="2070">2070</th><td><i> * Downstream Port Containment</i></td></tr>
<tr><th id="2071">2071</th><td><i> */</i></td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_CCR" data-ref="_M/PCI_DPC_CCR">PCI_DPC_CCR</dfn>	0x04	/* Capability and Control Register */</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCAP_IMSGN" data-ref="_M/PCI_DPCCAP_IMSGN">PCI_DPCCAP_IMSGN</dfn>	__BITS(4, 0)   /* Interrupt Message Number */</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCAP_RPEXT" data-ref="_M/PCI_DPCCAP_RPEXT">PCI_DPCCAP_RPEXT</dfn>	__BIT(5)       /* RP Extensions for DPC */</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCAP_POISONTLPEB" data-ref="_M/PCI_DPCCAP_POISONTLPEB">PCI_DPCCAP_POISONTLPEB</dfn>	__BIT(6)       /* Poisoned TLP Egress Blckng.*/</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCAP_SWTRIG" data-ref="_M/PCI_DPCCAP_SWTRIG">PCI_DPCCAP_SWTRIG</dfn>	__BIT(7)       /* DPC Software Triggering */</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCAP_RPPIOLOGSZ" data-ref="_M/PCI_DPCCAP_RPPIOLOGSZ">PCI_DPCCAP_RPPIOLOGSZ</dfn>	__BITS(11, 8)  /* RP PIO Log Size */</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCAP_DLACTECORS" data-ref="_M/PCI_DPCCAP_DLACTECORS">PCI_DPCCAP_DLACTECORS</dfn>	__BIT(12)      /* DL_Active ERR_COR Signaling*/</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCTL_TIRGEN" data-ref="_M/PCI_DPCCTL_TIRGEN">PCI_DPCCTL_TIRGEN</dfn>	__BITS(17, 16) /* DPC Trigger Enable */</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCTL_COMPCTL" data-ref="_M/PCI_DPCCTL_COMPCTL">PCI_DPCCTL_COMPCTL</dfn>	__BIT(18)      /* DPC Completion Control */</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCTL_IE" data-ref="_M/PCI_DPCCTL_IE">PCI_DPCCTL_IE</dfn>		__BIT(19)      /* DPC Interrupt Enable */</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCTL_ERRCOREN" data-ref="_M/PCI_DPCCTL_ERRCOREN">PCI_DPCCTL_ERRCOREN</dfn>	__BIT(20)      /* DPC ERR_COR enable */</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCTL_POISONTLPEB" data-ref="_M/PCI_DPCCTL_POISONTLPEB">PCI_DPCCTL_POISONTLPEB</dfn>	__BIT(21)      /* Poisoned TLP Egress Blckng.*/</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCTL_SWTRIG" data-ref="_M/PCI_DPCCTL_SWTRIG">PCI_DPCCTL_SWTRIG</dfn>	__BIT(22)      /* DPC Software Trigger */</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCCTL_DLACTECOR" data-ref="_M/PCI_DPCCTL_DLACTECOR">PCI_DPCCTL_DLACTECOR</dfn>	__BIT(23)      /* DL_Active ERR_COR Enable */</u></td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_STATESID" data-ref="_M/PCI_DPC_STATESID">PCI_DPC_STATESID</dfn> 0x08	/* Status and Error Source ID Register */</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCSTAT_TSTAT" data-ref="_M/PCI_DPCSTAT_TSTAT">PCI_DPCSTAT_TSTAT</dfn>	__BIT(0)       /* DPC Trigger Staus */</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCSTAT_TREASON" data-ref="_M/PCI_DPCSTAT_TREASON">PCI_DPCSTAT_TREASON</dfn>	__BITS(2, 1)   /* DPC Trigger Reason */</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCSTAT_ISTAT" data-ref="_M/PCI_DPCSTAT_ISTAT">PCI_DPCSTAT_ISTAT</dfn>	__BIT(3)       /* DPC Interrupt Status */</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCSTAT_RPBUSY" data-ref="_M/PCI_DPCSTAT_RPBUSY">PCI_DPCSTAT_RPBUSY</dfn>	__BIT(4)       /* DPC RP Busy */</u></td></tr>
<tr><th id="2093">2093</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCSTAT_TRIGREXT" data-ref="_M/PCI_DPCSTAT_TRIGREXT">PCI_DPCSTAT_TRIGREXT</dfn>	__BITS(6, 5)   /* DPC Trigger Reason Extntn. */</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCSTAT_RPPIOFEP" data-ref="_M/PCI_DPCSTAT_RPPIOFEP">PCI_DPCSTAT_RPPIOFEP</dfn>	__BITS(12, 8)  /* RP PIO First Error Pointer */</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPCESID" data-ref="_M/PCI_DPCESID">PCI_DPCESID</dfn>		__BITS(31, 16) /* DPC Error Source ID */</u></td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_STAT" data-ref="_M/PCI_DPC_RPPIO_STAT">PCI_DPC_RPPIO_STAT</dfn> 0x0c	/* RP PIO Status Register */</u></td></tr>
<tr><th id="2098">2098</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_CFGUR_CPL" data-ref="_M/PCI_DPC_RPPIO_CFGUR_CPL">PCI_DPC_RPPIO_CFGUR_CPL</dfn>	__BIT(0)       /* CfgReq received UR Complt. */</u></td></tr>
<tr><th id="2099">2099</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_CFGCA_CPL" data-ref="_M/PCI_DPC_RPPIO_CFGCA_CPL">PCI_DPC_RPPIO_CFGCA_CPL</dfn>	__BIT(1)       /* CfgReq received CA Complt. */</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_CFG_CTO" data-ref="_M/PCI_DPC_RPPIO_CFG_CTO">PCI_DPC_RPPIO_CFG_CTO</dfn>	__BIT(2)       /* CfgReq Completion Timeout */</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_IOUR_CPL" data-ref="_M/PCI_DPC_RPPIO_IOUR_CPL">PCI_DPC_RPPIO_IOUR_CPL</dfn>	__BIT(8)       /* I/OReq received UR Complt. */</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_IOCA_CPL" data-ref="_M/PCI_DPC_RPPIO_IOCA_CPL">PCI_DPC_RPPIO_IOCA_CPL</dfn>	__BIT(9)       /* I/OReq received CA Complt. */</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_IO_CTO" data-ref="_M/PCI_DPC_RPPIO_IO_CTO">PCI_DPC_RPPIO_IO_CTO</dfn>	__BIT(10)      /* I/OReq Completion Timeout */</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_MEMUR_CPL" data-ref="_M/PCI_DPC_RPPIO_MEMUR_CPL">PCI_DPC_RPPIO_MEMUR_CPL</dfn>	__BIT(16)      /* MemReq received UR Complt. */</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_MEMCA_CPL" data-ref="_M/PCI_DPC_RPPIO_MEMCA_CPL">PCI_DPC_RPPIO_MEMCA_CPL</dfn>	__BIT(17)      /* MemReq received CA Complt. */</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_MEM_CTO" data-ref="_M/PCI_DPC_RPPIO_MEM_CTO">PCI_DPC_RPPIO_MEM_CTO</dfn>	__BIT(18)      /* MemReq Completion Timeout */</u></td></tr>
<tr><th id="2107">2107</th><td>	</td></tr>
<tr><th id="2108">2108</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_MASK" data-ref="_M/PCI_DPC_RPPIO_MASK">PCI_DPC_RPPIO_MASK</dfn> 0x10	/* RP PIO Mask Register */</u></td></tr>
<tr><th id="2109">2109</th><td>  <i>/* Bits are the same as RP PIO Status Register */</i></td></tr>
<tr><th id="2110">2110</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_SEVE" data-ref="_M/PCI_DPC_RPPIO_SEVE">PCI_DPC_RPPIO_SEVE</dfn> 0x14	/* RP PIO Severity Register */</u></td></tr>
<tr><th id="2111">2111</th><td>  <i>/* Same */</i></td></tr>
<tr><th id="2112">2112</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_SYSERR" data-ref="_M/PCI_DPC_RPPIO_SYSERR">PCI_DPC_RPPIO_SYSERR</dfn> 0x18 /* RP PIO SysError Register */</u></td></tr>
<tr><th id="2113">2113</th><td>  <i>/* Same */</i></td></tr>
<tr><th id="2114">2114</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_EXCPT" data-ref="_M/PCI_DPC_RPPIO_EXCPT">PCI_DPC_RPPIO_EXCPT</dfn> 0x1c /* RP PIO Exception Register */</u></td></tr>
<tr><th id="2115">2115</th><td>  <i>/* Same */</i></td></tr>
<tr><th id="2116">2116</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_HLOG" data-ref="_M/PCI_DPC_RPPIO_HLOG">PCI_DPC_RPPIO_HLOG</dfn> 0x20	/* RP PIO Header Log Register */</u></td></tr>
<tr><th id="2117">2117</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_IMPSLOG" data-ref="_M/PCI_DPC_RPPIO_IMPSLOG">PCI_DPC_RPPIO_IMPSLOG</dfn> 0x30 /* RP PIO ImpSpec Log Register */</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define	<dfn class="macro" id="_M/PCI_DPC_RPPIO_TLPPLOG" data-ref="_M/PCI_DPC_RPPIO_TLPPLOG">PCI_DPC_RPPIO_TLPPLOG</dfn> 0x34 /* RP PIO TLP Prefix Log Register */</u></td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td><i>/*</i></td></tr>
<tr><th id="2121">2121</th><td><i> * Extended capability ID: 0x001e</i></td></tr>
<tr><th id="2122">2122</th><td><i> * L1 PM Substates</i></td></tr>
<tr><th id="2123">2123</th><td><i> */</i></td></tr>
<tr><th id="2124">2124</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP" data-ref="_M/PCI_L1PM_CAP">PCI_L1PM_CAP</dfn>	0x04	/* Capabilities Register */</u></td></tr>
<tr><th id="2125">2125</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_PCIPM12" data-ref="_M/PCI_L1PM_CAP_PCIPM12">PCI_L1PM_CAP_PCIPM12</dfn>	__BIT(0)	/* PCI-PM L1.2 Supported */</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_PCIPM11" data-ref="_M/PCI_L1PM_CAP_PCIPM11">PCI_L1PM_CAP_PCIPM11</dfn>	__BIT(1)	/* PCI-PM L1.1 Supported */</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_ASPM12" data-ref="_M/PCI_L1PM_CAP_ASPM12">PCI_L1PM_CAP_ASPM12</dfn>	__BIT(2)	/* ASPM L1.2 Supported */</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_ASPM11" data-ref="_M/PCI_L1PM_CAP_ASPM11">PCI_L1PM_CAP_ASPM11</dfn>	__BIT(3)	/* ASPM L1.1 Supported */</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_L1PM" data-ref="_M/PCI_L1PM_CAP_L1PM">PCI_L1PM_CAP_L1PM</dfn>	__BIT(4)	/* L1 PM Substates Supported */</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_LA" data-ref="_M/PCI_L1PM_CAP_LA">PCI_L1PM_CAP_LA</dfn>	__BIT(5)		/* Link Activation Supported */</u></td></tr>
<tr><th id="2131">2131</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_PCMRT" data-ref="_M/PCI_L1PM_CAP_PCMRT">PCI_L1PM_CAP_PCMRT</dfn>	__BITS(15, 8) /*Port Common Mode Restore Time*/</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_PTPOSCALE" data-ref="_M/PCI_L1PM_CAP_PTPOSCALE">PCI_L1PM_CAP_PTPOSCALE</dfn>	__BITS(17, 16)	/* Port T_POWER_ON Scale */</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CAP_PTPOVAL" data-ref="_M/PCI_L1PM_CAP_PTPOVAL">PCI_L1PM_CAP_PTPOVAL</dfn>	__BITS(23, 19)	/* Port T_POWER_ON Value */</u></td></tr>
<tr><th id="2134">2134</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1" data-ref="_M/PCI_L1PM_CTL1">PCI_L1PM_CTL1</dfn>	0x08	/* Control Register 1 */</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_PCIPM12_EN" data-ref="_M/PCI_L1PM_CTL1_PCIPM12_EN">PCI_L1PM_CTL1_PCIPM12_EN</dfn> __BIT(0)	/* PCI-PM L1.2 Enable */</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_PCIPM11_EN" data-ref="_M/PCI_L1PM_CTL1_PCIPM11_EN">PCI_L1PM_CTL1_PCIPM11_EN</dfn> __BIT(1)	/* PCI-PM L1.1 Enable */</u></td></tr>
<tr><th id="2137">2137</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_ASPM12_EN" data-ref="_M/PCI_L1PM_CTL1_ASPM12_EN">PCI_L1PM_CTL1_ASPM12_EN</dfn>	__BIT(2)	/* ASPM L1.2 Enable */</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_ASPM11_EN" data-ref="_M/PCI_L1PM_CTL1_ASPM11_EN">PCI_L1PM_CTL1_ASPM11_EN</dfn>	__BIT(3)	/* ASPM L1.1 Enable */</u></td></tr>
<tr><th id="2139">2139</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_LAIE" data-ref="_M/PCI_L1PM_CTL1_LAIE">PCI_L1PM_CTL1_LAIE</dfn>	__BIT(4)	/* Link Activation Int. En. */</u></td></tr>
<tr><th id="2140">2140</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_LA" data-ref="_M/PCI_L1PM_CTL1_LA">PCI_L1PM_CTL1_LA</dfn>	__BIT(5)	/* Link Activation Control */</u></td></tr>
<tr><th id="2141">2141</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_CMRT" data-ref="_M/PCI_L1PM_CTL1_CMRT">PCI_L1PM_CTL1_CMRT</dfn>	__BITS(15, 8)	/* Common Mode Restore Time */</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_LTRTHVAL" data-ref="_M/PCI_L1PM_CTL1_LTRTHVAL">PCI_L1PM_CTL1_LTRTHVAL</dfn>	__BITS(25, 16)	/* LTR L1.2 THRESHOLD Value */</u></td></tr>
<tr><th id="2143">2143</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL1_LTRTHSCALE" data-ref="_M/PCI_L1PM_CTL1_LTRTHSCALE">PCI_L1PM_CTL1_LTRTHSCALE</dfn> __BITS(31, 29)	/* LTR L1.2 THRESHOLD Scale */</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL2" data-ref="_M/PCI_L1PM_CTL2">PCI_L1PM_CTL2</dfn>	0x0c	/* Control Register 2 */</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL2_TPOSCALE" data-ref="_M/PCI_L1PM_CTL2_TPOSCALE">PCI_L1PM_CTL2_TPOSCALE</dfn>	__BITS(1, 0)	/* T_POWER_ON Scale */</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_CTL2_TPOVAL" data-ref="_M/PCI_L1PM_CTL2_TPOVAL">PCI_L1PM_CTL2_TPOVAL</dfn>	__BITS(7, 3)	/* T_POWER_ON Value */</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_STAT" data-ref="_M/PCI_L1PM_STAT">PCI_L1PM_STAT</dfn>	0x10	/* Status Register */</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define	<dfn class="macro" id="_M/PCI_L1PM_STAT_LA" data-ref="_M/PCI_L1PM_STAT_LA">PCI_L1PM_STAT_LA</dfn>	__BIT(0)	/* Link Activation Status */</u></td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td><i>/*</i></td></tr>
<tr><th id="2151">2151</th><td><i> * Extended capability ID: 0x001f</i></td></tr>
<tr><th id="2152">2152</th><td><i> * Precision Time Management</i></td></tr>
<tr><th id="2153">2153</th><td><i> */</i></td></tr>
<tr><th id="2154">2154</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CAP" data-ref="_M/PCI_PTM_CAP">PCI_PTM_CAP</dfn>	0x04	/* Capabilities Register */</u></td></tr>
<tr><th id="2155">2155</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CAP_REQ" data-ref="_M/PCI_PTM_CAP_REQ">PCI_PTM_CAP_REQ</dfn>		__BIT(0)	/* PTM Requester Capable */</u></td></tr>
<tr><th id="2156">2156</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CAP_RESP" data-ref="_M/PCI_PTM_CAP_RESP">PCI_PTM_CAP_RESP</dfn>	__BIT(1)	/* PTM Responder Capable */</u></td></tr>
<tr><th id="2157">2157</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CAP_ROOT" data-ref="_M/PCI_PTM_CAP_ROOT">PCI_PTM_CAP_ROOT</dfn>	__BIT(2)	/* PTM Root Capable */</u></td></tr>
<tr><th id="2158">2158</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CAP_LCLCLKGRNL" data-ref="_M/PCI_PTM_CAP_LCLCLKGRNL">PCI_PTM_CAP_LCLCLKGRNL</dfn>	__BITS(15, 8)	/* Local Clock Granularity */</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CTL" data-ref="_M/PCI_PTM_CTL">PCI_PTM_CTL</dfn>	0x08	/* Control Register */</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CTL_EN" data-ref="_M/PCI_PTM_CTL_EN">PCI_PTM_CTL_EN</dfn>		__BIT(0)	/* PTM Enable */</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CTL_ROOTSEL" data-ref="_M/PCI_PTM_CTL_ROOTSEL">PCI_PTM_CTL_ROOTSEL</dfn>	__BIT(1)	/* Root Select */</u></td></tr>
<tr><th id="2162">2162</th><td><u>#define	<dfn class="macro" id="_M/PCI_PTM_CTL_EFCTGRNL" data-ref="_M/PCI_PTM_CTL_EFCTGRNL">PCI_PTM_CTL_EFCTGRNL</dfn>	__BITS(15, 8)	/* Effective Granularity */</u></td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td><i>/*</i></td></tr>
<tr><th id="2165">2165</th><td><i> * Extended capability ID: 0x0020</i></td></tr>
<tr><th id="2166">2166</th><td><i> * M-PCIe</i></td></tr>
<tr><th id="2167">2167</th><td><i> */</i></td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td><i>/*</i></td></tr>
<tr><th id="2170">2170</th><td><i> * Extended capability ID: 0x0021</i></td></tr>
<tr><th id="2171">2171</th><td><i> * Function Reading Status Queueing</i></td></tr>
<tr><th id="2172">2172</th><td><i> */</i></td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td><i>/*</i></td></tr>
<tr><th id="2175">2175</th><td><i> * Extended capability ID: 0x0022</i></td></tr>
<tr><th id="2176">2176</th><td><i> * Readiness Time Reporting</i></td></tr>
<tr><th id="2177">2177</th><td><i> */</i></td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td><i>/*</i></td></tr>
<tr><th id="2180">2180</th><td><i> * Extended capability ID: 0x0023</i></td></tr>
<tr><th id="2181">2181</th><td><i> * Designated Vendor-Specific</i></td></tr>
<tr><th id="2182">2182</th><td><i> */</i></td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td><i>/*</i></td></tr>
<tr><th id="2185">2185</th><td><i> * Extended capability ID: 0x0024</i></td></tr>
<tr><th id="2186">2186</th><td><i> * VF Resizable BAR</i></td></tr>
<tr><th id="2187">2187</th><td><i> */</i></td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td><i>/*</i></td></tr>
<tr><th id="2190">2190</th><td><i> * Extended capability ID: 0x0028</i></td></tr>
<tr><th id="2191">2191</th><td><i> * Hierarchy ID</i></td></tr>
<tr><th id="2192">2192</th><td><i> */</i></td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td><i>/*</i></td></tr>
<tr><th id="2195">2195</th><td><i> * Extended capability ID: 0x0029</i></td></tr>
<tr><th id="2196">2196</th><td><i> * Native PCIe Enclosure Management</i></td></tr>
<tr><th id="2197">2197</th><td><i> */</i></td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td><u>#<span data-ppcond="34">endif</span> /* _DEV_PCI_PCIREG_H_ */</u></td></tr>
<tr><th id="2200">2200</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='pci_subr.c.html'>netbsd/sys/dev/pci/pci_subr.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
