{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745538187430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745538187430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 06:43:07 2025 " "Processing started: Fri Apr 25 06:43:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745538187430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538187430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Top -c Pipeline_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Top -c Pipeline_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538187430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745538187530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745538187530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.v 1 1 " "Found 1 design units, including 1 entities, in source file Register_File.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extend.v 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Sign_Extend.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Writeback_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Writeback_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_cycle " "Found entity 1: writeback_cycle" {  } { { "Writeback_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Writeback_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Cyle.v 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Cyle.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "Decode_Cyle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file PC_Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Top " "Found entity 1: Control_Unit_Top" {  } { { "Control_Unit_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Control_Unit_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Hazard_unit.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Execute_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute_cycle " "Found entity 1: execute_cycle" {  } { { "Execute_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Execute_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/ALU.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/ALU_Decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "pipeline_tb.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/pipeline_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Data_Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Data_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Main_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Main_Decoder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190607 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1745538190608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 2 2 " "Found 2 design units, including 2 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190608 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_3_by_1 " "Found entity 2: Mux_3_by_1" {  } { { "Mux.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Mux.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_cycle " "Found entity 1: memory_cycle" {  } { { "Memory_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Memory_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Fetch_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file Pipeline_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_top " "Found entity 1: Pipeline_top" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538190616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JumpE Decode_Cyle.v(115) " "Verilog HDL Implicit Net warning at Decode_Cyle.v(115): created implicit net for \"JumpE\"" {  } { { "Decode_Cyle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCPlus_E Execute_Cycle.v(75) " "Verilog HDL Implicit Net warning at Execute_Cycle.v(75): created implicit net for \"PCPlus_E\"" {  } { { "Execute_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Execute_Cycle.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardAE Pipeline_Top.v(137) " "Verilog HDL Implicit Net warning at Pipeline_Top.v(137): created implicit net for \"ForwardAE\"" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardBE Pipeline_Top.v(138) " "Verilog HDL Implicit Net warning at Pipeline_Top.v(138): created implicit net for \"ForwardBE\"" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_top " "Elaborating entity \"Pipeline_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745538190632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_cycle fetch_cycle:Fetch " "Elaborating entity \"fetch_cycle\" for hierarchy \"fetch_cycle:Fetch\"" {  } { { "Pipeline_Top.v" "Fetch" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux fetch_cycle:Fetch\|Mux:PC_MUX " "Elaborating entity \"Mux\" for hierarchy \"fetch_cycle:Fetch\|Mux:PC_MUX\"" {  } { { "Fetch_Cycle.v" "PC_MUX" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module fetch_cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"fetch_cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.v" "Program_Counter" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory fetch_cycle:Fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"fetch_cycle:Fetch\|Instruction_Memory:IMEM\"" {  } { { "Fetch_Cycle.v" "IMEM" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190639 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Instruction_Memory.v(6) " "Net \"mem.data_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745538190639 "|Pipeline_top|fetch_cycle:Fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Instruction_Memory.v(6) " "Net \"mem.waddr_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745538190639 "|Pipeline_top|fetch_cycle:Fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Instruction_Memory.v(6) " "Net \"mem.we_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745538190639 "|Pipeline_top|fetch_cycle:Fetch|Instruction_Memory:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder fetch_cycle:Fetch\|PC_Adder:PC_adder " "Elaborating entity \"PC_Adder\" for hierarchy \"fetch_cycle:Fetch\|PC_Adder:PC_adder\"" {  } { { "Fetch_Cycle.v" "PC_adder" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cycle decode_cycle:Decode " "Elaborating entity \"decode_cycle\" for hierarchy \"decode_cycle:Decode\"" {  } { { "Pipeline_Top.v" "Decode" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JumpE Decode_Cyle.v(115) " "Verilog HDL or VHDL warning at Decode_Cyle.v(115): object \"JumpE\" assigned a value but never read" {  } { { "Decode_Cyle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745538190641 "|Pipeline_top|decode_cycle:Decode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Jump Decode_Cyle.v(9) " "Output port \"Jump\" at Decode_Cyle.v(9) has no driver" {  } { { "Decode_Cyle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745538190641 "|Pipeline_top|decode_cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Top decode_cycle:Decode\|Control_Unit_Top:control " "Elaborating entity \"Control_Unit_Top\" for hierarchy \"decode_cycle:Decode\|Control_Unit_Top:control\"" {  } { { "Decode_Cyle.v" "control" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder decode_cycle:Decode\|Control_Unit_Top:control\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"decode_cycle:Decode\|Control_Unit_Top:control\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit_Top.v" "Main_Decoder" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Control_Unit_Top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder decode_cycle:Decode\|Control_Unit_Top:control\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"decode_cycle:Decode\|Control_Unit_Top:control\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit_Top.v" "ALU_Decoder" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Control_Unit_Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File decode_cycle:Decode\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"decode_cycle:Decode\|Register_File:rf\"" {  } { { "Decode_Cyle.v" "rf" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend decode_cycle:Decode\|Sign_Extend:extension " "Elaborating entity \"Sign_Extend\" for hierarchy \"decode_cycle:Decode\|Sign_Extend:extension\"" {  } { { "Decode_Cyle.v" "extension" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Sign_Extend.v(16) " "Verilog HDL assignment warning at Sign_Extend.v(16): truncated value with size 33 to match size of target (32)" {  } { { "Sign_Extend.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Sign_Extend.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745538190642 "|Pipeline_top|decode_cycle:Decode|Sign_Extend:extension"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_cycle execute_cycle:Execute " "Elaborating entity \"execute_cycle\" for hierarchy \"execute_cycle:Execute\"" {  } { { "Pipeline_Top.v" "Execute" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCE_r Execute_Cycle.v(29) " "Verilog HDL or VHDL warning at Execute_Cycle.v(29): object \"PCE_r\" assigned a value but never read" {  } { { "Execute_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Execute_Cycle.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745538190642 "|Pipeline_top|execute_cycle:Execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_by_1 execute_cycle:Execute\|Mux_3_by_1:SrcA_Mux " "Elaborating entity \"Mux_3_by_1\" for hierarchy \"execute_cycle:Execute\|Mux_3_by_1:SrcA_Mux\"" {  } { { "Execute_Cycle.v" "SrcA_Mux" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Execute_Cycle.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU execute_cycle:Execute\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"execute_cycle:Execute\|ALU:ALU\"" {  } { { "Execute_Cycle.v" "ALU" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Execute_Cycle.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 ALU.v(38) " "Verilog HDL assignment warning at ALU.v(38): truncated value with size 63 to match size of target (32)" {  } { { "ALU.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/ALU.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745538190649 "|Pipeline_top|execute_cycle:Execute|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cycle memory_cycle:Memory " "Elaborating entity \"memory_cycle\" for hierarchy \"memory_cycle:Memory\"" {  } { { "Pipeline_Top.v" "Memory" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory memory_cycle:Memory\|Data_Memory:dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"memory_cycle:Memory\|Data_Memory:dmem\"" {  } { { "Memory_Cycle.v" "dmem" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Memory_Cycle.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_cycle writeback_cycle:WriteBack " "Elaborating entity \"writeback_cycle\" for hierarchy \"writeback_cycle:WriteBack\"" {  } { { "Pipeline_Top.v" "WriteBack" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:Forwarding_block " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:Forwarding_block\"" {  } { { "Pipeline_Top.v" "Forwarding_block" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190651 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745538190855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745538190893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538190893 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538190902 "|Pipeline_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538190902 "|Pipeline_top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745538190902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745538190902 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745538190902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745538190902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745538190904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 06:43:10 2025 " "Processing ended: Fri Apr 25 06:43:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745538190904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745538190904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745538190904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538190904 ""}
