// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/01/2020 15:34:23"

// 
// Device: Altera 5M240ZM68C4 Package MBGA68
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU (
	a,
	b,
	sel,
	zeroFlag,
	res);
input 	[7:0] a;
input 	[7:0] b;
input 	[2:0] sel;
output 	zeroFlag;
output 	[7:0] res;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~42 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 ;
wire \Mult0|auto_generated|cs2a[0]~COUT ;
wire \Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ;
wire \Mult0|auto_generated|cs1a[0]~COUT ;
wire \Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ;
wire \Mult0|auto_generated|cs1a[1]~COUT ;
wire \Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ;
wire \Mult0|auto_generated|op_2~2 ;
wire \Mult0|auto_generated|op_2~2COUT1_21 ;
wire \Mult0|auto_generated|op_2~17 ;
wire \Mult0|auto_generated|op_2~17COUT1_22 ;
wire \Mult0|auto_generated|op_2~5_combout ;
wire \Mult0|auto_generated|cs2a[1]~COUT ;
wire \Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ;
wire \Mult0|auto_generated|cs2a[2]~COUT ;
wire \Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~7COUT1_31 ;
wire \Mult0|auto_generated|op_1~12 ;
wire \Mult0|auto_generated|op_1~12COUT1_32 ;
wire \Mult0|auto_generated|op_1~2 ;
wire \Mult0|auto_generated|op_1~2COUT1_33 ;
wire \Mult0|auto_generated|op_1~27 ;
wire \Mult0|auto_generated|op_1~15_combout ;
wire \Mult0|auto_generated|op_2~0_combout ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Mult0|auto_generated|op_1~5_combout ;
wire \Mult0|auto_generated|op_5~7 ;
wire \Mult0|auto_generated|op_5~7COUT1_41 ;
wire \Mult0|auto_generated|op_5~2 ;
wire \Mult0|auto_generated|op_5~2COUT1_42 ;
wire \Mult0|auto_generated|op_5~17 ;
wire \Mult0|auto_generated|op_5~17COUT1_43 ;
wire \Mult0|auto_generated|op_5~22 ;
wire \Mult0|auto_generated|op_5~22COUT1_44 ;
wire \Mult0|auto_generated|op_5~12 ;
wire \Mult0|auto_generated|op_2~15_combout ;
wire \Mult0|auto_generated|op_1~25_combout ;
wire \Mult0|auto_generated|op_5~37 ;
wire \Mult0|auto_generated|op_5~37COUT1_45 ;
wire \Mult0|auto_generated|op_5~25_combout ;
wire \Div0|auto_generated|divider|divider|selnose[27]~0_combout ;
wire \Mux0~3_combout ;
wire \Div0|auto_generated|divider|divider|selnose[9]~3_combout ;
wire \Mux1~2_combout ;
wire \Mux0~2_combout ;
wire \Mux0~1_combout ;
wire \Add0~50_combout ;
wire \Add0~49_combout ;
wire \Add0~48_combout ;
wire \Add0~40_combout ;
wire \Add0~41_combout ;
wire \Add0~44_cout0 ;
wire \Add0~44COUT1_54 ;
wire \Add0~7 ;
wire \Add0~7COUT1_55 ;
wire \Add0~2 ;
wire \Add0~2COUT1_56 ;
wire \Add0~17 ;
wire \Add0~17COUT1_57 ;
wire \Add0~22 ;
wire \Add0~52_combout ;
wire \Add0~47_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_58 ;
wire \Add0~37 ;
wire \Add0~37COUT1_59 ;
wire \Add0~25_combout ;
wire \Mux0~0_combout ;
wire \res~5_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~3_combout ;
wire \res~7_combout ;
wire \Add0~35_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mult0|auto_generated|op_5~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~1_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[8]~7_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ;
wire \Mux0~9_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \res~6_combout ;
wire \Add0~51_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_60 ;
wire \Add0~30_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mult0|auto_generated|cs1a[2]~COUT ;
wire \Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ;
wire \Mult0|auto_generated|op_2~7 ;
wire \Mult0|auto_generated|op_2~7COUT1_23 ;
wire \Mult0|auto_generated|op_2~10_combout ;
wire \Mult0|auto_generated|op_3~0_combout ;
wire \Mult0|auto_generated|op_1~17 ;
wire \Mult0|auto_generated|op_1~17COUT1_34 ;
wire \Mult0|auto_generated|op_1~20_combout ;
wire \Mult0|auto_generated|op_5~27 ;
wire \Mult0|auto_generated|op_5~27COUT1_46 ;
wire \Mult0|auto_generated|op_5~30_combout ;
wire \Mux0~6_combout ;
wire \Mux0~7_combout ;
wire \Mux0~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Mult0|auto_generated|op_5~10_combout ;
wire \Mux3~2_combout ;
wire \Add0~10_combout ;
wire \res~2_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~3_combout ;
wire \res~4_combout ;
wire \Add0~20_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~9_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[24]~18_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Mult0|auto_generated|op_5~20_combout ;
wire \Div0|auto_generated|divider|divider|selnose[36]~2_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[34]~15_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~19_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~22_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|selnose[45]~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[35]~10_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[43]~16_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[41]~23_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[44]~11_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~17_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~21_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~24_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~12_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Mult0|auto_generated|op_5~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Add0~5_combout ;
wire \res~1_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6_combout ;
wire \Mult0|auto_generated|op_5~0_combout ;
wire \Mux6~2_combout ;
wire \res~0_combout ;
wire \Add0~0_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~3_combout ;
wire \Equal0~0_combout ;
wire \Add0~15_combout ;
wire \res~3_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mult0|auto_generated|op_5~15_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire [9:0] \Mult0|auto_generated|le6a ;
wire [9:0] \Mult0|auto_generated|le5a ;
wire [9:0] \Mult0|auto_generated|le4a ;
wire [9:0] \Mult0|auto_generated|le3a ;
wire [2:0] \sel~combout ;
wire [8:0] \Mult0|auto_generated|le7a ;
wire [4:0] \Mult0|auto_generated|cs1a ;
wire [7:0] \a~combout ;
wire [4:0] \Mult0|auto_generated|cs2a ;
wire [7:0] \b~combout ;


// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [5]),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [1]),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxv_lcell \Mult0|auto_generated|cs1a[0] (
// Equation(s):
// \Mult0|auto_generated|cs1a [0] = ((\b~combout [1]))
// \Mult0|auto_generated|cs1a[0]~COUT  = CARRY(((\b~combout [1])))
// \Mult0|auto_generated|cs1a[0]~COUTCOUT1_9  = CARRY(((\b~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [0]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[0] .lut_mask = "cccc";
defparam \Mult0|auto_generated|cs1a[0] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|cs1a[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [0]),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxv_lcell \Mult0|auto_generated|cs2a[0] (
// Equation(s):
// \Mult0|auto_generated|cs2a [0] = (\b~combout [0])
// \Mult0|auto_generated|cs2a[0]~COUT  = CARRY(((\b~combout [1])))
// \Mult0|auto_generated|cs2a[0]~COUTCOUT1_9  = CARRY(((\b~combout [1])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [0]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[0] .lut_mask = "aacc";
defparam \Mult0|auto_generated|cs2a[0] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|cs2a[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [6]),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxv_lcell \Mult0|auto_generated|le3a[6] (
// Equation(s):
// \Mult0|auto_generated|le3a [6] = LCELL((\Mult0|auto_generated|cs2a [0] & ((\Mult0|auto_generated|cs1a [0] $ (\a~combout [6])))) # (!\Mult0|auto_generated|cs2a [0] & (!\a~combout [5] & (\Mult0|auto_generated|cs1a [0]))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\Mult0|auto_generated|cs1a [0]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[6] .lut_mask = "34c4";
defparam \Mult0|auto_generated|le3a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [4]),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [3]),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [3]),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [2]),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxv_lcell \Mult0|auto_generated|cs2a[1] (
// Equation(s):
// \Mult0|auto_generated|cs2a [1] = (\b~combout [2] $ ((\Mult0|auto_generated|cs2a[0]~COUT )))
// \Mult0|auto_generated|cs2a[1]~COUT  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs2a[0]~COUT ) # (!\b~combout [2]))))
// \Mult0|auto_generated|cs2a[1]~COUTCOUT1_10  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ) # (!\b~combout [2]))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [1]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .lut_mask = "3c15";
defparam \Mult0|auto_generated|cs2a[1] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxv_lcell \Mult0|auto_generated|cs1a[1] (
// Equation(s):
// \Mult0|auto_generated|cs1a [1] = \b~combout [3] $ (((\b~combout [2] & (\Mult0|auto_generated|cs1a[0]~COUT ))))
// \Mult0|auto_generated|cs1a[1]~COUT  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs1a[0]~COUT ) # (!\b~combout [2]))))
// \Mult0|auto_generated|cs1a[1]~COUTCOUT1_10  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ) # (!\b~combout [2]))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [1]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[1]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .lut_mask = "6a15";
defparam \Mult0|auto_generated|cs1a[1] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxv_lcell \Mult0|auto_generated|le4a[4] (
// Equation(s):
// \Mult0|auto_generated|le4a [4] = LCELL((\Mult0|auto_generated|cs2a [1] & (\a~combout [4] $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\a~combout [3] & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\a~combout [3]),
	.datac(\Mult0|auto_generated|cs2a [1]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[4] .lut_mask = "53a0";
defparam \Mult0|auto_generated|le4a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxv_lcell \Mult0|auto_generated|le3a[5] (
// Equation(s):
// \Mult0|auto_generated|le3a [5] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ (((\a~combout [5]))))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & (!\a~combout [4]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [0]),
	.datab(\Mult0|auto_generated|cs1a [0]),
	.datac(\a~combout [4]),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[5] .lut_mask = "268c";
defparam \Mult0|auto_generated|le3a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxv_lcell \Mult0|auto_generated|le3a[4] (
// Equation(s):
// \Mult0|auto_generated|le3a [4] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ ((\a~combout [4])))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & ((!\a~combout [3])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [0]),
	.datab(\Mult0|auto_generated|cs1a [0]),
	.datac(\a~combout [4]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[4] .lut_mask = "286c";
defparam \Mult0|auto_generated|le3a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [5]),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [4]),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxv_lcell \Mult0|auto_generated|cs1a[2] (
// Equation(s):
// \Mult0|auto_generated|cs1a [2] = \b~combout [5] $ (((\b~combout [4] & (!\Mult0|auto_generated|cs1a[1]~COUT ))))
// \Mult0|auto_generated|cs1a[2]~COUT  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs1a[1]~COUT )))
// \Mult0|auto_generated|cs1a[2]~COUTCOUT1_11  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[1]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [2]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[2]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[2] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[2] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[2] .lut_mask = "a6ae";
defparam \Mult0|auto_generated|cs1a[2] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[2] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxv_lcell \Mult0|auto_generated|op_2~0 (
// Equation(s):
// \Mult0|auto_generated|op_2~0_combout  = \Mult0|auto_generated|le3a [4] $ ((\Mult0|auto_generated|cs1a [2]))
// \Mult0|auto_generated|op_2~2  = CARRY((\Mult0|auto_generated|le3a [4] & (\Mult0|auto_generated|cs1a [2])))
// \Mult0|auto_generated|op_2~2COUT1_21  = CARRY((\Mult0|auto_generated|le3a [4] & (\Mult0|auto_generated|cs1a [2])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [4]),
	.datab(\Mult0|auto_generated|cs1a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~2 ),
	.cout1(\Mult0|auto_generated|op_2~2COUT1_21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_2~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxv_lcell \Mult0|auto_generated|op_2~15 (
// Equation(s):
// \Mult0|auto_generated|op_2~15_combout  = (\Mult0|auto_generated|le3a [5] $ ((\Mult0|auto_generated|op_2~2 )))
// \Mult0|auto_generated|op_2~17  = CARRY(((!\Mult0|auto_generated|op_2~2 ) # (!\Mult0|auto_generated|le3a [5])))
// \Mult0|auto_generated|op_2~17COUT1_22  = CARRY(((!\Mult0|auto_generated|op_2~2COUT1_21 ) # (!\Mult0|auto_generated|le3a [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_2~2 ),
	.cin1(\Mult0|auto_generated|op_2~2COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~17 ),
	.cout1(\Mult0|auto_generated|op_2~17COUT1_22 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~15 .lut_mask = "3c3f";
defparam \Mult0|auto_generated|op_2~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxv_lcell \Mult0|auto_generated|op_2~5 (
// Equation(s):
// \Mult0|auto_generated|op_2~5_combout  = \Mult0|auto_generated|le3a [6] $ (\Mult0|auto_generated|le4a [4] $ ((!\Mult0|auto_generated|op_2~17 )))
// \Mult0|auto_generated|op_2~7  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_2~17 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & !\Mult0|auto_generated|op_2~17 )))
// \Mult0|auto_generated|op_2~7COUT1_23  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_2~17COUT1_22 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & 
// !\Mult0|auto_generated|op_2~17COUT1_22 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [6]),
	.datab(\Mult0|auto_generated|le4a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_2~17 ),
	.cin1(\Mult0|auto_generated|op_2~17COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~7 ),
	.cout1(\Mult0|auto_generated|op_2~7COUT1_23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~5 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_2~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [0]),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [6]),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxv_lcell \Mult0|auto_generated|cs2a[2] (
// Equation(s):
// \Mult0|auto_generated|cs2a [2] = (\b~combout [4] $ ((!\Mult0|auto_generated|cs2a[1]~COUT )))
// \Mult0|auto_generated|cs2a[2]~COUT  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs2a[1]~COUT )))
// \Mult0|auto_generated|cs2a[2]~COUTCOUT1_11  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [2]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[2]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[2] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[2] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[2] .lut_mask = "c3ae";
defparam \Mult0|auto_generated|cs2a[2] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[2] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxv_lcell \Mult0|auto_generated|cs2a[3] (
// Equation(s):
// \Mult0|auto_generated|cs2a [3] = \b~combout [6] $ ((((\Mult0|auto_generated|cs2a[2]~COUT ))))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[2]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[3] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[3] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[3] .lut_mask = "5a5a";
defparam \Mult0|auto_generated|cs2a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|cs2a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[3] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxv_lcell \Mult0|auto_generated|le6a[0] (
// Equation(s):
// \Mult0|auto_generated|le6a [0] = LCELL((((\a~combout [0] & \Mult0|auto_generated|cs2a [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[0] .lut_mask = "f000";
defparam \Mult0|auto_generated|le6a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [1]),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [2]),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxv_lcell \Mult0|auto_generated|le5a[2] (
// Equation(s):
// \Mult0|auto_generated|le5a [2] = LCELL((\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] $ (((\a~combout [2]))))) # (!\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] & (!\a~combout [1]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [2]),
	.datab(\a~combout [1]),
	.datac(\Mult0|auto_generated|cs2a [2]),
	.datad(\a~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[2] .lut_mask = "52a2";
defparam \Mult0|auto_generated|le5a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxv_lcell \Mult0|auto_generated|le4a[3] (
// Equation(s):
// \Mult0|auto_generated|le4a [3] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ (((\a~combout [3]))))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & (!\a~combout [2]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [1]),
	.datab(\a~combout [2]),
	.datac(\Mult0|auto_generated|cs2a [1]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[3] .lut_mask = "52a2";
defparam \Mult0|auto_generated|le4a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxv_lcell \Mult0|auto_generated|le5a[1] (
// Equation(s):
// \Mult0|auto_generated|le5a [1] = LCELL((\Mult0|auto_generated|cs2a [2] & (\a~combout [1] $ ((\Mult0|auto_generated|cs1a [2])))) # (!\Mult0|auto_generated|cs2a [2] & (((\Mult0|auto_generated|cs1a [2] & !\a~combout [0])))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\Mult0|auto_generated|cs1a [2]),
	.datac(\Mult0|auto_generated|cs2a [2]),
	.datad(\a~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[1] .lut_mask = "606c";
defparam \Mult0|auto_generated|le5a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxv_lcell \Mult0|auto_generated|le4a[2] (
// Equation(s):
// \Mult0|auto_generated|le4a [2] = LCELL((\Mult0|auto_generated|cs2a [1] & (\a~combout [2] $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\a~combout [1] & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\a~combout [2]),
	.datac(\a~combout [1]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[2] .lut_mask = "2788";
defparam \Mult0|auto_generated|le4a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxv_lcell \Mult0|auto_generated|le5a[0] (
// Equation(s):
// \Mult0|auto_generated|le5a [0] = LCELL((\Mult0|auto_generated|cs1a [2] $ (((\a~combout [0] & \Mult0|auto_generated|cs2a [2])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [0]),
	.datac(\Mult0|auto_generated|cs2a [2]),
	.datad(\Mult0|auto_generated|cs1a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[0] .lut_mask = "3fc0";
defparam \Mult0|auto_generated|le5a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxv_lcell \Mult0|auto_generated|le3a[3] (
// Equation(s):
// \Mult0|auto_generated|le3a [3] = LCELL((\Mult0|auto_generated|cs2a [0] & ((\Mult0|auto_generated|cs1a [0] $ (\a~combout [3])))) # (!\Mult0|auto_generated|cs2a [0] & (!\a~combout [2] & (\Mult0|auto_generated|cs1a [0]))))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\Mult0|auto_generated|cs1a [0]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[3] .lut_mask = "34c4";
defparam \Mult0|auto_generated|le3a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxv_lcell \Mult0|auto_generated|le3a[2] (
// Equation(s):
// \Mult0|auto_generated|le3a [2] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ (((\a~combout [2]))))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & (!\a~combout [1]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\a~combout [1]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[2] .lut_mask = "52a2";
defparam \Mult0|auto_generated|le3a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxv_lcell \Mult0|auto_generated|op_1~5 (
// Equation(s):
// \Mult0|auto_generated|op_1~5_combout  = \Mult0|auto_generated|le3a [2] $ ((\Mult0|auto_generated|cs1a [1]))
// \Mult0|auto_generated|op_1~7  = CARRY((\Mult0|auto_generated|le3a [2] & (\Mult0|auto_generated|cs1a [1])))
// \Mult0|auto_generated|op_1~7COUT1_31  = CARRY((\Mult0|auto_generated|le3a [2] & (\Mult0|auto_generated|cs1a [1])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [2]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~7 ),
	.cout1(\Mult0|auto_generated|op_1~7COUT1_31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~5 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_1~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~5 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxv_lcell \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = (\Mult0|auto_generated|le3a [3] $ ((\Mult0|auto_generated|op_1~7 )))
// \Mult0|auto_generated|op_1~12  = CARRY(((!\Mult0|auto_generated|op_1~7 ) # (!\Mult0|auto_generated|le3a [3])))
// \Mult0|auto_generated|op_1~12COUT1_32  = CARRY(((!\Mult0|auto_generated|op_1~7COUT1_31 ) # (!\Mult0|auto_generated|le3a [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~7 ),
	.cin1(\Mult0|auto_generated|op_1~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~12 ),
	.cout1(\Mult0|auto_generated|op_1~12COUT1_32 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~10 .lut_mask = "3c3f";
defparam \Mult0|auto_generated|op_1~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxv_lcell \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = \Mult0|auto_generated|le4a [2] $ (\Mult0|auto_generated|le5a [0] $ ((!\Mult0|auto_generated|op_1~12 )))
// \Mult0|auto_generated|op_1~2  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_1~12 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le5a [0] & !\Mult0|auto_generated|op_1~12 )))
// \Mult0|auto_generated|op_1~2COUT1_33  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_1~12COUT1_32 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le5a [0] & 
// !\Mult0|auto_generated|op_1~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [2]),
	.datab(\Mult0|auto_generated|le5a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~12 ),
	.cin1(\Mult0|auto_generated|op_1~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~2 ),
	.cout1(\Mult0|auto_generated|op_1~2COUT1_33 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~0 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~0 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxv_lcell \Mult0|auto_generated|op_1~25 (
// Equation(s):
// \Mult0|auto_generated|op_1~25_combout  = \Mult0|auto_generated|le4a [3] $ (\Mult0|auto_generated|le5a [1] $ ((\Mult0|auto_generated|op_1~2 )))
// \Mult0|auto_generated|op_1~27  = CARRY((\Mult0|auto_generated|le4a [3] & (!\Mult0|auto_generated|le5a [1] & !\Mult0|auto_generated|op_1~2COUT1_33 )) # (!\Mult0|auto_generated|le4a [3] & ((!\Mult0|auto_generated|op_1~2COUT1_33 ) # 
// (!\Mult0|auto_generated|le5a [1]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [3]),
	.datab(\Mult0|auto_generated|le5a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~2 ),
	.cin1(\Mult0|auto_generated|op_1~2COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~25_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~25 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~25 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~25 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxv_lcell \Mult0|auto_generated|op_1~15 (
// Equation(s):
// \Mult0|auto_generated|op_1~15_combout  = \Mult0|auto_generated|le6a [0] $ (\Mult0|auto_generated|le5a [2] $ ((!\Mult0|auto_generated|op_1~27 )))
// \Mult0|auto_generated|op_1~17  = CARRY((\Mult0|auto_generated|le6a [0] & ((\Mult0|auto_generated|le5a [2]) # (!\Mult0|auto_generated|op_1~27 ))) # (!\Mult0|auto_generated|le6a [0] & (\Mult0|auto_generated|le5a [2] & !\Mult0|auto_generated|op_1~27 )))
// \Mult0|auto_generated|op_1~17COUT1_34  = CARRY((\Mult0|auto_generated|le6a [0] & ((\Mult0|auto_generated|le5a [2]) # (!\Mult0|auto_generated|op_1~27 ))) # (!\Mult0|auto_generated|le6a [0] & (\Mult0|auto_generated|le5a [2] & !\Mult0|auto_generated|op_1~27 
// )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [0]),
	.datab(\Mult0|auto_generated|le5a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~17 ),
	.cout1(\Mult0|auto_generated|op_1~17COUT1_34 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~15 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~15 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxv_lcell \Mult0|auto_generated|le4a[1] (
// Equation(s):
// \Mult0|auto_generated|le4a [1] = LCELL((\Mult0|auto_generated|cs2a [1] & (\a~combout [1] $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\a~combout [0] & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\a~combout [1]),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[1] .lut_mask = "2788";
defparam \Mult0|auto_generated|le4a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxv_lcell \Mult0|auto_generated|le4a[0] (
// Equation(s):
// \Mult0|auto_generated|le4a [0] = LCELL((\Mult0|auto_generated|cs1a [1] $ (((\a~combout [0] & \Mult0|auto_generated|cs2a [1])))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(vcc),
	.datac(\Mult0|auto_generated|cs2a [1]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[0] .lut_mask = "5fa0";
defparam \Mult0|auto_generated|le4a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxv_lcell \Mult0|auto_generated|le3a[1] (
// Equation(s):
// \Mult0|auto_generated|le3a [1] = LCELL((\Mult0|auto_generated|cs2a [0] & ((\Mult0|auto_generated|cs1a [0] $ (\a~combout [1])))) # (!\Mult0|auto_generated|cs2a [0] & (!\a~combout [0] & (\Mult0|auto_generated|cs1a [0]))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\Mult0|auto_generated|cs1a [0]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[1] .lut_mask = "1cd0";
defparam \Mult0|auto_generated|le3a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxv_lcell \Mult0|auto_generated|le3a[0] (
// Equation(s):
// \Mult0|auto_generated|le3a [0] = LCELL(\Mult0|auto_generated|cs1a [0] $ (((\a~combout [0] & (\Mult0|auto_generated|cs2a [0])))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\Mult0|auto_generated|cs1a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[0] .lut_mask = "7878";
defparam \Mult0|auto_generated|le3a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxv_lcell \Mult0|auto_generated|op_5~5 (
// Equation(s):
// \Mult0|auto_generated|op_5~5_combout  = \Mult0|auto_generated|cs1a [0] $ ((\Mult0|auto_generated|le3a [0]))
// \Mult0|auto_generated|op_5~7  = CARRY((\Mult0|auto_generated|cs1a [0] & (\Mult0|auto_generated|le3a [0])))
// \Mult0|auto_generated|op_5~7COUT1_41  = CARRY((\Mult0|auto_generated|cs1a [0] & (\Mult0|auto_generated|le3a [0])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\Mult0|auto_generated|le3a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~7 ),
	.cout1(\Mult0|auto_generated|op_5~7COUT1_41 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~5 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_5~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~5 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxv_lcell \Mult0|auto_generated|op_5~0 (
// Equation(s):
// \Mult0|auto_generated|op_5~0_combout  = \Mult0|auto_generated|le3a [1] $ ((((\Mult0|auto_generated|op_5~7 ))))
// \Mult0|auto_generated|op_5~2  = CARRY(((!\Mult0|auto_generated|op_5~7 )) # (!\Mult0|auto_generated|le3a [1]))
// \Mult0|auto_generated|op_5~2COUT1_42  = CARRY(((!\Mult0|auto_generated|op_5~7COUT1_41 )) # (!\Mult0|auto_generated|le3a [1]))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~7 ),
	.cin1(\Mult0|auto_generated|op_5~7COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~2 ),
	.cout1(\Mult0|auto_generated|op_5~2COUT1_42 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~0 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~0 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~0 .lut_mask = "5a5f";
defparam \Mult0|auto_generated|op_5~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~0 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxv_lcell \Mult0|auto_generated|op_5~15 (
// Equation(s):
// \Mult0|auto_generated|op_5~15_combout  = \Mult0|auto_generated|le4a [0] $ (\Mult0|auto_generated|op_1~5_combout  $ ((!\Mult0|auto_generated|op_5~2 )))
// \Mult0|auto_generated|op_5~17  = CARRY((\Mult0|auto_generated|le4a [0] & ((\Mult0|auto_generated|op_1~5_combout ) # (!\Mult0|auto_generated|op_5~2 ))) # (!\Mult0|auto_generated|le4a [0] & (\Mult0|auto_generated|op_1~5_combout  & 
// !\Mult0|auto_generated|op_5~2 )))
// \Mult0|auto_generated|op_5~17COUT1_43  = CARRY((\Mult0|auto_generated|le4a [0] & ((\Mult0|auto_generated|op_1~5_combout ) # (!\Mult0|auto_generated|op_5~2COUT1_42 ))) # (!\Mult0|auto_generated|le4a [0] & (\Mult0|auto_generated|op_1~5_combout  & 
// !\Mult0|auto_generated|op_5~2COUT1_42 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [0]),
	.datab(\Mult0|auto_generated|op_1~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~2 ),
	.cin1(\Mult0|auto_generated|op_5~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~17 ),
	.cout1(\Mult0|auto_generated|op_5~17COUT1_43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~15 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxv_lcell \Mult0|auto_generated|op_5~20 (
// Equation(s):
// \Mult0|auto_generated|op_5~20_combout  = \Mult0|auto_generated|le4a [1] $ (\Mult0|auto_generated|op_1~10_combout  $ ((\Mult0|auto_generated|op_5~17 )))
// \Mult0|auto_generated|op_5~22  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~10_combout  & !\Mult0|auto_generated|op_5~17 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_5~17 ) # 
// (!\Mult0|auto_generated|op_1~10_combout ))))
// \Mult0|auto_generated|op_5~22COUT1_44  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~10_combout  & !\Mult0|auto_generated|op_5~17COUT1_43 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_5~17COUT1_43 ) # 
// (!\Mult0|auto_generated|op_1~10_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [1]),
	.datab(\Mult0|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~17 ),
	.cin1(\Mult0|auto_generated|op_5~17COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~22 ),
	.cout1(\Mult0|auto_generated|op_5~22COUT1_44 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~20 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~20 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~20 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxv_lcell \Mult0|auto_generated|op_5~10 (
// Equation(s):
// \Mult0|auto_generated|op_5~10_combout  = \Mult0|auto_generated|op_2~0_combout  $ (\Mult0|auto_generated|op_1~0_combout  $ ((!\Mult0|auto_generated|op_5~22 )))
// \Mult0|auto_generated|op_5~12  = CARRY((\Mult0|auto_generated|op_2~0_combout  & ((\Mult0|auto_generated|op_1~0_combout ) # (!\Mult0|auto_generated|op_5~22COUT1_44 ))) # (!\Mult0|auto_generated|op_2~0_combout  & (\Mult0|auto_generated|op_1~0_combout  & 
// !\Mult0|auto_generated|op_5~22COUT1_44 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~0_combout ),
	.datab(\Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~22 ),
	.cin1(\Mult0|auto_generated|op_5~22COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~10_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_5~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxv_lcell \Mult0|auto_generated|op_5~35 (
// Equation(s):
// \Mult0|auto_generated|op_5~35_combout  = \Mult0|auto_generated|op_2~15_combout  $ (\Mult0|auto_generated|op_1~25_combout  $ ((\Mult0|auto_generated|op_5~12 )))
// \Mult0|auto_generated|op_5~37  = CARRY((\Mult0|auto_generated|op_2~15_combout  & (!\Mult0|auto_generated|op_1~25_combout  & !\Mult0|auto_generated|op_5~12 )) # (!\Mult0|auto_generated|op_2~15_combout  & ((!\Mult0|auto_generated|op_5~12 ) # 
// (!\Mult0|auto_generated|op_1~25_combout ))))
// \Mult0|auto_generated|op_5~37COUT1_45  = CARRY((\Mult0|auto_generated|op_2~15_combout  & (!\Mult0|auto_generated|op_1~25_combout  & !\Mult0|auto_generated|op_5~12 )) # (!\Mult0|auto_generated|op_2~15_combout  & ((!\Mult0|auto_generated|op_5~12 ) # 
// (!\Mult0|auto_generated|op_1~25_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~15_combout ),
	.datab(\Mult0|auto_generated|op_1~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~37 ),
	.cout1(\Mult0|auto_generated|op_5~37COUT1_45 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~35 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~35 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~35 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~35 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~35 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~35 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxv_lcell \Mult0|auto_generated|op_5~25 (
// Equation(s):
// \Mult0|auto_generated|op_5~25_combout  = \Mult0|auto_generated|op_2~5_combout  $ (\Mult0|auto_generated|op_1~15_combout  $ ((!(!\Mult0|auto_generated|op_5~12  & \Mult0|auto_generated|op_5~37 ) # (\Mult0|auto_generated|op_5~12  & 
// \Mult0|auto_generated|op_5~37COUT1_45 ))))
// \Mult0|auto_generated|op_5~27  = CARRY((\Mult0|auto_generated|op_2~5_combout  & ((\Mult0|auto_generated|op_1~15_combout ) # (!\Mult0|auto_generated|op_5~37 ))) # (!\Mult0|auto_generated|op_2~5_combout  & (\Mult0|auto_generated|op_1~15_combout  & 
// !\Mult0|auto_generated|op_5~37 )))
// \Mult0|auto_generated|op_5~27COUT1_46  = CARRY((\Mult0|auto_generated|op_2~5_combout  & ((\Mult0|auto_generated|op_1~15_combout ) # (!\Mult0|auto_generated|op_5~37COUT1_45 ))) # (!\Mult0|auto_generated|op_2~5_combout  & 
// (\Mult0|auto_generated|op_1~15_combout  & !\Mult0|auto_generated|op_5~37COUT1_45 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~5_combout ),
	.datab(\Mult0|auto_generated|op_1~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(\Mult0|auto_generated|op_5~37 ),
	.cin1(\Mult0|auto_generated|op_5~37COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~27 ),
	.cout1(\Mult0|auto_generated|op_5~27COUT1_46 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~25 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~25 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~25 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [7]),
	.padio(b[7]));
// synopsys translate_off
defparam \b[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|selnose[27]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[27]~0_combout  = (!\b~combout [6] & (!\b~combout [5] & (!\b~combout [7] & !\b~combout [4])))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\b~combout [5]),
	.datac(\b~combout [7]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[27]~0 .lut_mask = "0001";
defparam \Div0|auto_generated|divider|divider|selnose[27]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[27]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[27]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[27]~0 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[27]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxv_lcell \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (!\b~combout [2] & (!\b~combout [3])))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datab(\b~combout [2]),
	.datac(\b~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = "0202";
defparam \Mux0~3 .operation_mode = "normal";
defparam \Mux0~3 .output_mode = "comb_only";
defparam \Mux0~3 .register_cascade_mode = "off";
defparam \Mux0~3 .sum_lutc_input = "datac";
defparam \Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [7]),
	.padio(a[7]));
// synopsys translate_off
defparam \a[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxv_lcell \Div0|auto_generated|divider|divider|selnose[9]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[9]~3_combout  = (\b~combout [0] & (((!\a~combout [7] & \b~combout [1])) # (!\a~combout [6]))) # (!\b~combout [0] & (((!\a~combout [7] & \b~combout [1]))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [6]),
	.datac(\a~combout [7]),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[9]~3 .lut_mask = "2f22";
defparam \Div0|auto_generated|divider|divider|selnose[9]~3 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[9]~3 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[9]~3 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[9]~3 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[9]~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \sel[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sel~combout [0]),
	.padio(sel[0]));
// synopsys translate_off
defparam \sel[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxv_lcell \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\sel~combout [0] & (((\Mux0~3_combout  & !\Div0|auto_generated|divider|divider|selnose[9]~3_combout )))) # (!\sel~combout [0] & (\Mult0|auto_generated|op_5~25_combout ))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_5~25_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = "0caa";
defparam \Mux1~2 .operation_mode = "normal";
defparam \Mux1~2 .output_mode = "comb_only";
defparam \Mux1~2 .register_cascade_mode = "off";
defparam \Mux1~2 .sum_lutc_input = "datac";
defparam \Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \sel[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sel~combout [1]),
	.padio(sel[1]));
// synopsys translate_off
defparam \sel[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \sel[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sel~combout [2]),
	.padio(sel[2]));
// synopsys translate_off
defparam \sel[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (((\sel~combout [1]) # (!\sel~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sel~combout [1]),
	.datad(\sel~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = "f0ff";
defparam \Mux0~2 .operation_mode = "normal";
defparam \Mux0~2 .output_mode = "comb_only";
defparam \Mux0~2 .register_cascade_mode = "off";
defparam \Mux0~2 .sum_lutc_input = "datac";
defparam \Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxv_lcell \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ((\sel~combout [2] & ((\sel~combout [1]) # (\sel~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sel~combout [2]),
	.datac(\sel~combout [1]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = "ccc0";
defparam \Mux0~1 .operation_mode = "normal";
defparam \Mux0~1 .output_mode = "comb_only";
defparam \Mux0~1 .register_cascade_mode = "off";
defparam \Mux0~1 .sum_lutc_input = "datac";
defparam \Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxv_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\b~combout [6] $ ((\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [6]),
	.datac(\sel~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~50 .lut_mask = "3c3c";
defparam \Add0~50 .operation_mode = "normal";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "datac";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxv_lcell \Add0~49 (
// Equation(s):
// \Add0~49_combout  = ((\b~combout [3] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [3]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~49 .lut_mask = "0ff0";
defparam \Add0~49 .operation_mode = "normal";
defparam \Add0~49 .output_mode = "comb_only";
defparam \Add0~49 .register_cascade_mode = "off";
defparam \Add0~49 .sum_lutc_input = "datac";
defparam \Add0~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxv_lcell \Add0~48 (
// Equation(s):
// \Add0~48_combout  = ((\b~combout [2] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [2]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~48 .lut_mask = "0ff0";
defparam \Add0~48 .operation_mode = "normal";
defparam \Add0~48 .output_mode = "comb_only";
defparam \Add0~48 .register_cascade_mode = "off";
defparam \Add0~48 .sum_lutc_input = "datac";
defparam \Add0~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\b~combout [1] $ (((\sel~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~40 .lut_mask = "33cc";
defparam \Add0~40 .operation_mode = "normal";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "datac";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxv_lcell \Add0~41 (
// Equation(s):
// \Add0~41_combout  = ((\sel~combout [0] $ (\b~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sel~combout [0]),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~41 .lut_mask = "0ff0";
defparam \Add0~41 .operation_mode = "normal";
defparam \Add0~41 .output_mode = "comb_only";
defparam \Add0~41 .register_cascade_mode = "off";
defparam \Add0~41 .sum_lutc_input = "datac";
defparam \Add0~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxv_lcell \Add0~44 (
// Equation(s):
// \Add0~44_cout0  = CARRY((\sel~combout [0]))
// \Add0~44COUT1_54  = CARRY((\sel~combout [0]))

	.clk(gnd),
	.dataa(\sel~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~42 ),
	.regout(),
	.cout(),
	.cout0(\Add0~44_cout0 ),
	.cout1(\Add0~44COUT1_54 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = "ffaa";
defparam \Add0~44 .operation_mode = "arithmetic";
defparam \Add0~44 .output_mode = "none";
defparam \Add0~44 .register_cascade_mode = "off";
defparam \Add0~44 .sum_lutc_input = "datac";
defparam \Add0~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxv_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \a~combout [0] $ (\Add0~41_combout  $ ((\Add0~44_cout0 )))
// \Add0~7  = CARRY((\a~combout [0] & (!\Add0~41_combout  & !\Add0~44_cout0 )) # (!\a~combout [0] & ((!\Add0~44_cout0 ) # (!\Add0~41_combout ))))
// \Add0~7COUT1_55  = CARRY((\a~combout [0] & (!\Add0~41_combout  & !\Add0~44COUT1_54 )) # (!\a~combout [0] & ((!\Add0~44COUT1_54 ) # (!\Add0~41_combout ))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\Add0~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~44_cout0 ),
	.cin1(\Add0~44COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_55 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "9617";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxv_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \Add0~40_combout  $ (\a~combout [1] $ ((!\Add0~7 )))
// \Add0~2  = CARRY((\Add0~40_combout  & ((\a~combout [1]) # (!\Add0~7 ))) # (!\Add0~40_combout  & (\a~combout [1] & !\Add0~7 )))
// \Add0~2COUT1_56  = CARRY((\Add0~40_combout  & ((\a~combout [1]) # (!\Add0~7COUT1_55 ))) # (!\Add0~40_combout  & (\a~combout [1] & !\Add0~7COUT1_55 )))

	.clk(gnd),
	.dataa(\Add0~40_combout ),
	.datab(\a~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_56 ));
// synopsys translate_off
defparam \Add0~0 .cin0_used = "true";
defparam \Add0~0 .cin1_used = "true";
defparam \Add0~0 .lut_mask = "698e";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxv_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \Add0~48_combout  $ (\a~combout [2] $ ((\Add0~2 )))
// \Add0~17  = CARRY((\Add0~48_combout  & (!\a~combout [2] & !\Add0~2 )) # (!\Add0~48_combout  & ((!\Add0~2 ) # (!\a~combout [2]))))
// \Add0~17COUT1_57  = CARRY((\Add0~48_combout  & (!\a~combout [2] & !\Add0~2COUT1_56 )) # (!\Add0~48_combout  & ((!\Add0~2COUT1_56 ) # (!\a~combout [2]))))

	.clk(gnd),
	.dataa(\Add0~48_combout ),
	.datab(\a~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_57 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .lut_mask = "9617";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxv_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \a~combout [3] $ (\Add0~49_combout  $ ((!\Add0~17 )))
// \Add0~22  = CARRY((\a~combout [3] & ((\Add0~49_combout ) # (!\Add0~17COUT1_57 ))) # (!\a~combout [3] & (\Add0~49_combout  & !\Add0~17COUT1_57 )))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\Add0~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(\Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .lut_mask = "698e";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxv_lcell \Add0~52 (
// Equation(s):
// \Add0~52_combout  = ((\b~combout [5] $ (\sel~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [5]),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~52 .lut_mask = "0ff0";
defparam \Add0~52 .operation_mode = "normal";
defparam \Add0~52 .output_mode = "comb_only";
defparam \Add0~52 .register_cascade_mode = "off";
defparam \Add0~52 .sum_lutc_input = "datac";
defparam \Add0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxv_lcell \Add0~47 (
// Equation(s):
// \Add0~47_combout  = \b~combout [4] $ ((((\sel~combout [0]))))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(vcc),
	.datac(\sel~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~47 .lut_mask = "5a5a";
defparam \Add0~47 .operation_mode = "normal";
defparam \Add0~47 .output_mode = "comb_only";
defparam \Add0~47 .register_cascade_mode = "off";
defparam \Add0~47 .sum_lutc_input = "datac";
defparam \Add0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxv_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \a~combout [4] $ (\Add0~47_combout  $ ((\Add0~22 )))
// \Add0~12  = CARRY((\a~combout [4] & (!\Add0~47_combout  & !\Add0~22 )) # (!\a~combout [4] & ((!\Add0~22 ) # (!\Add0~47_combout ))))
// \Add0~12COUT1_58  = CARRY((\a~combout [4] & (!\Add0~47_combout  & !\Add0~22 )) # (!\a~combout [4] & ((!\Add0~22 ) # (!\Add0~47_combout ))))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\Add0~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_58 ));
// synopsys translate_off
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "9617";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxv_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \Add0~52_combout  $ (\a~combout [5] $ ((!(!\Add0~22  & \Add0~12 ) # (\Add0~22  & \Add0~12COUT1_58 ))))
// \Add0~37  = CARRY((\Add0~52_combout  & ((\a~combout [5]) # (!\Add0~12 ))) # (!\Add0~52_combout  & (\a~combout [5] & !\Add0~12 )))
// \Add0~37COUT1_59  = CARRY((\Add0~52_combout  & ((\a~combout [5]) # (!\Add0~12COUT1_58 ))) # (!\Add0~52_combout  & (\a~combout [5] & !\Add0~12COUT1_58 )))

	.clk(gnd),
	.dataa(\Add0~52_combout ),
	.datab(\a~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_59 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "698e";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxv_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \Add0~50_combout  $ (\a~combout [6] $ (((!\Add0~22  & \Add0~37 ) # (\Add0~22  & \Add0~37COUT1_59 ))))
// \Add0~27  = CARRY((\Add0~50_combout  & (!\a~combout [6] & !\Add0~37 )) # (!\Add0~50_combout  & ((!\Add0~37 ) # (!\a~combout [6]))))
// \Add0~27COUT1_60  = CARRY((\Add0~50_combout  & (!\a~combout [6] & !\Add0~37COUT1_59 )) # (!\Add0~50_combout  & ((!\Add0~37COUT1_59 ) # (!\a~combout [6]))))

	.clk(gnd),
	.dataa(\Add0~50_combout ),
	.datab(\a~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_60 ));
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "9617";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxv_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ((!\sel~combout [0] & (\sel~combout [1]))) # (!\sel~combout [2])

	.clk(gnd),
	.dataa(\sel~combout [0]),
	.datab(\sel~combout [1]),
	.datac(\sel~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "4f4f";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxv_lcell \res~5 (
// Equation(s):
// \res~5_combout  = (((\b~combout [6] & \a~combout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [6]),
	.datad(\a~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~5 .lut_mask = "f000";
defparam \res~5 .operation_mode = "normal";
defparam \res~5 .output_mode = "comb_only";
defparam \res~5 .register_cascade_mode = "off";
defparam \res~5 .sum_lutc_input = "datac";
defparam \res~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Mux0~1_combout  & (((\Mux0~0_combout  & !\res~5_combout )))) # (!\Mux0~1_combout  & ((\Add0~25_combout ) # ((!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\Mux0~1_combout ),
	.datab(\Add0~25_combout ),
	.datac(\Mux0~0_combout ),
	.datad(\res~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = "45e5";
defparam \Mux1~0 .operation_mode = "normal";
defparam \Mux1~0 .output_mode = "comb_only";
defparam \Mux1~0 .register_cascade_mode = "off";
defparam \Mux1~0 .sum_lutc_input = "datac";
defparam \Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux0~2_combout  & (\Mux1~0_combout )) # (!\Mux0~2_combout  & ((\Mux1~0_combout  & (\b~combout [6] & \a~combout [6])) # (!\Mux1~0_combout  & ((\b~combout [6]) # (\a~combout [6])))))

	.clk(gnd),
	.dataa(\Mux0~2_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\b~combout [6]),
	.datad(\a~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = "d998";
defparam \Mux1~1 .operation_mode = "normal";
defparam \Mux1~1 .output_mode = "comb_only";
defparam \Mux1~1 .register_cascade_mode = "off";
defparam \Mux1~1 .sum_lutc_input = "datac";
defparam \Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxv_lcell \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\sel~combout [1] & ((\sel~combout [2] & ((\Mux1~1_combout ))) # (!\sel~combout [2] & (\Mux1~2_combout )))) # (!\sel~combout [1] & (((\Mux1~1_combout ))))

	.clk(gnd),
	.dataa(\Mux1~2_combout ),
	.datab(\sel~combout [1]),
	.datac(\sel~combout [2]),
	.datad(\Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = "fb08";
defparam \Mux1~3 .operation_mode = "normal";
defparam \Mux1~3 .output_mode = "comb_only";
defparam \Mux1~3 .register_cascade_mode = "off";
defparam \Mux1~3 .sum_lutc_input = "datac";
defparam \Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxv_lcell \res~7 (
// Equation(s):
// \res~7_combout  = ((\b~combout [5] & ((\a~combout [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~7 .lut_mask = "cc00";
defparam \res~7 .operation_mode = "normal";
defparam \res~7 .output_mode = "comb_only";
defparam \res~7 .register_cascade_mode = "off";
defparam \res~7 .sum_lutc_input = "datac";
defparam \res~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxv_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Mux0~1_combout  & (!\res~7_combout  & ((\Mux0~0_combout )))) # (!\Mux0~1_combout  & (((\Add0~35_combout ) # (!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\Mux0~1_combout ),
	.datab(\res~7_combout ),
	.datac(\Add0~35_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "7255";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxv_lcell \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux2~0_combout  & ((\Mux0~2_combout ) # ((\b~combout [5] & \a~combout [5])))) # (!\Mux2~0_combout  & (!\Mux0~2_combout  & ((\b~combout [5]) # (\a~combout [5]))))

	.clk(gnd),
	.dataa(\Mux2~0_combout ),
	.datab(\b~combout [5]),
	.datac(\Mux0~2_combout ),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = "ada4";
defparam \Mux2~1 .operation_mode = "normal";
defparam \Mux2~1 .output_mode = "comb_only";
defparam \Mux2~1 .register_cascade_mode = "off";
defparam \Mux2~1 .sum_lutc_input = "datac";
defparam \Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[9]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~0_combout  = ((\b~combout [0] & (!\a~combout [6] & \b~combout [1])) # (!\b~combout [0] & ((!\b~combout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [6]),
	.datac(\b~combout [0]),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~0 .lut_mask = "300f";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~0 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[9]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~1_combout  = (\a~combout [7] & (((\Div0|auto_generated|divider|divider|StageOut[9]~0_combout ) # (!\Mux0~3_combout ))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|StageOut[9]~0_combout ),
	.datad(\Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .lut_mask = "a0aa";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[8]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[8]~7_combout  = \a~combout [6] $ (((\b~combout [0] & (\Mux0~3_combout  & !\Div0|auto_generated|divider|divider|selnose[9]~3_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\Mux0~3_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datad(\a~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[8]~7 .lut_mask = "f708";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~7 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~7 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~7 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout  = \b~combout [0] $ ((\a~combout [5]))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27  = CARRY(((\a~combout [5])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33  = CARRY(((\a~combout [5])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout  = \Div0|auto_generated|divider|divider|StageOut[8]~7_combout  $ (\b~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17  = CARRY((\Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ))))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34  = CARRY((\Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[8]~7_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout  = (((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  = \b~combout [2] $ (\Div0|auto_generated|divider|divider|StageOut[9]~1_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ))) # (!\b~combout 
// [2] & (!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ) # (!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ))) # 
// (!\b~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxv_lcell \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (((!\b~combout [3] & \Div0|auto_generated|divider|divider|selnose[27]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [3]),
	.datad(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = "0f00";
defparam \Mux0~9 .operation_mode = "normal";
defparam \Mux0~9 .output_mode = "comb_only";
defparam \Mux0~9 .register_cascade_mode = "off";
defparam \Mux0~9 .sum_lutc_input = "datac";
defparam \Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxv_lcell \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\sel~combout [0] & (((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & \Mux0~9_combout )))) # (!\sel~combout [0] & (\Mult0|auto_generated|op_5~35_combout ))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_5~35_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datac(\sel~combout [0]),
	.datad(\Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = "ca0a";
defparam \Mux2~2 .operation_mode = "normal";
defparam \Mux2~2 .output_mode = "comb_only";
defparam \Mux2~2 .register_cascade_mode = "off";
defparam \Mux2~2 .sum_lutc_input = "datac";
defparam \Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxv_lcell \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\sel~combout [1] & ((\sel~combout [2] & (\Mux2~1_combout )) # (!\sel~combout [2] & ((\Mux2~2_combout ))))) # (!\sel~combout [1] & (\Mux2~1_combout ))

	.clk(gnd),
	.dataa(\Mux2~1_combout ),
	.datab(\sel~combout [1]),
	.datac(\sel~combout [2]),
	.datad(\Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = "aea2";
defparam \Mux2~3 .operation_mode = "normal";
defparam \Mux2~3 .output_mode = "comb_only";
defparam \Mux2~3 .register_cascade_mode = "off";
defparam \Mux2~3 .sum_lutc_input = "datac";
defparam \Mux2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \res~6 (
// Equation(s):
// \res~6_combout  = (((\b~combout [7] & \a~combout [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [7]),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~6 .lut_mask = "f000";
defparam \res~6 .operation_mode = "normal";
defparam \res~6 .output_mode = "comb_only";
defparam \res~6 .register_cascade_mode = "off";
defparam \res~6 .sum_lutc_input = "datac";
defparam \res~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxv_lcell \Add0~51 (
// Equation(s):
// \Add0~51_combout  = (\b~combout [7] $ (((\sel~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [7]),
	.datac(vcc),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~51 .lut_mask = "33cc";
defparam \Add0~51 .operation_mode = "normal";
defparam \Add0~51 .output_mode = "comb_only";
defparam \Add0~51 .register_cascade_mode = "off";
defparam \Add0~51 .sum_lutc_input = "datac";
defparam \Add0~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxv_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\Add0~51_combout  $ ((!\Add0~22  & \Add0~27 ) # (\Add0~22  & \Add0~27COUT1_60 ) $ (!\a~combout [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add0~51_combout ),
	.datac(vcc),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "3cc3";
defparam \Add0~30 .operation_mode = "normal";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\Mux0~1_combout  & (!\res~6_combout  & ((\Mux0~0_combout )))) # (!\Mux0~1_combout  & (((\Add0~30_combout ) # (!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\res~6_combout ),
	.datab(\Add0~30_combout ),
	.datac(\Mux0~1_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = "5c0f";
defparam \Mux0~4 .operation_mode = "normal";
defparam \Mux0~4 .output_mode = "comb_only";
defparam \Mux0~4 .register_cascade_mode = "off";
defparam \Mux0~4 .sum_lutc_input = "datac";
defparam \Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\Mux0~2_combout  & (\Mux0~4_combout )) # (!\Mux0~2_combout  & ((\Mux0~4_combout  & (\b~combout [7] & \a~combout [7])) # (!\Mux0~4_combout  & ((\b~combout [7]) # (\a~combout [7])))))

	.clk(gnd),
	.dataa(\Mux0~2_combout ),
	.datab(\Mux0~4_combout ),
	.datac(\b~combout [7]),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = "d998";
defparam \Mux0~5 .operation_mode = "normal";
defparam \Mux0~5 .output_mode = "comb_only";
defparam \Mux0~5 .register_cascade_mode = "off";
defparam \Mux0~5 .sum_lutc_input = "datac";
defparam \Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxv_lcell \Mult0|auto_generated|cs1a[3] (
// Equation(s):
// \Mult0|auto_generated|cs1a [3] = (\b~combout [6] & (((\Mult0|auto_generated|cs1a[2]~COUT ))))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[2]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[3] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[3] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[3] .lut_mask = "a0a0";
defparam \Mult0|auto_generated|cs1a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|cs1a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[3] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxv_lcell \Mult0|auto_generated|le6a[1] (
// Equation(s):
// \Mult0|auto_generated|le6a [1] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\a~combout [0]) # ((\Mult0|auto_generated|cs2a [3] & \a~combout [1])))) # (!\Mult0|auto_generated|cs1a [3] & (\Mult0|auto_generated|cs2a [3] & ((\a~combout [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\Mult0|auto_generated|cs2a [3]),
	.datac(\a~combout [0]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[1] .lut_mask = "eca0";
defparam \Mult0|auto_generated|le6a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxv_lcell \Mult0|auto_generated|le5a[3] (
// Equation(s):
// \Mult0|auto_generated|le5a [3] = LCELL((\Mult0|auto_generated|cs2a [2] & ((\Mult0|auto_generated|cs1a [2] $ (\a~combout [3])))) # (!\Mult0|auto_generated|cs2a [2] & (!\a~combout [2] & (\Mult0|auto_generated|cs1a [2]))))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\Mult0|auto_generated|cs1a [2]),
	.datac(\Mult0|auto_generated|cs2a [2]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[3] .lut_mask = "34c4";
defparam \Mult0|auto_generated|le5a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxv_lcell \Mult0|auto_generated|op_2~10 (
// Equation(s):
// \Mult0|auto_generated|op_2~10_combout  = \Mult0|auto_generated|le6a [1] $ (((\Mult0|auto_generated|op_2~7  $ (\Mult0|auto_generated|le5a [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|le5a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_2~7 ),
	.cin1(\Mult0|auto_generated|op_2~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~10 .lut_mask = "a55a";
defparam \Mult0|auto_generated|op_2~10 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_2~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxv_lcell \Mult0|auto_generated|le7a[0] (
// Equation(s):
// \Mult0|auto_generated|le7a [0] = LCELL((\a~combout [0] & (((\b~combout [7])))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[0] .lut_mask = "aa00";
defparam \Mult0|auto_generated|le7a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxv_lcell \Mult0|auto_generated|le4a[5] (
// Equation(s):
// \Mult0|auto_generated|le4a [5] = LCELL((\Mult0|auto_generated|cs2a [1] & ((\a~combout [5] $ (\Mult0|auto_generated|cs1a [1])))) # (!\Mult0|auto_generated|cs2a [1] & (!\a~combout [4] & ((\Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\a~combout [5]),
	.datac(\Mult0|auto_generated|cs2a [1]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[5] .lut_mask = "35c0";
defparam \Mult0|auto_generated|le4a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxv_lcell \Mult0|auto_generated|le3a[7] (
// Equation(s):
// \Mult0|auto_generated|le3a [7] = LCELL((\Mult0|auto_generated|cs2a [0] & (\a~combout [7] $ ((\Mult0|auto_generated|cs1a [0])))) # (!\Mult0|auto_generated|cs2a [0] & (((\Mult0|auto_generated|cs1a [0] & !\a~combout [6])))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(\Mult0|auto_generated|cs1a [0]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\a~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[7] .lut_mask = "606c";
defparam \Mult0|auto_generated|le3a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxv_lcell \Mult0|auto_generated|op_3~0 (
// Equation(s):
// \Mult0|auto_generated|op_3~0_combout  = ((\Mult0|auto_generated|le4a [5] $ (\Mult0|auto_generated|le3a [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mult0|auto_generated|le4a [5]),
	.datad(\Mult0|auto_generated|le3a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~0 .lut_mask = "0ff0";
defparam \Mult0|auto_generated|op_3~0 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_3~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxv_lcell \Mult0|auto_generated|op_1~20 (
// Equation(s):
// \Mult0|auto_generated|op_1~20_combout  = \Mult0|auto_generated|le7a [0] $ ((((!\Mult0|auto_generated|op_1~27  & \Mult0|auto_generated|op_1~17 ) # (\Mult0|auto_generated|op_1~27  & \Mult0|auto_generated|op_1~17COUT1_34 ) $ 
// (\Mult0|auto_generated|op_3~0_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le7a [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~27 ),
	.cin0(\Mult0|auto_generated|op_1~17 ),
	.cin1(\Mult0|auto_generated|op_1~17COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~20 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~20 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~20 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~20 .lut_mask = "a55a";
defparam \Mult0|auto_generated|op_1~20 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_1~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxv_lcell \Mult0|auto_generated|op_5~30 (
// Equation(s):
// \Mult0|auto_generated|op_5~30_combout  = (\Mult0|auto_generated|op_2~10_combout  $ ((!\Mult0|auto_generated|op_5~12  & \Mult0|auto_generated|op_5~27 ) # (\Mult0|auto_generated|op_5~12  & \Mult0|auto_generated|op_5~27COUT1_46 ) $ 
// (\Mult0|auto_generated|op_1~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_2~10_combout ),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(\Mult0|auto_generated|op_5~27 ),
	.cin1(\Mult0|auto_generated|op_5~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~30 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~30 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~30 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~30 .lut_mask = "c33c";
defparam \Mult0|auto_generated|op_5~30 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_5~30 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~30 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~30 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxv_lcell \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\sel~combout [0] & (!\b~combout [1] & ((\a~combout [7]) # (!\b~combout [0]))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(\sel~combout [0]),
	.datac(\b~combout [0]),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = "008c";
defparam \Mux0~6 .operation_mode = "normal";
defparam \Mux0~6 .output_mode = "comb_only";
defparam \Mux0~6 .register_cascade_mode = "off";
defparam \Mux0~6 .sum_lutc_input = "datac";
defparam \Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxv_lcell \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (\Mult0|auto_generated|op_5~30_combout  & (((\Mux0~3_combout  & \Mux0~6_combout )) # (!\sel~combout [0]))) # (!\Mult0|auto_generated|op_5~30_combout  & (\Mux0~3_combout  & (\Mux0~6_combout )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_5~30_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux0~6_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = "c0ea";
defparam \Mux0~7 .operation_mode = "normal";
defparam \Mux0~7 .output_mode = "comb_only";
defparam \Mux0~7 .register_cascade_mode = "off";
defparam \Mux0~7 .sum_lutc_input = "datac";
defparam \Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxv_lcell \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (\sel~combout [1] & ((\sel~combout [2] & (\Mux0~5_combout )) # (!\sel~combout [2] & ((\Mux0~7_combout ))))) # (!\sel~combout [1] & (\Mux0~5_combout ))

	.clk(gnd),
	.dataa(\Mux0~5_combout ),
	.datab(\sel~combout [1]),
	.datac(\sel~combout [2]),
	.datad(\Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = "aea2";
defparam \Mux0~8 .operation_mode = "normal";
defparam \Mux0~8 .output_mode = "comb_only";
defparam \Mux0~8 .register_cascade_mode = "off";
defparam \Mux0~8 .sum_lutc_input = "datac";
defparam \Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[18]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~2_combout  = (\Mux0~9_combout  & ((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[9]~1_combout )))) # (!\Mux0~9_combout  & (\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ))

	.clk(gnd),
	.dataa(\Mux0~9_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~2 .lut_mask = "e4cc";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~2 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~2 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~2 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~2 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~8_combout  = (\Mux0~9_combout  & ((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[8]~7_combout )))) # (!\Mux0~9_combout  & (\Div0|auto_generated|divider|divider|StageOut[8]~7_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.datac(\Mux0~9_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = "caaa";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~8 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~8 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~8 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~8 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~13_combout  = (\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & ((\Mux0~9_combout  & (\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout )) # 
// (!\Mux0~9_combout  & ((\a~combout [5]))))) # (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  & (((\a~combout [5]))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datac(\Mux0~9_combout ),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = "bf80";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout  = \b~combout [0] $ ((\a~combout [4]))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32  = CARRY(((\a~combout [4])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39  = CARRY(((\a~combout [4])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout  = \b~combout [1] $ (\Div0|auto_generated|divider|divider|StageOut[16]~13_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ) # (!\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))) # (!\b~combout [1] & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~13_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ) # (!\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))) # 
// (!\b~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[16]~13_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[17]~8_combout  $ (\b~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37  = CARRY((\Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[17]~8_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|StageOut[18]~2_combout  $ (\b~combout [3] $ ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\Div0|auto_generated|divider|divider|StageOut[18]~2_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ) # (!\b~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[18]~2_combout  & (!\b~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38  = CARRY((\Div0|auto_generated|divider|divider|StageOut[18]~2_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ) # (!\b~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[18]~2_combout  & (!\b~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datab(\b~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxv_lcell \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\sel~combout [0] & (\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))) # (!\sel~combout [0] & (((\Mult0|auto_generated|op_5~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\Mult0|auto_generated|op_5~10_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = "88f0";
defparam \Mux3~2 .operation_mode = "normal";
defparam \Mux3~2 .output_mode = "comb_only";
defparam \Mux3~2 .register_cascade_mode = "off";
defparam \Mux3~2 .sum_lutc_input = "datac";
defparam \Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxv_lcell \res~2 (
// Equation(s):
// \res~2_combout  = (((\a~combout [4] & \b~combout [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [4]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~2 .lut_mask = "f000";
defparam \res~2 .operation_mode = "normal";
defparam \res~2 .output_mode = "comb_only";
defparam \res~2 .register_cascade_mode = "off";
defparam \res~2 .sum_lutc_input = "datac";
defparam \res~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Mux0~1_combout  & (((\Mux0~0_combout  & !\res~2_combout )))) # (!\Mux0~1_combout  & ((\Add0~10_combout ) # ((!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\Mux0~1_combout ),
	.datab(\Add0~10_combout ),
	.datac(\Mux0~0_combout ),
	.datad(\res~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = "45e5";
defparam \Mux3~0 .operation_mode = "normal";
defparam \Mux3~0 .output_mode = "comb_only";
defparam \Mux3~0 .register_cascade_mode = "off";
defparam \Mux3~0 .sum_lutc_input = "datac";
defparam \Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux0~2_combout  & (\Mux3~0_combout )) # (!\Mux0~2_combout  & ((\Mux3~0_combout  & (\a~combout [4] & \b~combout [4])) # (!\Mux3~0_combout  & ((\a~combout [4]) # (\b~combout [4])))))

	.clk(gnd),
	.dataa(\Mux0~2_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\a~combout [4]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = "d998";
defparam \Mux3~1 .operation_mode = "normal";
defparam \Mux3~1 .output_mode = "comb_only";
defparam \Mux3~1 .register_cascade_mode = "off";
defparam \Mux3~1 .sum_lutc_input = "datac";
defparam \Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxv_lcell \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\sel~combout [2] & (((\Mux3~1_combout )))) # (!\sel~combout [2] & ((\sel~combout [1] & (\Mux3~2_combout )) # (!\sel~combout [1] & ((\Mux3~1_combout )))))

	.clk(gnd),
	.dataa(\sel~combout [2]),
	.datab(\sel~combout [1]),
	.datac(\Mux3~2_combout ),
	.datad(\Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = "fb40";
defparam \Mux3~3 .operation_mode = "normal";
defparam \Mux3~3 .output_mode = "comb_only";
defparam \Mux3~3 .register_cascade_mode = "off";
defparam \Mux3~3 .sum_lutc_input = "datac";
defparam \Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \res~4 (
// Equation(s):
// \res~4_combout  = (\a~combout [3] & (((\b~combout [3]))))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(vcc),
	.datac(\b~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~4 .lut_mask = "a0a0";
defparam \res~4 .operation_mode = "normal";
defparam \res~4 .output_mode = "comb_only";
defparam \res~4 .register_cascade_mode = "off";
defparam \res~4 .sum_lutc_input = "datac";
defparam \res~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mux0~1_combout  & (!\res~4_combout  & ((\Mux0~0_combout )))) # (!\Mux0~1_combout  & (((\Add0~20_combout ) # (!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\res~4_combout ),
	.datab(\Mux0~1_combout ),
	.datac(\Add0~20_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = "7433";
defparam \Mux4~0 .operation_mode = "normal";
defparam \Mux4~0 .output_mode = "comb_only";
defparam \Mux4~0 .register_cascade_mode = "off";
defparam \Mux4~0 .sum_lutc_input = "datac";
defparam \Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux0~2_combout  & (\Mux4~0_combout )) # (!\Mux0~2_combout  & ((\Mux4~0_combout  & (\a~combout [3] & \b~combout [3])) # (!\Mux4~0_combout  & ((\a~combout [3]) # (\b~combout [3])))))

	.clk(gnd),
	.dataa(\Mux0~2_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\a~combout [3]),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = "d998";
defparam \Mux4~1 .operation_mode = "normal";
defparam \Mux4~1 .output_mode = "comb_only";
defparam \Mux4~1 .register_cascade_mode = "off";
defparam \Mux4~1 .sum_lutc_input = "datac";
defparam \Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))) # (!\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[18]~2_combout )))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~2_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = "f870";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[26]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~9_combout  = (\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[17]~8_combout )))) # 
// (!\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[17]~8_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~9 .lut_mask = "ea2a";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~9 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~9 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~9 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~9 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = (\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))))) # 
// (!\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = "accc";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~14 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~14 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~14 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~14 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[24]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[24]~18_combout  = (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ))) # (!\Div0|auto_generated|divider|divider|selnose[27]~0_combout  & (\a~combout [4])))) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\a~combout [4]))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\a~combout [4]),
	.datac(\Div0|auto_generated|divider|divider|selnose[27]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .lut_mask = "ec4c";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout  = \b~combout [0] $ ((\a~combout [3]))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37  = CARRY(((\a~combout [3])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45  = CARRY(((\a~combout [3])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout  = \Div0|auto_generated|divider|divider|StageOut[24]~18_combout  $ (\b~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27  = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46  = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|StageOut[25]~14_combout  $ (\b~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \b~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[26]~9_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[26]~9_combout  & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )) # (!\b~combout [3] & 
// ((\Div0|auto_generated|divider|divider|StageOut[26]~9_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[26]~9_combout  & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[26]~9_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|StageOut[27]~3_combout  $ (\b~combout [4] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((\Div0|auto_generated|divider|divider|StageOut[27]~3_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[27]~3_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44  = CARRY((\Div0|auto_generated|divider|divider|StageOut[27]~3_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[27]~3_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \Div0|auto_generated|divider|divider|selnose[36]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[36]~2_combout  = (!\b~combout [6] & (!\b~combout [5] & (!\b~combout [7])))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\b~combout [5]),
	.datac(\b~combout [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[36]~2 .lut_mask = "0101";
defparam \Div0|auto_generated|divider|divider|selnose[36]~2 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[36]~2 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[36]~2 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[36]~2 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[36]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxv_lcell \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\sel~combout [0] & (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~2_combout )))) # (!\sel~combout [0] & (((\Mult0|auto_generated|op_5~20_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\Mult0|auto_generated|op_5~20_combout ),
	.datac(\sel~combout [0]),
	.datad(\Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = "ac0c";
defparam \Mux4~2 .operation_mode = "normal";
defparam \Mux4~2 .output_mode = "comb_only";
defparam \Mux4~2 .register_cascade_mode = "off";
defparam \Mux4~2 .sum_lutc_input = "datac";
defparam \Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\sel~combout [2] & (\Mux4~1_combout )) # (!\sel~combout [2] & ((\sel~combout [1] & ((\Mux4~2_combout ))) # (!\sel~combout [1] & (\Mux4~1_combout ))))

	.clk(gnd),
	.dataa(\Mux4~1_combout ),
	.datab(\sel~combout [2]),
	.datac(\sel~combout [1]),
	.datad(\Mux4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = "ba8a";
defparam \Mux4~3 .operation_mode = "normal";
defparam \Mux4~3 .output_mode = "comb_only";
defparam \Mux4~3 .register_cascade_mode = "off";
defparam \Mux4~3 .sum_lutc_input = "datac";
defparam \Mux4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[34]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[34]~15_combout  = (\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[25]~14_combout )))) # 
// (!\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (\Div0|auto_generated|divider|divider|StageOut[25]~14_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[34]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[34]~15 .lut_mask = "ea2a";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~15 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~15 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[33]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~19_combout  = (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ))) # (!\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (\Div0|auto_generated|divider|divider|StageOut[24]~18_combout )))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .lut_mask = "ea2a";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[32]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~22_combout  = (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ))) # (!\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (\a~combout [3])))) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// (\a~combout [3]))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\a~combout [3]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~22 .lut_mask = "e4cc";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~22 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~22 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout  = \a~combout [2] $ ((\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42  = CARRY((\a~combout [2]) # ((!\b~combout [0])))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50  = CARRY((\a~combout [2]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .lut_mask = "66bb";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout  = \b~combout [1] $ (\Div0|auto_generated|divider|divider|StageOut[32]~22_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ) # (!\Div0|auto_generated|divider|divider|StageOut[32]~22_combout ))) # (!\b~combout [1] & 
// (!\Div0|auto_generated|divider|divider|StageOut[32]~22_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ) # (!\Div0|auto_generated|divider|divider|StageOut[32]~22_combout ))) # 
// (!\b~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[32]~22_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|StageOut[33]~19_combout  $ (\b~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22  = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~19_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[33]~19_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47  = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~19_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[33]~19_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|StageOut[34]~15_combout  $ (\b~combout [3] $ ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((\Div0|auto_generated|divider|divider|StageOut[34]~15_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ) # (!\b~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[34]~15_combout  & (!\b~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48  = CARRY((\Div0|auto_generated|divider|divider|StageOut[34]~15_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ) # (!\b~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[34]~15_combout  & (!\b~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[34]~15_combout ),
	.datab(\b~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \Div0|auto_generated|divider|divider|selnose[45]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[45]~1_combout  = (!\b~combout [6] & (((!\b~combout [7]))))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(vcc),
	.datac(\b~combout [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[45]~1 .lut_mask = "0505";
defparam \Div0|auto_generated|divider|divider|selnose[45]~1 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[45]~1 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[45]~1 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[45]~1 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[45]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[35]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[35]~10_combout  = (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ))) # (!\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (\Div0|auto_generated|divider|divider|StageOut[26]~9_combout )))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[26]~9_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[35]~10 .lut_mask = "ec4c";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~10 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~10 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \b~combout [4] $ (\Div0|auto_generated|divider|divider|StageOut[35]~10_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((\b~combout [4] & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ) # (!\Div0|auto_generated|divider|divider|StageOut[35]~10_combout ))) # 
// (!\b~combout [4] & (!\Div0|auto_generated|divider|divider|StageOut[35]~10_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[36]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~4_combout  = (\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[27]~3_combout )))) # 
// (!\Div0|auto_generated|divider|divider|selnose[36]~2_combout  & (\Div0|auto_generated|divider|divider|StageOut[27]~3_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[36]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~4 .lut_mask = "ea2a";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~4 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~4 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~4 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~4 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \b~combout [5] $ (\Div0|auto_generated|divider|divider|StageOut[36]~4_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((\b~combout [5] & (\Div0|auto_generated|divider|divider|StageOut[36]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )) # (!\b~combout [5] & 
// ((\Div0|auto_generated|divider|divider|StageOut[36]~4_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49  = CARRY((\b~combout [5] & (\Div0|auto_generated|divider|divider|StageOut[36]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )) # (!\b~combout [5] 
// & ((\Div0|auto_generated|divider|divider|StageOut[36]~4_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[36]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = ((((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[43]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[43]~16_combout  = (\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[34]~15_combout ))))) # 
// (!\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (((\Div0|auto_generated|divider|divider|StageOut[34]~15_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[34]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[43]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[43]~16 .lut_mask = "bf80";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~16 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~16 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~16 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~16 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[42]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~20_combout  = (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ))) # (!\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (\Div0|auto_generated|divider|divider|StageOut[33]~19_combout )))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .lut_mask = "caaa";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[41]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[41]~23_combout  = (\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[32]~22_combout ))))) # 
// (!\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & (((\Div0|auto_generated|divider|divider|StageOut[32]~22_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[32]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[41]~23 .lut_mask = "bf80";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~23 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~23 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~23 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~23 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[40]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~25_combout  = (\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\a~combout [2])))) # (!\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & 
// (\a~combout [2]))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~25 .lut_mask = "ea2a";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout  = \b~combout [0] $ ((\a~combout [1]))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47  = CARRY(((\a~combout [1])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56  = CARRY(((\a~combout [1])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout  = \b~combout [1] $ (\Div0|auto_generated|divider|divider|StageOut[40]~25_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ) # (!\Div0|auto_generated|divider|divider|StageOut[40]~25_combout ))) # (!\b~combout [1] & 
// (!\Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ) # (!\Div0|auto_generated|divider|divider|StageOut[40]~25_combout ))) # 
// (!\b~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~42COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout  = \b~combout [2] $ (\Div0|auto_generated|divider|divider|StageOut[41]~23_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[41]~23_combout ))) # (!\b~combout 
// [2] & (!\Div0|auto_generated|divider|divider|StageOut[41]~23_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ) # (!\Div0|auto_generated|divider|divider|StageOut[41]~23_combout ))) # 
// (!\b~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[41]~23_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \b~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[42]~20_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[42]~20_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )) # (!\b~combout [3] & 
// ((\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[42]~20_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|StageOut[43]~16_combout  $ (\b~combout [4] $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((\Div0|auto_generated|divider|divider|StageOut[43]~16_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[43]~16_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[43]~16_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[45]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~5_combout  = (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )) # (!\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~4_combout ))))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[36]~4_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[36]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~5 .lut_mask = "f780";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~5 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~5 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[44]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[44]~11_combout  = (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )) # (!\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & ((\Div0|auto_generated|divider|divider|StageOut[35]~10_combout ))))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[35]~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[35]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[44]~11 .lut_mask = "f780";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~11 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~11 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~11 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~11 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[44]~11_combout  $ (\b~combout [5] $ ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\b~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & (!\b~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54  = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\b~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[44]~11_combout  & (!\b~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \b~combout [6] $ (\Div0|auto_generated|divider|divider|StageOut[45]~5_combout  $ ((!(!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & 
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((\b~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (!\Div0|auto_generated|divider|divider|StageOut[45]~5_combout ))) # (!\b~combout [6] & 
// (!\Div0|auto_generated|divider|divider|StageOut[45]~5_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55  = CARRY((\b~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ) # (!\Div0|auto_generated|divider|divider|StageOut[45]~5_combout ))) # 
// (!\b~combout [6] & (!\Div0|auto_generated|divider|divider|StageOut[45]~5_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 )))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[45]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!(!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[52]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~17_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & (\Div0|auto_generated|divider|divider|StageOut[43]~16_combout )) # (!\b~combout [7] & 
// ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ))))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[43]~16_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[43]~16_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\b~combout [7]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~17 .lut_mask = "aea2";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~17 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~17 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[51]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~21_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\b~combout [7]),
	.datad(\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~21 .lut_mask = "fb08";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~21 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~21 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~21 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~21 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[50]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~24_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[41]~23_combout ))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[41]~23_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.datac(\b~combout [7]),
	.datad(\Div0|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~24 .lut_mask = "fd08";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~24 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~24 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~24 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~24 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[49]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~26_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[40]~25_combout ))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[40]~25_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~26 .lut_mask = "f0d8";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~26 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[48]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~27_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\a~combout [1]))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\a~combout [1]))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.datac(\a~combout [1]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~27 .lut_mask = "f0d8";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~27 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0  = CARRY(((\a~combout [0])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64  = CARRY(((\a~combout [0])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .lut_mask = "ffdd";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[48]~27_combout ))) # 
// (!\b~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[48]~27_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ) # (!\Div0|auto_generated|divider|divider|StageOut[48]~27_combout ))) # 
// (!\b~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[48]~27_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[48]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~54COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout  = (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~49COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[49]~26_combout ))) # 
// (!\b~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[49]~26_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ) # (!\Div0|auto_generated|divider|divider|StageOut[49]~26_combout ))) # 
// (!\b~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[49]~26_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~39COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[50]~24_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[50]~24_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[50]~24_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[50]~24_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[50]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~34COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0  = CARRY((\b~combout [4] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[51]~21_combout ))) # 
// (!\b~combout [4] & (!\Div0|auto_generated|divider|divider|StageOut[51]~21_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61  = CARRY((\b~combout [4] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ) # (!\Div0|auto_generated|divider|divider|StageOut[51]~21_combout ))) # 
// (!\b~combout [4] & (!\Div0|auto_generated|divider|divider|StageOut[51]~21_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 )))

	.clk(gnd),
	.dataa(\b~combout [4]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[51]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~29COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout  = CARRY((\b~combout [5] & (\Div0|auto_generated|divider|divider|StageOut[52]~17_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 )) # 
// (!\b~combout [5] & ((\Div0|auto_generated|divider|divider|StageOut[52]~17_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ))))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[52]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~24COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[54]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~6_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[45]~5_combout ))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[45]~5_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[45]~5_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~6 .lut_mask = "f0b8";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~6 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~6 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~6 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~6 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[53]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~12_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[44]~11_combout ))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[44]~11_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\b~combout [7]),
	.datad(\Div0|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~12 .lut_mask = "fb08";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~12 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~12 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~12 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0  = CARRY((\b~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ) # (!\Div0|auto_generated|divider|divider|StageOut[53]~12_combout ))) # 
// (!\b~combout [6] & (!\Div0|auto_generated|divider|divider|StageOut[53]~12_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62  = CARRY((\b~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ) # (!\Div0|auto_generated|divider|divider|StageOut[53]~12_combout ))) # 
// (!\b~combout [6] & (!\Div0|auto_generated|divider|divider|StageOut[53]~12_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout )))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[53]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0  = CARRY((\b~combout [7] & (\Div0|auto_generated|divider|divider|StageOut[54]~6_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 )) # (!\b~combout 
// [7] & ((\Div0|auto_generated|divider|divider|StageOut[54]~6_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63  = CARRY((\b~combout [7] & (\Div0|auto_generated|divider|divider|StageOut[54]~6_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 )) # 
// (!\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[54]~6_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~14COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = ((((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~19_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~9COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = ((\sel~combout [0] & (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )) # (!\sel~combout [0] & ((\Mult0|auto_generated|op_5~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datac(\Mult0|auto_generated|op_5~5_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "ccf0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxv_lcell \res~1 (
// Equation(s):
// \res~1_combout  = (((\a~combout [0] & \b~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~1 .lut_mask = "f000";
defparam \res~1 .operation_mode = "normal";
defparam \res~1 .output_mode = "comb_only";
defparam \res~1 .register_cascade_mode = "off";
defparam \res~1 .sum_lutc_input = "datac";
defparam \res~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxv_lcell \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Mux0~1_combout  & (((!\res~1_combout  & \Mux0~0_combout )))) # (!\Mux0~1_combout  & ((\Add0~5_combout ) # ((!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\Add0~5_combout ),
	.datab(\res~1_combout ),
	.datac(\Mux0~1_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = "3a0f";
defparam \Mux7~0 .operation_mode = "normal";
defparam \Mux7~0 .output_mode = "comb_only";
defparam \Mux7~0 .register_cascade_mode = "off";
defparam \Mux7~0 .sum_lutc_input = "datac";
defparam \Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxv_lcell \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\Mux0~2_combout ) # ((\a~combout [0] & \b~combout [0])))) # (!\Mux7~0_combout  & (!\Mux0~2_combout  & ((\a~combout [0]) # (\b~combout [0]))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\Mux7~0_combout ),
	.datac(\Mux0~2_combout ),
	.datad(\b~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = "cbc2";
defparam \Mux7~1 .operation_mode = "normal";
defparam \Mux7~1 .output_mode = "comb_only";
defparam \Mux7~1 .register_cascade_mode = "off";
defparam \Mux7~1 .sum_lutc_input = "datac";
defparam \Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6_combout  = (\sel~combout [2] & (((\Mux7~1_combout )))) # (!\sel~combout [2] & ((\sel~combout [1] & (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )) # 
// (!\sel~combout [1] & ((\Mux7~1_combout )))))

	.clk(gnd),
	.dataa(\sel~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datac(\sel~combout [1]),
	.datad(\Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 .lut_mask = "ef40";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxv_lcell \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\sel~combout [0] & (((!\b~combout [7] & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))) # (!\sel~combout [0] & (\Mult0|auto_generated|op_5~0_combout ))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_5~0_combout ),
	.datab(\b~combout [7]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = "30aa";
defparam \Mux6~2 .operation_mode = "normal";
defparam \Mux6~2 .output_mode = "comb_only";
defparam \Mux6~2 .register_cascade_mode = "off";
defparam \Mux6~2 .sum_lutc_input = "datac";
defparam \Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxv_lcell \res~0 (
// Equation(s):
// \res~0_combout  = ((\b~combout [1] & (\a~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [1]),
	.datac(\a~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~0 .lut_mask = "c0c0";
defparam \res~0 .operation_mode = "normal";
defparam \res~0 .output_mode = "comb_only";
defparam \res~0 .register_cascade_mode = "off";
defparam \res~0 .sum_lutc_input = "datac";
defparam \res~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxv_lcell \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Mux0~1_combout  & (!\res~0_combout  & ((\Mux0~0_combout )))) # (!\Mux0~1_combout  & (((\Add0~0_combout ) # (!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\res~0_combout ),
	.datab(\Mux0~1_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = "7433";
defparam \Mux6~0 .operation_mode = "normal";
defparam \Mux6~0 .output_mode = "comb_only";
defparam \Mux6~0 .register_cascade_mode = "off";
defparam \Mux6~0 .sum_lutc_input = "datac";
defparam \Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxv_lcell \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux6~0_combout  & ((\Mux0~2_combout ) # ((\a~combout [1] & \b~combout [1])))) # (!\Mux6~0_combout  & (!\Mux0~2_combout  & ((\a~combout [1]) # (\b~combout [1]))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\Mux6~0_combout ),
	.datac(\b~combout [1]),
	.datad(\Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = "ccb2";
defparam \Mux6~1 .operation_mode = "normal";
defparam \Mux6~1 .output_mode = "comb_only";
defparam \Mux6~1 .register_cascade_mode = "off";
defparam \Mux6~1 .sum_lutc_input = "datac";
defparam \Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxv_lcell \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\sel~combout [2] & (((\Mux6~1_combout )))) # (!\sel~combout [2] & ((\sel~combout [1] & (\Mux6~2_combout )) # (!\sel~combout [1] & ((\Mux6~1_combout )))))

	.clk(gnd),
	.dataa(\sel~combout [2]),
	.datab(\sel~combout [1]),
	.datac(\Mux6~2_combout ),
	.datad(\Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = "fb40";
defparam \Mux6~3 .operation_mode = "normal";
defparam \Mux6~3 .output_mode = "comb_only";
defparam \Mux6~3 .register_cascade_mode = "off";
defparam \Mux6~3 .sum_lutc_input = "datac";
defparam \Mux6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxv_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6_combout  & !\Mux6~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6_combout ),
	.datad(\Mux6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "000f";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxv_lcell \res~3 (
// Equation(s):
// \res~3_combout  = (((\b~combout [2] & \a~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [2]),
	.datad(\a~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\res~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \res~3 .lut_mask = "f000";
defparam \res~3 .operation_mode = "normal";
defparam \res~3 .output_mode = "comb_only";
defparam \res~3 .register_cascade_mode = "off";
defparam \res~3 .sum_lutc_input = "datac";
defparam \res~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxv_lcell \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Mux0~1_combout  & (((!\res~3_combout  & \Mux0~0_combout )))) # (!\Mux0~1_combout  & ((\Add0~15_combout ) # ((!\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\Add0~15_combout ),
	.datab(\res~3_combout ),
	.datac(\Mux0~1_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = "3a0f";
defparam \Mux5~0 .operation_mode = "normal";
defparam \Mux5~0 .output_mode = "comb_only";
defparam \Mux5~0 .register_cascade_mode = "off";
defparam \Mux5~0 .sum_lutc_input = "datac";
defparam \Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxv_lcell \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux0~2_combout  & (\Mux5~0_combout )) # (!\Mux0~2_combout  & ((\Mux5~0_combout  & (\b~combout [2] & \a~combout [2])) # (!\Mux5~0_combout  & ((\b~combout [2]) # (\a~combout [2])))))

	.clk(gnd),
	.dataa(\Mux0~2_combout ),
	.datab(\Mux5~0_combout ),
	.datac(\b~combout [2]),
	.datad(\a~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = "d998";
defparam \Mux5~1 .operation_mode = "normal";
defparam \Mux5~1 .output_mode = "comb_only";
defparam \Mux5~1 .register_cascade_mode = "off";
defparam \Mux5~1 .sum_lutc_input = "datac";
defparam \Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxv_lcell \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\sel~combout [0] & (((\Div0|auto_generated|divider|divider|selnose[45]~1_combout  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))) # (!\sel~combout [0] & (\Mult0|auto_generated|op_5~15_combout ))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_5~15_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose[45]~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = "c0aa";
defparam \Mux5~2 .operation_mode = "normal";
defparam \Mux5~2 .output_mode = "comb_only";
defparam \Mux5~2 .register_cascade_mode = "off";
defparam \Mux5~2 .sum_lutc_input = "datac";
defparam \Mux5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxv_lcell \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\sel~combout [1] & ((\sel~combout [2] & (\Mux5~1_combout )) # (!\sel~combout [2] & ((\Mux5~2_combout ))))) # (!\sel~combout [1] & (\Mux5~1_combout ))

	.clk(gnd),
	.dataa(\Mux5~1_combout ),
	.datab(\sel~combout [1]),
	.datac(\sel~combout [2]),
	.datad(\Mux5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = "aea2";
defparam \Mux5~3 .operation_mode = "normal";
defparam \Mux5~3 .output_mode = "comb_only";
defparam \Mux5~3 .register_cascade_mode = "off";
defparam \Mux5~3 .sum_lutc_input = "datac";
defparam \Mux5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxv_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\Mux3~3_combout  & (!\Mux4~3_combout  & (\Equal0~0_combout  & !\Mux5~3_combout )))

	.clk(gnd),
	.dataa(\Mux3~3_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Mux5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "0010";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxv_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\Mux1~3_combout  & (!\Mux2~3_combout  & (!\Mux0~8_combout  & \Equal0~1_combout )))

	.clk(gnd),
	.dataa(\Mux1~3_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\Mux0~8_combout ),
	.datad(\Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = "0100";
defparam \Equal0~2 .operation_mode = "normal";
defparam \Equal0~2 .output_mode = "comb_only";
defparam \Equal0~2 .register_cascade_mode = "off";
defparam \Equal0~2 .sum_lutc_input = "datac";
defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \zeroFlag~I (
	.datain(\Equal0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(zeroFlag));
// synopsys translate_off
defparam \zeroFlag~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[0]~I (
	.datain(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[0]));
// synopsys translate_off
defparam \res[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[1]~I (
	.datain(\Mux6~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[1]));
// synopsys translate_off
defparam \res[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[2]~I (
	.datain(\Mux5~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[2]));
// synopsys translate_off
defparam \res[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[3]~I (
	.datain(\Mux4~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[3]));
// synopsys translate_off
defparam \res[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[4]~I (
	.datain(\Mux3~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[4]));
// synopsys translate_off
defparam \res[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[5]~I (
	.datain(\Mux2~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[5]));
// synopsys translate_off
defparam \res[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[6]~I (
	.datain(\Mux1~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[6]));
// synopsys translate_off
defparam \res[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \res[7]~I (
	.datain(\Mux0~8_combout ),
	.oe(vcc),
	.combout(),
	.padio(res[7]));
// synopsys translate_off
defparam \res[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
