
---------- Begin Simulation Statistics ----------
final_tick                                 7786279000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885792                       # Number of bytes of host memory used
host_op_rate                                   103319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   109.10                       # Real time elapsed on the host
host_tick_rate                               71368417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11272041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007786                       # Number of seconds simulated
sim_ticks                                  7786279000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.667776                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1232108                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1236215                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1870135                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              97263                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           98118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              855                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2881518                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  379575                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          523                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5041398                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3941691                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             17831                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2769411                       # Number of branches committed
system.cpu.commit.bw_lim_events                298831                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          445088                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10003358                       # Number of instructions committed
system.cpu.commit.committedOps               11275399                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11520491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.978726                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.798640                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7472686     64.86%     64.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1353271     11.75%     76.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1089087      9.45%     86.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       441932      3.84%     89.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       514954      4.47%     94.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       181348      1.57%     95.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       117720      1.02%     96.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50662      0.44%     97.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       298831      2.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11520491                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               374505                       # Number of function calls committed.
system.cpu.commit.int_insts                   9770223                       # Number of committed integer instructions.
system.cpu.commit.loads                       1155697                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9136842     81.03%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      0.36%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1155697     10.25%     91.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         942590      8.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11275399                       # Class of committed instruction
system.cpu.commit.refs                        2098287                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11272041                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.557256                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.557256                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                540097                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1679                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1222986                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11834824                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8081086                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2910145                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  17914                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7456                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 35974                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2881518                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2464576                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3362850                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7968                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          160                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10525243                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   39178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.185038                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8202585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1708946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.675884                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11585216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.025922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.124757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8584605     74.10%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   350498      3.03%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   836265      7.22%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   470278      4.06%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   320838      2.77%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   131225      1.13%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   197813      1.71%     94.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   224244      1.94%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   469450      4.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11585216                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1821093                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit    174549507                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified    186402710                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        27623                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      29224470                       # number of prefetches that crossed the page
system.cpu.idleCycles                         3987343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19812                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2824140                       # Number of branches executed
system.cpu.iew.exec_nop                          3700                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.754229                       # Inst execution rate
system.cpu.iew.exec_refs                      2279678                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     998390                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  220255                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1202388                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                576                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3003                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1005385                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11720745                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1281288                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17616                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11745271                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    849                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   558                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17914                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3825                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           214                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             8592                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        84897                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        46690                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        62795                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14015                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10401459                       # num instructions consuming a value
system.cpu.iew.wb_count                      11649891                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.501097                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5212141                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.748104                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11655414                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13256542                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8610921                       # number of integer regfile writes
system.cpu.ipc                               0.642155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.642155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9437065     80.23%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40055      0.34%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   53      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  50      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1284035     10.92%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1001499      8.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11762890                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       25383                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002158                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15778     62.16%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     62.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2386      9.40%     71.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7216     28.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11787338                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35134777                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11649107                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12160694                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11716469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11762890                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 576                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          444992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               293                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        98464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11585216                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.015336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.562808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6683942     57.69%     57.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1783402     15.39%     73.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1366120     11.79%     84.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              774589      6.69%     91.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              382223      3.30%     94.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              337979      2.92%     97.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              136910      1.18%     98.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               77174      0.67%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               42877      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11585216                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.755360                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    922                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1892                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          784                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1379                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             21117                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13504                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1202388                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1005385                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8140726                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                         15572559                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  367744                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12203023                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 115753                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  8102183                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3020                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4900                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18446646                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11799534                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12709305                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2918095                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5146                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  17914                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                139783                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   506261                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13338652                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          39497                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2073                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207247                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            576                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1206                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     22941497                       # The number of ROB reads
system.cpu.rob.rob_writes                    23505720                       # The number of ROB writes
system.cpu.timesIdled                          262423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      876                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     232                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       595406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1191852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5668                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2422                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5668                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       517760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  517760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8238                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8238                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9926000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42723500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            593839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       563713                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23391                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        563729                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30110                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          149                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1691171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        97127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1788298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     72156288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2615680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74771968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           596446                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 596423    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     23      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             596446                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1251872150                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49303744                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         845593999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            10.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               256523                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25992                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       305692                       # number of demand (read+write) hits
system.l2.demand_hits::total                   588207                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              256523                       # number of overall hits
system.l2.overall_hits::.cpu.data               25992                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       305692                       # number of overall hits
system.l2.overall_hits::total                  588207                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6576                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8090                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1514                       # number of overall misses
system.l2.overall_misses::.cpu.data              6576                       # number of overall misses
system.l2.overall_misses::total                  8090                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    117394500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    499125000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        616519500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    117394500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    499125000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       616519500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           258037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32568                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       305692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596297                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          258037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32568                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       305692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596297                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.005867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201916                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013567                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.005867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201916                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013567                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77539.299868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75901.003650                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76207.601978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77539.299868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75901.003650                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76207.601978                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    102254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    433365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    535619500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    102254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    433365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    535619500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.005867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.005867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013567                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67539.299868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65901.003650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66207.601978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67539.299868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65901.003650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66207.601978                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8302                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8302                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       563690                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           563690                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       563690                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       563690                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2422                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    188145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     188145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.985354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77681.668043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77681.668043                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    163925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.985354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67681.668043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67681.668043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         256523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       305692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             562215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    117394500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    117394500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       258037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       305692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         563729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.005867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77539.299868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77539.299868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    102254500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102254500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.005867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002686                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67539.299868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67539.299868                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    310980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    310980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.137961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.137961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74862.782860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74862.782860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    269440000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    269440000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.137961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64862.782860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64862.782860                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19077.702703                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19077.702703                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7515.201326                       # Cycle average of tags in use
system.l2.tags.total_refs                     1191681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8239                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    144.639034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     140.310496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1476.136374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5898.754456                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.180016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.229346                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.251404                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9542871                       # Number of tag accesses
system.l2.tags.data_accesses                  9542871                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         420864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             517760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96896                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8090                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12444455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          54052006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66496461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12444455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12444455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12444455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         54052006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66496461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18138                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     52055250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               203742750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6434.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25184.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    477.638376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.164299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.289042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          191     17.62%     17.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          213     19.65%     37.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          127     11.72%     48.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           92      8.49%     57.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          102      9.41%     66.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           33      3.04%     69.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      3.97%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      2.40%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          257     23.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1084                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 517760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  517760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2440317000                       # Total gap between requests
system.mem_ctrls.avgGap                     301646.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       420864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12444455.175572311506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 54052006.099447503686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39971000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    163771750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26400.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24904.46                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3562860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1893705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            27053460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        511597230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2559195840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3717943095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.499341                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6647733750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    259769000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    878776250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4176900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2220075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            30709140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        687421140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2411133600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3750300855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        481.655083                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6261079500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    259769000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1265430500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2182620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2182620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2182620                       # number of overall hits
system.cpu.icache.overall_hits::total         2182620                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       281955                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         281955                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       281955                       # number of overall misses
system.cpu.icache.overall_misses::total        281955                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5278168979                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5278168979                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5278168979                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5278168979                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2464575                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2464575                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2464575                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2464575                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.114403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.114403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.114403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.114403                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18719.898491                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18719.898491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18719.898491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18719.898491                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7644                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               804                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.507463                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            232417                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       563713                       # number of writebacks
system.cpu.icache.writebacks::total            563713                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        23918                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23918                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        23918                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23918                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       258037                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       258037                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       258037                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       305692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       563729                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4621048480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4621048480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4621048480                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   4545564732                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9166613212                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.228733                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17908.472351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17908.472351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17908.472351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 14869.753647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16260.673501                       # average overall mshr miss latency
system.cpu.icache.replacements                 563713                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2182620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2182620                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       281955                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        281955                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5278168979                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5278168979                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2464575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2464575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.114403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.114403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18719.898491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18719.898491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        23918                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23918                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       258037                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       258037                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4621048480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4621048480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17908.472351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17908.472351                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       305692                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       305692                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   4545564732                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   4545564732                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 14869.753647                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 14869.753647                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2746349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            563729                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.871754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     9.341136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     6.657664                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.583821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.416104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5492879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5492879                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2066001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2066001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2066011                       # number of overall hits
system.cpu.dcache.overall_hits::total         2066011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        60477                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        60479                       # number of overall misses
system.cpu.dcache.overall_misses::total         60479                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1971866324                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1971866324                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1971866324                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1971866324                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2126478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2126478                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2126490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2126490                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028440                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028440                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32605.227177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32605.227177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32604.148944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32604.148944                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7426                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.186992                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8302                       # number of writebacks
system.cpu.dcache.writebacks::total              8302                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27765                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32714                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32714                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    825976893                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    825976893                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    826161393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826161393                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015383                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015383                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015384                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015384                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25249.966159                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25249.966159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25254.062267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25254.062267                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31693                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1131437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1131437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1541381000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1541381000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1184405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1184405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29100.230328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29100.230328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        30105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    628925000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    628925000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20891.047999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20891.047999                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       934552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         934552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    425984918                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    425984918                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       941922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       941922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57799.853189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57799.853189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4902                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4902                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    192690487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    192690487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78075.561994                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78075.561994                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4500406                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4500406                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32377.021583                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32377.021583                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4361406                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4361406                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31377.021583                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31377.021583                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          545                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          545                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       198500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       198500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 66166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           998.799778                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2099803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.180793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   998.799778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4287855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4287855                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7786279000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7786279000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
