Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,3315
design__instance__area,47491.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0028643899131566286
power__switching__total,0.0015178332105278969
power__leakage__total,0.0000012701370906142984
power__total,0.004383493214845657
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.47923849578542677
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2863694640253868
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.06488698650934657
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.803056421868774
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.064887
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.184839
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.8188039367177299
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3366430285375065
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5200205968581354
timing__setup__ws__corner:nom_slow_1p08V_125C,5.83572984231835
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.520021
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.005435
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.608636269721586
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3049322824998093
timing__hold__ws__corner:nom_typ_1p20V_25C,0.23249053340555703
timing__setup__ws__corner:nom_typ_1p20V_25C,5.819751956185269
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.232491
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.411416
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.47923849578542677
clock__skew__worst_setup,0.2863694640253868
timing__hold__ws,0.06488698650934657
timing__setup__ws,5.803056421868774
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.064887
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.005435
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3315
design__instance__area__stdcell,47491.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.790093
design__instance__utilization__stdcell,0.790093
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,30.8448
design__instance__count__class:inverter,130
design__instance__area__class:inverter,723.946
design__instance__count__class:sequential_cell,308
design__instance__area__class:sequential_cell,14529.7
design__instance__count__class:multi_input_combinational_cell,2152
design__instance__area__class:multi_input_combinational_cell,22025
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,643
design__instance__area__class:timing_repair_buffer,9496.57
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77844.5
design__violations,0
design__instance__count__class:clock_buffer,62
design__instance__area__class:clock_buffer,562.464
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,123.379
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,462
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3622
route__net__special,2
route__drc_errors__iter:0,1764
route__wirelength__iter:0,85110
route__drc_errors__iter:1,804
route__wirelength__iter:1,84468
route__drc_errors__iter:2,694
route__wirelength__iter:2,84320
route__drc_errors__iter:3,70
route__wirelength__iter:3,83948
route__drc_errors__iter:4,16
route__wirelength__iter:4,83937
route__drc_errors__iter:5,12
route__wirelength__iter:5,83928
route__drc_errors__iter:6,2
route__wirelength__iter:6,83914
route__drc_errors__iter:7,0
route__wirelength__iter:7,83917
route__drc_errors,0
route__wirelength,83917
route__vias,20830
route__vias__singlecut,20830
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,518.46
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,241
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,241
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,241
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,241
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000470335
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000483245
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000270262
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000483245
design_powergrid__voltage__worst,0.0000483245
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000483245
design_powergrid__drop__worst__net:VPWR,0.0000470335
design_powergrid__voltage__worst__net:VGND,0.0000483245
design_powergrid__drop__worst__net:VGND,0.0000483245
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000276000000000000000215973072759112483254284597933292388916015625
ir__drop__worst,0.0000469999999999999972378865453759289039226132445037364959716796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
