;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #512, @-13
	DAT #421, #500
	SLT 210, @1
	ADD 240, 60
	SUB #512, @-13
	ADD 210, @1
	DJN @172, #-290
	DJN @172, #-290
	SUB #512, @-13
	ADD 240, 60
	ADD 303, 20
	ADD 258, 560
	ADD #270, <0
	SUB @127, 106
	SUB #512, @-13
	SLT 40, @2
	SLT 40, @2
	SLT 40, @2
	SUB @3, -0
	SPL 30, <402
	SUB 20, @12
	SUB #512, @-13
	SUB 0, -59
	SLT 40, @2
	SPL 30, <402
	SUB 0, -59
	ADD 210, @1
	ADD 210, @1
	SPL 4
	SPL 0, #2
	ADD @0, @2
	CMP 20, @12
	SUB 12, @10
	SUB <0, @2
	SUB <0, @2
	SUB @0, @2
	SLT 20, @12
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	JMZ 210, 1
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
