\hypertarget{struct_n_v_i_c___mem_map}{}\section{N\+V\+I\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_n_v_i_c___mem_map}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_abd212d27ccda188473e4e918f0cc8aff}{I\+S\+E\+R} \mbox{[}4\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a672371a65afa3a33d6d4bf26f54014fe}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}112\mbox{]}\label{struct_n_v_i_c___mem_map_a672371a65afa3a33d6d4bf26f54014fe}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a44632f5cb66efc81e73970988a899334}{I\+C\+E\+R} \mbox{[}4\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a4fc17c3f34f5db09bc5b3594324a2b67}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}112\mbox{]}\label{struct_n_v_i_c___mem_map_a4fc17c3f34f5db09bc5b3594324a2b67}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a1067a671b702e7fac08c0733131e8454}{I\+S\+P\+R} \mbox{[}4\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a6452a50947e86da5cc01df353d697c8b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}112\mbox{]}\label{struct_n_v_i_c___mem_map_a6452a50947e86da5cc01df353d697c8b}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a18f7154bcaf967d002d2cb1bd480a66a}{I\+C\+P\+R} \mbox{[}4\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a002afb1e428bb77c95ac38cb11c19e9d}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}112\mbox{]}\label{struct_n_v_i_c___mem_map_a002afb1e428bb77c95ac38cb11c19e9d}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_ac2813e9c133793584e82f645f7e5c2ad}{I\+A\+B\+R} \mbox{[}4\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a89f6bffb5c9ffeeb4a53e75be5bd8387}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}240\mbox{]}\label{struct_n_v_i_c___mem_map_a89f6bffb5c9ffeeb4a53e75be5bd8387}

\item 
uint8\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a2c1a78a8c4dc2c05595641b28e771dee}{I\+P} \mbox{[}106\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a15bcaf2702d7c14e869fefc29a56da5d}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}2710\mbox{]}\label{struct_n_v_i_c___mem_map_a15bcaf2702d7c14e869fefc29a56da5d}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a417658a729224de65052153f5c2cc419}{S\+T\+I\+R} \mbox{[}1\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
N\+V\+I\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_n_v_i_c___mem_map_ac2813e9c133793584e82f645f7e5c2ad}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+A\+B\+R@{I\+A\+B\+R}}
\index{I\+A\+B\+R@{I\+A\+B\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+A\+B\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Mem\+Map\+::\+I\+A\+B\+R\mbox{[}4\mbox{]}}\label{struct_n_v_i_c___mem_map_ac2813e9c133793584e82f645f7e5c2ad}
Interrupt Active bit Register n, array offset\+: 0x200, array step\+: 0x4 \hypertarget{struct_n_v_i_c___mem_map_a44632f5cb66efc81e73970988a899334}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+C\+E\+R@{I\+C\+E\+R}}
\index{I\+C\+E\+R@{I\+C\+E\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+C\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Mem\+Map\+::\+I\+C\+E\+R\mbox{[}4\mbox{]}}\label{struct_n_v_i_c___mem_map_a44632f5cb66efc81e73970988a899334}
Interrupt Clear Enable Register n, array offset\+: 0x80, array step\+: 0x4 \hypertarget{struct_n_v_i_c___mem_map_a18f7154bcaf967d002d2cb1bd480a66a}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+C\+P\+R@{I\+C\+P\+R}}
\index{I\+C\+P\+R@{I\+C\+P\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+C\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Mem\+Map\+::\+I\+C\+P\+R\mbox{[}4\mbox{]}}\label{struct_n_v_i_c___mem_map_a18f7154bcaf967d002d2cb1bd480a66a}
Interrupt Clear Pending Register n, array offset\+: 0x180, array step\+: 0x4 \hypertarget{struct_n_v_i_c___mem_map_a2c1a78a8c4dc2c05595641b28e771dee}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+P@{I\+P}}
\index{I\+P@{I\+P}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t N\+V\+I\+C\+\_\+\+Mem\+Map\+::\+I\+P\mbox{[}106\mbox{]}}\label{struct_n_v_i_c___mem_map_a2c1a78a8c4dc2c05595641b28e771dee}
Interrupt Priority Register n, array offset\+: 0x300, array step\+: 0x1 \hypertarget{struct_n_v_i_c___mem_map_abd212d27ccda188473e4e918f0cc8aff}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+S\+E\+R@{I\+S\+E\+R}}
\index{I\+S\+E\+R@{I\+S\+E\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Mem\+Map\+::\+I\+S\+E\+R\mbox{[}4\mbox{]}}\label{struct_n_v_i_c___mem_map_abd212d27ccda188473e4e918f0cc8aff}
Interrupt Set Enable Register n, array offset\+: 0x0, array step\+: 0x4 \hypertarget{struct_n_v_i_c___mem_map_a1067a671b702e7fac08c0733131e8454}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+S\+P\+R@{I\+S\+P\+R}}
\index{I\+S\+P\+R@{I\+S\+P\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Mem\+Map\+::\+I\+S\+P\+R\mbox{[}4\mbox{]}}\label{struct_n_v_i_c___mem_map_a1067a671b702e7fac08c0733131e8454}
Interrupt Set Pending Register n, array offset\+: 0x100, array step\+: 0x4 \hypertarget{struct_n_v_i_c___mem_map_a417658a729224de65052153f5c2cc419}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!S\+T\+I\+R@{S\+T\+I\+R}}
\index{S\+T\+I\+R@{S\+T\+I\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+I\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Mem\+Map\+::\+S\+T\+I\+R\mbox{[}1\mbox{]}}\label{struct_n_v_i_c___mem_map_a417658a729224de65052153f5c2cc419}
Software Trigger Interrupt Register, array offset\+: 0x\+E00, array step\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
