$comment
	File created using the following command:
		vcd file ControlUnit.msim.vcd -direction
$end
$date
	Sun May 31 03:28:06 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module controlunit_vhd_vec_tst $end
$var wire 1 ! ALUOp [3] $end
$var wire 1 " ALUOp [2] $end
$var wire 1 # ALUOp [1] $end
$var wire 1 $ ALUOp [0] $end
$var wire 1 % ALUSrc $end
$var wire 1 & clk $end
$var wire 1 ' EnPc $end
$var wire 1 ( func [3] $end
$var wire 1 ) func [2] $end
$var wire 1 * func [1] $end
$var wire 1 + func [0] $end
$var wire 1 , MemtoReg $end
$var wire 1 - MemWr $end
$var wire 1 . opCode [2] $end
$var wire 1 / opCode [1] $end
$var wire 1 0 opCode [0] $end
$var wire 1 1 RegDst $end
$var wire 1 2 RegWr $end
$var wire 1 3 reset $end
$var wire 1 4 RI $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_clk $end
$var wire 1 ? ww_reset $end
$var wire 1 @ ww_opCode [2] $end
$var wire 1 A ww_opCode [1] $end
$var wire 1 B ww_opCode [0] $end
$var wire 1 C ww_func [3] $end
$var wire 1 D ww_func [2] $end
$var wire 1 E ww_func [1] $end
$var wire 1 F ww_func [0] $end
$var wire 1 G ww_EnPc $end
$var wire 1 H ww_RI $end
$var wire 1 I ww_RegWr $end
$var wire 1 J ww_RegDst $end
$var wire 1 K ww_ALUSrc $end
$var wire 1 L ww_ALUOp [3] $end
$var wire 1 M ww_ALUOp [2] $end
$var wire 1 N ww_ALUOp [1] $end
$var wire 1 O ww_ALUOp [0] $end
$var wire 1 P ww_MemWr $end
$var wire 1 Q ww_MemtoReg $end
$var wire 1 R \EnPc~output_o\ $end
$var wire 1 S \RI~output_o\ $end
$var wire 1 T \RegWr~output_o\ $end
$var wire 1 U \RegDst~output_o\ $end
$var wire 1 V \ALUSrc~output_o\ $end
$var wire 1 W \ALUOp[0]~output_o\ $end
$var wire 1 X \ALUOp[1]~output_o\ $end
$var wire 1 Y \ALUOp[2]~output_o\ $end
$var wire 1 Z \ALUOp[3]~output_o\ $end
$var wire 1 [ \MemWr~output_o\ $end
$var wire 1 \ \MemtoReg~output_o\ $end
$var wire 1 ] \clk~input_o\ $end
$var wire 1 ^ \opCode[1]~input_o\ $end
$var wire 1 _ \opCode[2]~input_o\ $end
$var wire 1 ` \opCode[0]~input_o\ $end
$var wire 1 a \ps~9_combout\ $end
$var wire 1 b \reset~input_o\ $end
$var wire 1 c \ps~13_combout\ $end
$var wire 1 d \ps.decode~q\ $end
$var wire 1 e \ps~16_combout\ $end
$var wire 1 f \ps.execute~q\ $end
$var wire 1 g \ps~11_combout\ $end
$var wire 1 h \ps~12_combout\ $end
$var wire 1 i \ps.regUpdate~q\ $end
$var wire 1 j \ps~14_combout\ $end
$var wire 1 k \ps~15_combout\ $end
$var wire 1 l \ps.WriteMem~q\ $end
$var wire 1 m \ps.rst~0_combout\ $end
$var wire 1 n \ps.rst~q\ $end
$var wire 1 o \ps~8_combout\ $end
$var wire 1 p \ps~10_combout\ $end
$var wire 1 q \ps.fetch~q\ $end
$var wire 1 r \EnPc~0_combout\ $end
$var wire 1 s \Selector3~0_combout\ $end
$var wire 1 t \Selector3~1_combout\ $end
$var wire 1 u \Selector3~2_combout\ $end
$var wire 1 v \func[0]~input_o\ $end
$var wire 1 w \ALUOp~0_combout\ $end
$var wire 1 x \ALUOp~1_combout\ $end
$var wire 1 y \func[1]~input_o\ $end
$var wire 1 z \ALUOp~2_combout\ $end
$var wire 1 { \func[2]~input_o\ $end
$var wire 1 | \ALUOp~3_combout\ $end
$var wire 1 } \func[3]~input_o\ $end
$var wire 1 ~ \ALUOp~4_combout\ $end
$var wire 1 !! \Selector4~0_combout\ $end
$var wire 1 "! \Selector4~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0&
0'
0,
0-
01
02
03
04
05
16
x7
18
19
1:
1;
1<
1=
0>
0?
0G
0H
0I
0J
0K
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
0f
1g
0h
0i
0j
0k
0l
1m
0n
1o
1p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0(
0)
0*
0+
0.
0/
10
0!
0"
0#
0$
0@
0A
1B
0C
0D
0E
0F
0L
0M
0N
0O
$end
#40000
1(
1)
1+
1F
1D
1C
1}
1{
1v
#80000
0(
0C
0}
#100000
1&
1>
1]
1n
1q
1c
1r
0o
0p
1R
1S
1G
1H
1'
14
#120000
1(
1*
1E
1C
1}
1y
#160000
0)
1.
1/
00
0D
0B
1A
1@
1_
1^
0`
0{
#200000
1)
0(
0*
0&
0+
0F
0E
1D
0C
0>
0]
0}
1{
0y
0v
#240000
1*
1+
1F
1E
1y
1v
#280000
0*
0)
1(
0E
0D
1C
1}
0{
0y
#300000
1&
1>
1]
1d
0q
0r
0c
1e
1s
1u
0R
0S
0G
0H
1V
0'
04
1K
1%
#320000
1*
1)
0+
0F
1E
1D
1{
1y
0v
#330000
0.
0/
0A
0@
0_
0^
1a
0g
0s
0u
1c
0e
0V
0K
0%
#400000
0&
0>
0]
#440000
0*
0(
0E
0C
0}
0y
#480000
1*
1(
1E
1C
1}
1y
#500000
1&
1>
1]
#520000
0*
0(
0)
0E
0D
0C
0}
0{
0y
#560000
1*
1+
1F
1E
1y
1v
#600000
0+
0&
0F
0>
0]
0v
#640000
1+
0*
1(
1F
0E
1C
1}
0y
1v
#680000
0+
0(
0F
0C
0}
0v
#700000
1&
1>
1]
#720000
1+
1*
1F
1E
1y
1v
#760000
0+
0*
0F
0E
0y
0v
#800000
1*
0&
1E
0>
0]
1y
#840000
1(
1)
1D
1C
1}
1{
#880000
0(
1+
1F
0C
0}
1v
#900000
1&
1>
1]
#920000
0)
0D
0{
#960000
0+
0F
0v
#1000000
