ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Error_Handler:
  27              	.LFB293:
  28              		.file 1 "../01_Appl/APPL_Main/main.c"
   1:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN Header */
   2:../01_Appl/APPL_Main/main.c **** /**
   3:../01_Appl/APPL_Main/main.c ****   ******************************************************************************
   4:../01_Appl/APPL_Main/main.c ****   * @file           : main.c
   5:../01_Appl/APPL_Main/main.c ****   * @brief          : Main program body
   6:../01_Appl/APPL_Main/main.c ****   ******************************************************************************
   7:../01_Appl/APPL_Main/main.c ****   * @attention
   8:../01_Appl/APPL_Main/main.c ****   *
   9:../01_Appl/APPL_Main/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:../01_Appl/APPL_Main/main.c ****   * All rights reserved.</center></h2>
  11:../01_Appl/APPL_Main/main.c ****   *
  12:../01_Appl/APPL_Main/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../01_Appl/APPL_Main/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:../01_Appl/APPL_Main/main.c ****   * License. You may obtain a copy of the License at:
  15:../01_Appl/APPL_Main/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../01_Appl/APPL_Main/main.c ****   *
  17:../01_Appl/APPL_Main/main.c ****   ******************************************************************************
  18:../01_Appl/APPL_Main/main.c ****   */
  19:../01_Appl/APPL_Main/main.c **** /* USER CODE END Header */
  20:../01_Appl/APPL_Main/main.c **** /* Includes ------------------------------------------------------------------*/
  21:../01_Appl/APPL_Main/main.c **** #include "main.h"
  22:../01_Appl/APPL_Main/main.c **** 
  23:../01_Appl/APPL_Main/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN Includes */
  25:../01_Appl/APPL_Main/main.c **** 
  26:../01_Appl/APPL_Main/main.c **** /* USER CODE END Includes */
  27:../01_Appl/APPL_Main/main.c **** 
  28:../01_Appl/APPL_Main/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN PTD */
  30:../01_Appl/APPL_Main/main.c **** 
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 2


  31:../01_Appl/APPL_Main/main.c **** /* USER CODE END PTD */
  32:../01_Appl/APPL_Main/main.c **** 
  33:../01_Appl/APPL_Main/main.c **** /* Private define ------------------------------------------------------------*/
  34:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN PD */
  35:../01_Appl/APPL_Main/main.c **** /* USER CODE END PD */
  36:../01_Appl/APPL_Main/main.c **** 
  37:../01_Appl/APPL_Main/main.c **** /* Private macro -------------------------------------------------------------*/
  38:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN PM */
  39:../01_Appl/APPL_Main/main.c **** 
  40:../01_Appl/APPL_Main/main.c **** /* USER CODE END PM */
  41:../01_Appl/APPL_Main/main.c **** 
  42:../01_Appl/APPL_Main/main.c **** /* Private variables ---------------------------------------------------------*/
  43:../01_Appl/APPL_Main/main.c **** 
  44:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN PV */
  45:../01_Appl/APPL_Main/main.c **** 
  46:../01_Appl/APPL_Main/main.c **** /* USER CODE END PV */
  47:../01_Appl/APPL_Main/main.c **** 
  48:../01_Appl/APPL_Main/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:../01_Appl/APPL_Main/main.c **** void SystemClock_Config(void);
  50:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN PFP */
  51:../01_Appl/APPL_Main/main.c **** uint8_t Systick_count;
  52:../01_Appl/APPL_Main/main.c **** /* USER CODE END PFP */
  53:../01_Appl/APPL_Main/main.c **** 
  54:../01_Appl/APPL_Main/main.c **** /* Private user code ---------------------------------------------------------*/
  55:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN 0 */
  56:../01_Appl/APPL_Main/main.c **** 
  57:../01_Appl/APPL_Main/main.c **** /* USER CODE END 0 */
  58:../01_Appl/APPL_Main/main.c **** 
  59:../01_Appl/APPL_Main/main.c **** /**
  60:../01_Appl/APPL_Main/main.c ****   * @brief  The application entry point.
  61:../01_Appl/APPL_Main/main.c ****   * @retval int
  62:../01_Appl/APPL_Main/main.c ****   */
  63:../01_Appl/APPL_Main/main.c **** int main(void)
  64:../01_Appl/APPL_Main/main.c **** {
  65:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN 1 */
  66:../01_Appl/APPL_Main/main.c **** 
  67:../01_Appl/APPL_Main/main.c ****   /* USER CODE END 1 */
  68:../01_Appl/APPL_Main/main.c **** 
  69:../01_Appl/APPL_Main/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:../01_Appl/APPL_Main/main.c **** 
  71:../01_Appl/APPL_Main/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:../01_Appl/APPL_Main/main.c ****   HAL_Init();
  73:../01_Appl/APPL_Main/main.c **** 
  74:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN Init */
  75:../01_Appl/APPL_Main/main.c **** 
  76:../01_Appl/APPL_Main/main.c ****   /* USER CODE END Init */
  77:../01_Appl/APPL_Main/main.c **** 
  78:../01_Appl/APPL_Main/main.c ****   /* Configure the system clock */
  79:../01_Appl/APPL_Main/main.c ****   SystemClock_Config();
  80:../01_Appl/APPL_Main/main.c **** 
  81:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN SysInit */
  82:../01_Appl/APPL_Main/main.c **** 
  83:../01_Appl/APPL_Main/main.c ****   /* USER CODE END SysInit */
  84:../01_Appl/APPL_Main/main.c **** 
  85:../01_Appl/APPL_Main/main.c ****   /* Initialize all configured peripherals */
  86:../01_Appl/APPL_Main/main.c ****   MX_GPIO_Init();
  87:../01_Appl/APPL_Main/main.c ****   MX_USART1_UART_Init();
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 3


  88:../01_Appl/APPL_Main/main.c ****   MX_I2C1_Init();
  89:../01_Appl/APPL_Main/main.c ****   MX_USART2_UART_Init();
  90:../01_Appl/APPL_Main/main.c ****   MX_ADC1_Init();
  91:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN 2 */
  92:../01_Appl/APPL_Main/main.c ****   APPL_Task_Init();
  93:../01_Appl/APPL_Main/main.c ****   /* USER CODE END 2 */
  94:../01_Appl/APPL_Main/main.c **** 
  95:../01_Appl/APPL_Main/main.c ****   /* Infinite loop */
  96:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN WHILE */
  97:../01_Appl/APPL_Main/main.c ****   while (1)
  98:../01_Appl/APPL_Main/main.c ****   {
  99:../01_Appl/APPL_Main/main.c ****     /* USER CODE END WHILE */
 100:../01_Appl/APPL_Main/main.c ****      if (Systick_count >= 10)
 101:../01_Appl/APPL_Main/main.c ****      {
 102:../01_Appl/APPL_Main/main.c ****        APPL_Task_10ms();
 103:../01_Appl/APPL_Main/main.c ****        Systick_count = 0;
 104:../01_Appl/APPL_Main/main.c ****        
 105:../01_Appl/APPL_Main/main.c ****      }
 106:../01_Appl/APPL_Main/main.c ****     /* USER CODE BEGIN 3 */
 107:../01_Appl/APPL_Main/main.c ****   }
 108:../01_Appl/APPL_Main/main.c ****   /* USER CODE END 3 */
 109:../01_Appl/APPL_Main/main.c **** }
 110:../01_Appl/APPL_Main/main.c **** 
 111:../01_Appl/APPL_Main/main.c **** /**
 112:../01_Appl/APPL_Main/main.c ****   * @brief System Clock Configuration
 113:../01_Appl/APPL_Main/main.c ****   * @retval None
 114:../01_Appl/APPL_Main/main.c ****   */
 115:../01_Appl/APPL_Main/main.c **** void SystemClock_Config(void)
 116:../01_Appl/APPL_Main/main.c **** {
 117:../01_Appl/APPL_Main/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 118:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119:../01_Appl/APPL_Main/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 120:../01_Appl/APPL_Main/main.c **** 
 121:../01_Appl/APPL_Main/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 122:../01_Appl/APPL_Main/main.c ****   * in the RCC_OscInitTypeDef structure.
 123:../01_Appl/APPL_Main/main.c ****   */
 124:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 125:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 126:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 127:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 128:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 129:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 130:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 131:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 132:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 133:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 134:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 135:../01_Appl/APPL_Main/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 136:../01_Appl/APPL_Main/main.c ****   {
 137:../01_Appl/APPL_Main/main.c ****     Error_Handler();
 138:../01_Appl/APPL_Main/main.c ****   }
 139:../01_Appl/APPL_Main/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 140:../01_Appl/APPL_Main/main.c ****   */
 141:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 142:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 143:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 4


 145:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 146:../01_Appl/APPL_Main/main.c **** 
 147:../01_Appl/APPL_Main/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 148:../01_Appl/APPL_Main/main.c ****   {
 149:../01_Appl/APPL_Main/main.c ****     Error_Handler();
 150:../01_Appl/APPL_Main/main.c ****   }
 151:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_
 152:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 153:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 154:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 155:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 156:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 157:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 158:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 159:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 160:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 161:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 162:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 163:../01_Appl/APPL_Main/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 164:../01_Appl/APPL_Main/main.c ****   {
 165:../01_Appl/APPL_Main/main.c ****     Error_Handler();
 166:../01_Appl/APPL_Main/main.c ****   }
 167:../01_Appl/APPL_Main/main.c ****   /** Configure the main internal regulator output voltage
 168:../01_Appl/APPL_Main/main.c ****   */
 169:../01_Appl/APPL_Main/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 170:../01_Appl/APPL_Main/main.c ****   {
 171:../01_Appl/APPL_Main/main.c ****     Error_Handler();
 172:../01_Appl/APPL_Main/main.c ****   }
 173:../01_Appl/APPL_Main/main.c **** }
 174:../01_Appl/APPL_Main/main.c **** 
 175:../01_Appl/APPL_Main/main.c **** /* USER CODE BEGIN 4 */
 176:../01_Appl/APPL_Main/main.c **** 
 177:../01_Appl/APPL_Main/main.c **** /* USER CODE END 4 */
 178:../01_Appl/APPL_Main/main.c **** 
 179:../01_Appl/APPL_Main/main.c **** /**
 180:../01_Appl/APPL_Main/main.c ****   * @brief  This function is executed in case of error occurrence.
 181:../01_Appl/APPL_Main/main.c ****   * @retval None
 182:../01_Appl/APPL_Main/main.c ****   */
 183:../01_Appl/APPL_Main/main.c **** void Error_Handler(void)
 184:../01_Appl/APPL_Main/main.c **** {
  29              		.loc 1 184 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 185:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 186:../01_Appl/APPL_Main/main.c ****   /* User can add his own implementation to report the HAL error return state */
 187:../01_Appl/APPL_Main/main.c ****   __disable_irq();
  35              		.loc 1 187 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "../03_Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 5


   5:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 6


  62:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 7


 119:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 8


 176:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
 208:../03_Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../03_Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "../03_Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 188:../01_Appl/APPL_Main/main.c ****   while (1)
  51              		.loc 1 188 3 discriminator 1 view .LVU4
 189:../01_Appl/APPL_Main/main.c ****   {
 190:../01_Appl/APPL_Main/main.c ****   }
  52              		.loc 1 190 3 discriminator 1 view .LVU5
 188:../01_Appl/APPL_Main/main.c ****   while (1)
  53              		.loc 1 188 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE293:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 9


  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	SystemClock_Config:
  67              	.LFB292:
 116:../01_Appl/APPL_Main/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 116 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 176
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 00B5     		push	{lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 4
  75              		.cfi_offset 14, -4
  76 0002 ADB0     		sub	sp, sp, #180
  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 184
 117:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 117 3 view .LVU8
 117:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 117 22 is_stmt 0 view .LVU9
  81 0004 4422     		movs	r2, #68
  82 0006 0021     		movs	r1, #0
  83 0008 1BA8     		add	r0, sp, #108
  84 000a FFF7FEFF 		bl	memset
  85              	.LVL0:
 118:../01_Appl/APPL_Main/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  86              		.loc 1 118 3 is_stmt 1 view .LVU10
 118:../01_Appl/APPL_Main/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  87              		.loc 1 118 22 is_stmt 0 view .LVU11
  88 000e 0021     		movs	r1, #0
  89 0010 1691     		str	r1, [sp, #88]
  90 0012 1791     		str	r1, [sp, #92]
  91 0014 1891     		str	r1, [sp, #96]
  92 0016 1991     		str	r1, [sp, #100]
  93 0018 1A91     		str	r1, [sp, #104]
 119:../01_Appl/APPL_Main/main.c **** 
  94              		.loc 1 119 3 is_stmt 1 view .LVU12
 119:../01_Appl/APPL_Main/main.c **** 
  95              		.loc 1 119 28 is_stmt 0 view .LVU13
  96 001a 5422     		movs	r2, #84
  97 001c 01A8     		add	r0, sp, #4
  98 001e FFF7FEFF 		bl	memset
  99              	.LVL1:
 124:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 100              		.loc 1 124 3 is_stmt 1 view .LVU14
 124:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 101              		.loc 1 124 36 is_stmt 0 view .LVU15
 102 0022 1023     		movs	r3, #16
 103 0024 1B93     		str	r3, [sp, #108]
 125:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 104              		.loc 1 125 3 is_stmt 1 view .LVU16
 125:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 105              		.loc 1 125 30 is_stmt 0 view .LVU17
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 10


 106 0026 0122     		movs	r2, #1
 107 0028 2192     		str	r2, [sp, #132]
 126:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 108              		.loc 1 126 3 is_stmt 1 view .LVU18
 127:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 109              		.loc 1 127 3 view .LVU19
 127:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 110              		.loc 1 127 35 is_stmt 0 view .LVU20
 111 002a 6023     		movs	r3, #96
 112 002c 2393     		str	r3, [sp, #140]
 128:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 113              		.loc 1 128 3 is_stmt 1 view .LVU21
 128:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 114              		.loc 1 128 34 is_stmt 0 view .LVU22
 115 002e 0223     		movs	r3, #2
 116 0030 2593     		str	r3, [sp, #148]
 129:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 117              		.loc 1 129 3 is_stmt 1 view .LVU23
 129:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 118              		.loc 1 129 35 is_stmt 0 view .LVU24
 119 0032 2692     		str	r2, [sp, #152]
 130:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 120              		.loc 1 130 3 is_stmt 1 view .LVU25
 130:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 121              		.loc 1 130 30 is_stmt 0 view .LVU26
 122 0034 2792     		str	r2, [sp, #156]
 131:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 123              		.loc 1 131 3 is_stmt 1 view .LVU27
 131:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 124              		.loc 1 131 30 is_stmt 0 view .LVU28
 125 0036 2822     		movs	r2, #40
 126 0038 2892     		str	r2, [sp, #160]
 132:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 127              		.loc 1 132 3 is_stmt 1 view .LVU29
 132:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 128              		.loc 1 132 30 is_stmt 0 view .LVU30
 129 003a 0722     		movs	r2, #7
 130 003c 2992     		str	r2, [sp, #164]
 133:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 131              		.loc 1 133 3 is_stmt 1 view .LVU31
 133:../01_Appl/APPL_Main/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 132              		.loc 1 133 30 is_stmt 0 view .LVU32
 133 003e 2A93     		str	r3, [sp, #168]
 134:../01_Appl/APPL_Main/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 134              		.loc 1 134 3 is_stmt 1 view .LVU33
 134:../01_Appl/APPL_Main/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135              		.loc 1 134 30 is_stmt 0 view .LVU34
 136 0040 2B93     		str	r3, [sp, #172]
 135:../01_Appl/APPL_Main/main.c ****   {
 137              		.loc 1 135 3 is_stmt 1 view .LVU35
 135:../01_Appl/APPL_Main/main.c ****   {
 138              		.loc 1 135 7 is_stmt 0 view .LVU36
 139 0042 1BA8     		add	r0, sp, #108
 140 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 141              	.LVL2:
 135:../01_Appl/APPL_Main/main.c ****   {
 142              		.loc 1 135 6 view .LVU37
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 11


 143 0048 0028     		cmp	r0, #0
 144 004a 2FD1     		bne	.L9
 141:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 145              		.loc 1 141 3 is_stmt 1 view .LVU38
 141:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 146              		.loc 1 141 31 is_stmt 0 view .LVU39
 147 004c 0F23     		movs	r3, #15
 148 004e 1693     		str	r3, [sp, #88]
 142:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 149              		.loc 1 142 3 is_stmt 1 view .LVU40
 142:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 150              		.loc 1 142 34 is_stmt 0 view .LVU41
 151 0050 0323     		movs	r3, #3
 152 0052 1793     		str	r3, [sp, #92]
 143:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 153              		.loc 1 143 3 is_stmt 1 view .LVU42
 143:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 154              		.loc 1 143 35 is_stmt 0 view .LVU43
 155 0054 0023     		movs	r3, #0
 156 0056 1893     		str	r3, [sp, #96]
 144:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 157              		.loc 1 144 3 is_stmt 1 view .LVU44
 144:../01_Appl/APPL_Main/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 158              		.loc 1 144 36 is_stmt 0 view .LVU45
 159 0058 1993     		str	r3, [sp, #100]
 145:../01_Appl/APPL_Main/main.c **** 
 160              		.loc 1 145 3 is_stmt 1 view .LVU46
 145:../01_Appl/APPL_Main/main.c **** 
 161              		.loc 1 145 36 is_stmt 0 view .LVU47
 162 005a 1A93     		str	r3, [sp, #104]
 147:../01_Appl/APPL_Main/main.c ****   {
 163              		.loc 1 147 3 is_stmt 1 view .LVU48
 147:../01_Appl/APPL_Main/main.c ****   {
 164              		.loc 1 147 7 is_stmt 0 view .LVU49
 165 005c 0421     		movs	r1, #4
 166 005e 16A8     		add	r0, sp, #88
 167 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 168              	.LVL3:
 147:../01_Appl/APPL_Main/main.c ****   {
 169              		.loc 1 147 6 view .LVU50
 170 0064 20BB     		cbnz	r0, .L10
 151:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 171              		.loc 1 151 3 is_stmt 1 view .LVU51
 151:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 172              		.loc 1 151 38 is_stmt 0 view .LVU52
 173 0066 44F24303 		movw	r3, #16451
 174 006a 0193     		str	r3, [sp, #4]
 152:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 175              		.loc 1 152 3 is_stmt 1 view .LVU53
 152:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 176              		.loc 1 152 38 is_stmt 0 view .LVU54
 177 006c 0023     		movs	r3, #0
 178 006e 0993     		str	r3, [sp, #36]
 153:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 179              		.loc 1 153 3 is_stmt 1 view .LVU55
 153:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 180              		.loc 1 153 38 is_stmt 0 view .LVU56
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 12


 181 0070 0A93     		str	r3, [sp, #40]
 154:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 182              		.loc 1 154 3 is_stmt 1 view .LVU57
 154:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 183              		.loc 1 154 36 is_stmt 0 view .LVU58
 184 0072 0C93     		str	r3, [sp, #48]
 155:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 185              		.loc 1 155 3 is_stmt 1 view .LVU59
 155:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 186              		.loc 1 155 35 is_stmt 0 view .LVU60
 187 0074 4FF08053 		mov	r3, #268435456
 188 0078 1393     		str	r3, [sp, #76]
 156:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 189              		.loc 1 156 3 is_stmt 1 view .LVU61
 156:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 190              		.loc 1 156 39 is_stmt 0 view .LVU62
 191 007a 0123     		movs	r3, #1
 192 007c 0293     		str	r3, [sp, #8]
 157:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 193              		.loc 1 157 3 is_stmt 1 view .LVU63
 157:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 194              		.loc 1 157 34 is_stmt 0 view .LVU64
 195 007e 0393     		str	r3, [sp, #12]
 158:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 196              		.loc 1 158 3 is_stmt 1 view .LVU65
 158:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 197              		.loc 1 158 34 is_stmt 0 view .LVU66
 198 0080 1023     		movs	r3, #16
 199 0082 0493     		str	r3, [sp, #16]
 159:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 200              		.loc 1 159 3 is_stmt 1 view .LVU67
 159:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 201              		.loc 1 159 34 is_stmt 0 view .LVU68
 202 0084 0723     		movs	r3, #7
 203 0086 0593     		str	r3, [sp, #20]
 160:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 204              		.loc 1 160 3 is_stmt 1 view .LVU69
 160:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 205              		.loc 1 160 34 is_stmt 0 view .LVU70
 206 0088 0223     		movs	r3, #2
 207 008a 0693     		str	r3, [sp, #24]
 161:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 208              		.loc 1 161 3 is_stmt 1 view .LVU71
 161:../01_Appl/APPL_Main/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 209              		.loc 1 161 34 is_stmt 0 view .LVU72
 210 008c 0793     		str	r3, [sp, #28]
 162:../01_Appl/APPL_Main/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 211              		.loc 1 162 3 is_stmt 1 view .LVU73
 162:../01_Appl/APPL_Main/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 212              		.loc 1 162 41 is_stmt 0 view .LVU74
 213 008e 4FF08073 		mov	r3, #16777216
 214 0092 0893     		str	r3, [sp, #32]
 163:../01_Appl/APPL_Main/main.c ****   {
 215              		.loc 1 163 3 is_stmt 1 view .LVU75
 163:../01_Appl/APPL_Main/main.c ****   {
 216              		.loc 1 163 7 is_stmt 0 view .LVU76
 217 0094 01A8     		add	r0, sp, #4
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 13


 218 0096 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 219              	.LVL4:
 163:../01_Appl/APPL_Main/main.c ****   {
 220              		.loc 1 163 6 view .LVU77
 221 009a 58B9     		cbnz	r0, .L11
 169:../01_Appl/APPL_Main/main.c ****   {
 222              		.loc 1 169 3 is_stmt 1 view .LVU78
 169:../01_Appl/APPL_Main/main.c ****   {
 223              		.loc 1 169 7 is_stmt 0 view .LVU79
 224 009c 4FF40070 		mov	r0, #512
 225 00a0 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 226              	.LVL5:
 169:../01_Appl/APPL_Main/main.c ****   {
 227              		.loc 1 169 6 view .LVU80
 228 00a4 40B9     		cbnz	r0, .L12
 173:../01_Appl/APPL_Main/main.c **** 
 229              		.loc 1 173 1 view .LVU81
 230 00a6 2DB0     		add	sp, sp, #180
 231              	.LCFI2:
 232              		.cfi_remember_state
 233              		.cfi_def_cfa_offset 4
 234              		@ sp needed
 235 00a8 5DF804FB 		ldr	pc, [sp], #4
 236              	.L9:
 237              	.LCFI3:
 238              		.cfi_restore_state
 137:../01_Appl/APPL_Main/main.c ****   }
 239              		.loc 1 137 5 is_stmt 1 view .LVU82
 240 00ac FFF7FEFF 		bl	Error_Handler
 241              	.LVL6:
 242              	.L10:
 149:../01_Appl/APPL_Main/main.c ****   }
 243              		.loc 1 149 5 view .LVU83
 244 00b0 FFF7FEFF 		bl	Error_Handler
 245              	.LVL7:
 246              	.L11:
 165:../01_Appl/APPL_Main/main.c ****   }
 247              		.loc 1 165 5 view .LVU84
 248 00b4 FFF7FEFF 		bl	Error_Handler
 249              	.LVL8:
 250              	.L12:
 171:../01_Appl/APPL_Main/main.c ****   }
 251              		.loc 1 171 5 view .LVU85
 252 00b8 FFF7FEFF 		bl	Error_Handler
 253              	.LVL9:
 254              		.cfi_endproc
 255              	.LFE292:
 257              		.section	.text.main,"ax",%progbits
 258              		.align	1
 259              		.global	main
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 263              		.fpu fpv4-sp-d16
 265              	main:
 266              	.LFB291:
  64:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 14


 267              		.loc 1 64 1 view -0
 268              		.cfi_startproc
 269              		@ Volatile: function does not return.
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272 0000 08B5     		push	{r3, lr}
 273              	.LCFI4:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 3, -8
 276              		.cfi_offset 14, -4
  72:../01_Appl/APPL_Main/main.c **** 
 277              		.loc 1 72 3 view .LVU87
 278 0002 FFF7FEFF 		bl	HAL_Init
 279              	.LVL10:
  79:../01_Appl/APPL_Main/main.c **** 
 280              		.loc 1 79 3 view .LVU88
 281 0006 FFF7FEFF 		bl	SystemClock_Config
 282              	.LVL11:
  86:../01_Appl/APPL_Main/main.c ****   MX_USART1_UART_Init();
 283              		.loc 1 86 3 view .LVU89
 284 000a FFF7FEFF 		bl	MX_GPIO_Init
 285              	.LVL12:
  87:../01_Appl/APPL_Main/main.c ****   MX_I2C1_Init();
 286              		.loc 1 87 3 view .LVU90
 287 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 288              	.LVL13:
  88:../01_Appl/APPL_Main/main.c ****   MX_USART2_UART_Init();
 289              		.loc 1 88 3 view .LVU91
 290 0012 FFF7FEFF 		bl	MX_I2C1_Init
 291              	.LVL14:
  89:../01_Appl/APPL_Main/main.c ****   MX_ADC1_Init();
 292              		.loc 1 89 3 view .LVU92
 293 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 294              	.LVL15:
  90:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN 2 */
 295              		.loc 1 90 3 view .LVU93
 296 001a FFF7FEFF 		bl	MX_ADC1_Init
 297              	.LVL16:
  92:../01_Appl/APPL_Main/main.c ****   /* USER CODE END 2 */
 298              		.loc 1 92 3 view .LVU94
 299 001e FFF7FEFF 		bl	APPL_Task_Init
 300              	.LVL17:
 301              	.L14:
  97:../01_Appl/APPL_Main/main.c ****   {
 302              		.loc 1 97 3 view .LVU95
 100:../01_Appl/APPL_Main/main.c ****      {
 303              		.loc 1 100 6 view .LVU96
 100:../01_Appl/APPL_Main/main.c ****      {
 304              		.loc 1 100 24 is_stmt 0 view .LVU97
 305 0022 054B     		ldr	r3, .L17
 306 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 100:../01_Appl/APPL_Main/main.c ****      {
 307              		.loc 1 100 9 view .LVU98
 308 0026 092B     		cmp	r3, #9
 309 0028 FBD9     		bls	.L14
 102:../01_Appl/APPL_Main/main.c ****        Systick_count = 0;
 310              		.loc 1 102 8 is_stmt 1 view .LVU99
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 15


 311 002a FFF7FEFF 		bl	APPL_Task_10ms
 312              	.LVL18:
 103:../01_Appl/APPL_Main/main.c ****        
 313              		.loc 1 103 8 view .LVU100
 103:../01_Appl/APPL_Main/main.c ****        
 314              		.loc 1 103 22 is_stmt 0 view .LVU101
 315 002e 024B     		ldr	r3, .L17
 316 0030 0022     		movs	r2, #0
 317 0032 1A70     		strb	r2, [r3]
 318 0034 F5E7     		b	.L14
 319              	.L18:
 320 0036 00BF     		.align	2
 321              	.L17:
 322 0038 00000000 		.word	.LANCHOR0
 323              		.cfi_endproc
 324              	.LFE291:
 326              		.section	.text.assert_failed,"ax",%progbits
 327              		.align	1
 328              		.global	assert_failed
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 332              		.fpu fpv4-sp-d16
 334              	assert_failed:
 335              	.LVL19:
 336              	.LFB294:
 191:../01_Appl/APPL_Main/main.c ****   /* USER CODE END Error_Handler_Debug */
 192:../01_Appl/APPL_Main/main.c **** }
 193:../01_Appl/APPL_Main/main.c **** 
 194:../01_Appl/APPL_Main/main.c **** #ifdef USE_FULL_ASSERT
 195:../01_Appl/APPL_Main/main.c **** /**
 196:../01_Appl/APPL_Main/main.c ****   * @brief  Reports the name of the source file and the source line number
 197:../01_Appl/APPL_Main/main.c ****   *         where the assert_param error has occurred.
 198:../01_Appl/APPL_Main/main.c ****   * @param  file: pointer to the source file name
 199:../01_Appl/APPL_Main/main.c ****   * @param  line: assert_param error line source number
 200:../01_Appl/APPL_Main/main.c ****   * @retval None
 201:../01_Appl/APPL_Main/main.c ****   */
 202:../01_Appl/APPL_Main/main.c **** void assert_failed(uint8_t *file, uint32_t line)
 203:../01_Appl/APPL_Main/main.c **** {
 337              		.loc 1 203 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		@ link register save eliminated.
 204:../01_Appl/APPL_Main/main.c ****   /* USER CODE BEGIN 6 */
 205:../01_Appl/APPL_Main/main.c ****   /* User can add his own implementation to report the file name and line number,
 206:../01_Appl/APPL_Main/main.c ****      ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
 207:../01_Appl/APPL_Main/main.c ****   /* USER CODE END 6 */
 208:../01_Appl/APPL_Main/main.c **** }
 342              		.loc 1 208 1 view .LVU103
 343 0000 7047     		bx	lr
 344              		.cfi_endproc
 345              	.LFE294:
 347              		.global	Systick_count
 348              		.section	.bss.Systick_count,"aw",%nobits
 349              		.set	.LANCHOR0,. + 0
 352              	Systick_count:
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 16


 353 0000 00       		.space	1
 354              		.text
 355              	.Letext0:
 356              		.file 3 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_defau
 357              		.file 4 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 358              		.file 5 "../03_Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 359              		.file 6 "../03_Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 360              		.file 7 "../03_Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 361              		.file 8 "../03_Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 362              		.file 9 "../02_OS/Core_GPIO/gpio.h"
 363              		.file 10 "../02_OS/Core_UART/usart.h"
 364              		.file 11 "../02_OS/Core_I2C/i2c.h"
 365              		.file 12 "../02_OS/Core_ADC/adc.h"
 366              		.file 13 "../01_Appl/APPL_Task/Appl_Task.h"
 367              		.file 14 "../03_Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 368              		.file 15 "../01_Appl/APPL_Main/main.h"
 369              		.file 16 "<built-in>"
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:18     .text.Error_Handler:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:66     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:258    .text.main:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:265    .text.main:00000000 main
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:322    .text.main:00000038 $d
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:327    .text.assert_failed:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:334    .text.assert_failed:00000000 assert_failed
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:352    .bss.Systick_count:00000000 Systick_count
C:\Users\minde\AppData\Local\Temp\ccrGyk9b.s:353    .bss.Systick_count:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_ControlVoltageScaling
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_I2C1_Init
MX_USART2_UART_Init
MX_ADC1_Init
APPL_Task_Init
APPL_Task_10ms
