// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "dramModel.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_lv<512> dramModel::ap_const_lv512_lc_1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
const sc_logic dramModel::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic dramModel::ap_const_logic_0 = sc_dt::Log_0;

dramModel::dramModel(sc_module_name name) : sc_module(name), mVcdFile(0) {
    cmdAggregator_U0 = new cmdAggregator("cmdAggregator_U0");
    cmdAggregator_U0->ap_clk(ap_clk);
    cmdAggregator_U0->ap_rst(ap_rst_n_inv);
    cmdAggregator_U0->ap_start(cmdAggregator_U0_ap_start);
    cmdAggregator_U0->ap_done(cmdAggregator_U0_ap_done);
    cmdAggregator_U0->ap_continue(cmdAggregator_U0_ap_continue);
    cmdAggregator_U0->ap_idle(cmdAggregator_U0_ap_idle);
    cmdAggregator_U0->ap_ready(cmdAggregator_U0_ap_ready);
    cmdAggregator_U0->rdCmdIn_V_TVALID(rdCmdIn_V_TVALID);
    cmdAggregator_U0->wrCmdIn_V_TVALID(wrCmdIn_V_TVALID);
    cmdAggregator_U0->aggregateMemCmd_V_din(cmdAggregator_U0_aggregateMemCmd_V_din);
    cmdAggregator_U0->aggregateMemCmd_V_full_n(aggregateMemCmd_V_full_n);
    cmdAggregator_U0->aggregateMemCmd_V_write(cmdAggregator_U0_aggregateMemCmd_V_write);
    cmdAggregator_U0->rdCmdIn_V_TDATA(rdCmdIn_V_TDATA);
    cmdAggregator_U0->rdCmdIn_V_TREADY(cmdAggregator_U0_rdCmdIn_V_TREADY);
    cmdAggregator_U0->wrCmdIn_V_TDATA(wrCmdIn_V_TDATA);
    cmdAggregator_U0->wrCmdIn_V_TREADY(cmdAggregator_U0_wrCmdIn_V_TREADY);
    memAccess_U0 = new memAccess("memAccess_U0");
    memAccess_U0->ap_clk(ap_clk);
    memAccess_U0->ap_rst(ap_rst_n_inv);
    memAccess_U0->ap_start(memAccess_U0_ap_start);
    memAccess_U0->ap_done(memAccess_U0_ap_done);
    memAccess_U0->ap_continue(memAccess_U0_ap_continue);
    memAccess_U0->ap_idle(memAccess_U0_ap_idle);
    memAccess_U0->ap_ready(memAccess_U0_ap_ready);
    memAccess_U0->aggregateMemCmd_V_dout(aggregateMemCmd_V_dout);
    memAccess_U0->aggregateMemCmd_V_empty_n(aggregateMemCmd_V_empty_n);
    memAccess_U0->aggregateMemCmd_V_read(memAccess_U0_aggregateMemCmd_V_read);
    memAccess_U0->wrDataIn_V_V_TVALID(wrDataIn_V_V_TVALID);
    memAccess_U0->rdDataOut_V_V_TREADY(rdDataOut_V_V_TREADY);
    memAccess_U0->rdDataOut_V_V_TDATA(memAccess_U0_rdDataOut_V_V_TDATA);
    memAccess_U0->rdDataOut_V_V_TVALID(memAccess_U0_rdDataOut_V_V_TVALID);
    memAccess_U0->wrDataIn_V_V_TDATA(wrDataIn_V_V_TDATA);
    memAccess_U0->wrDataIn_V_V_TREADY(memAccess_U0_wrDataIn_V_V_TREADY);
    aggregateMemCmd_V_U = new fifo_w21_d16_A("aggregateMemCmd_V_U");
    aggregateMemCmd_V_U->clk(ap_clk);
    aggregateMemCmd_V_U->reset(ap_rst_n_inv);
    aggregateMemCmd_V_U->if_read_ce(ap_var_for_const0);
    aggregateMemCmd_V_U->if_write_ce(ap_var_for_const0);
    aggregateMemCmd_V_U->if_din(cmdAggregator_U0_aggregateMemCmd_V_din);
    aggregateMemCmd_V_U->if_full_n(aggregateMemCmd_V_full_n);
    aggregateMemCmd_V_U->if_write(cmdAggregator_U0_aggregateMemCmd_V_write);
    aggregateMemCmd_V_U->if_dout(aggregateMemCmd_V_dout);
    aggregateMemCmd_V_U->if_empty_n(aggregateMemCmd_V_empty_n);
    aggregateMemCmd_V_U->if_read(memAccess_U0_aggregateMemCmd_V_read);

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_ap_sync_continue);

    SC_METHOD(thread_cmdAggregator_U0_ap_continue);

    SC_METHOD(thread_cmdAggregator_U0_ap_start);

    SC_METHOD(thread_cmdAggregator_U0_start_full_n);

    SC_METHOD(thread_cmdAggregator_U0_start_write);

    SC_METHOD(thread_memAccess_U0_ap_continue);

    SC_METHOD(thread_memAccess_U0_ap_start);

    SC_METHOD(thread_memAccess_U0_start_full_n);

    SC_METHOD(thread_memAccess_U0_start_write);

    SC_METHOD(thread_rdCmdIn_V_TREADY);
    sensitive << ( cmdAggregator_U0_rdCmdIn_V_TREADY );

    SC_METHOD(thread_rdDataOut_V_V_TDATA);
    sensitive << ( memAccess_U0_rdDataOut_V_V_TDATA );

    SC_METHOD(thread_rdDataOut_V_V_TVALID);
    sensitive << ( memAccess_U0_rdDataOut_V_V_TVALID );

    SC_METHOD(thread_wrCmdIn_V_TREADY);
    sensitive << ( cmdAggregator_U0_wrCmdIn_V_TREADY );

    SC_METHOD(thread_wrDataIn_V_V_TREADY);
    sensitive << ( memAccess_U0_wrDataIn_V_V_TREADY );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "dramModel_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, rdCmdIn_V_TDATA, "(port)rdCmdIn_V_TDATA");
    sc_trace(mVcdFile, rdDataOut_V_V_TDATA, "(port)rdDataOut_V_V_TDATA");
    sc_trace(mVcdFile, wrCmdIn_V_TDATA, "(port)wrCmdIn_V_TDATA");
    sc_trace(mVcdFile, wrDataIn_V_V_TDATA, "(port)wrDataIn_V_V_TDATA");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, rdCmdIn_V_TVALID, "(port)rdCmdIn_V_TVALID");
    sc_trace(mVcdFile, rdCmdIn_V_TREADY, "(port)rdCmdIn_V_TREADY");
    sc_trace(mVcdFile, wrCmdIn_V_TVALID, "(port)wrCmdIn_V_TVALID");
    sc_trace(mVcdFile, wrCmdIn_V_TREADY, "(port)wrCmdIn_V_TREADY");
    sc_trace(mVcdFile, rdDataOut_V_V_TVALID, "(port)rdDataOut_V_V_TVALID");
    sc_trace(mVcdFile, rdDataOut_V_V_TREADY, "(port)rdDataOut_V_V_TREADY");
    sc_trace(mVcdFile, wrDataIn_V_V_TVALID, "(port)wrDataIn_V_V_TVALID");
    sc_trace(mVcdFile, wrDataIn_V_V_TREADY, "(port)wrDataIn_V_V_TREADY");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, cmdAggregator_U0_ap_start, "cmdAggregator_U0_ap_start");
    sc_trace(mVcdFile, cmdAggregator_U0_ap_done, "cmdAggregator_U0_ap_done");
    sc_trace(mVcdFile, cmdAggregator_U0_ap_continue, "cmdAggregator_U0_ap_continue");
    sc_trace(mVcdFile, cmdAggregator_U0_ap_idle, "cmdAggregator_U0_ap_idle");
    sc_trace(mVcdFile, cmdAggregator_U0_ap_ready, "cmdAggregator_U0_ap_ready");
    sc_trace(mVcdFile, cmdAggregator_U0_aggregateMemCmd_V_din, "cmdAggregator_U0_aggregateMemCmd_V_din");
    sc_trace(mVcdFile, cmdAggregator_U0_aggregateMemCmd_V_write, "cmdAggregator_U0_aggregateMemCmd_V_write");
    sc_trace(mVcdFile, cmdAggregator_U0_rdCmdIn_V_TREADY, "cmdAggregator_U0_rdCmdIn_V_TREADY");
    sc_trace(mVcdFile, cmdAggregator_U0_wrCmdIn_V_TREADY, "cmdAggregator_U0_wrCmdIn_V_TREADY");
    sc_trace(mVcdFile, memAccess_U0_ap_start, "memAccess_U0_ap_start");
    sc_trace(mVcdFile, memAccess_U0_ap_done, "memAccess_U0_ap_done");
    sc_trace(mVcdFile, memAccess_U0_ap_continue, "memAccess_U0_ap_continue");
    sc_trace(mVcdFile, memAccess_U0_ap_idle, "memAccess_U0_ap_idle");
    sc_trace(mVcdFile, memAccess_U0_ap_ready, "memAccess_U0_ap_ready");
    sc_trace(mVcdFile, memAccess_U0_aggregateMemCmd_V_read, "memAccess_U0_aggregateMemCmd_V_read");
    sc_trace(mVcdFile, memAccess_U0_rdDataOut_V_V_TDATA, "memAccess_U0_rdDataOut_V_V_TDATA");
    sc_trace(mVcdFile, memAccess_U0_rdDataOut_V_V_TVALID, "memAccess_U0_rdDataOut_V_V_TVALID");
    sc_trace(mVcdFile, memAccess_U0_wrDataIn_V_V_TREADY, "memAccess_U0_wrDataIn_V_V_TREADY");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, aggregateMemCmd_V_full_n, "aggregateMemCmd_V_full_n");
    sc_trace(mVcdFile, aggregateMemCmd_V_dout, "aggregateMemCmd_V_dout");
    sc_trace(mVcdFile, aggregateMemCmd_V_empty_n, "aggregateMemCmd_V_empty_n");
    sc_trace(mVcdFile, cmdAggregator_U0_start_full_n, "cmdAggregator_U0_start_full_n");
    sc_trace(mVcdFile, cmdAggregator_U0_start_write, "cmdAggregator_U0_start_write");
    sc_trace(mVcdFile, memAccess_U0_start_full_n, "memAccess_U0_start_full_n");
    sc_trace(mVcdFile, memAccess_U0_start_write, "memAccess_U0_start_write");
#endif

    }
    mHdltvinHandle.open("dramModel.hdltvin.dat");
    mHdltvoutHandle.open("dramModel.hdltvout.dat");
}

dramModel::~dramModel() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete cmdAggregator_U0;
    delete memAccess_U0;
    delete aggregateMemCmd_V_U;
}

void dramModel::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void dramModel::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void dramModel::thread_ap_sync_continue() {
    ap_sync_continue = ap_const_logic_0;
}

void dramModel::thread_cmdAggregator_U0_ap_continue() {
    cmdAggregator_U0_ap_continue = ap_const_logic_1;
}

void dramModel::thread_cmdAggregator_U0_ap_start() {
    cmdAggregator_U0_ap_start = ap_const_logic_1;
}

void dramModel::thread_cmdAggregator_U0_start_full_n() {
    cmdAggregator_U0_start_full_n = ap_const_logic_1;
}

void dramModel::thread_cmdAggregator_U0_start_write() {
    cmdAggregator_U0_start_write = ap_const_logic_0;
}

void dramModel::thread_memAccess_U0_ap_continue() {
    memAccess_U0_ap_continue = ap_const_logic_1;
}

void dramModel::thread_memAccess_U0_ap_start() {
    memAccess_U0_ap_start = ap_const_logic_1;
}

void dramModel::thread_memAccess_U0_start_full_n() {
    memAccess_U0_start_full_n = ap_const_logic_1;
}

void dramModel::thread_memAccess_U0_start_write() {
    memAccess_U0_start_write = ap_const_logic_0;
}

void dramModel::thread_rdCmdIn_V_TREADY() {
    rdCmdIn_V_TREADY = cmdAggregator_U0_rdCmdIn_V_TREADY.read();
}

void dramModel::thread_rdDataOut_V_V_TDATA() {
    rdDataOut_V_V_TDATA = memAccess_U0_rdDataOut_V_V_TDATA.read();
}

void dramModel::thread_rdDataOut_V_V_TVALID() {
    rdDataOut_V_V_TVALID = memAccess_U0_rdDataOut_V_V_TVALID.read();
}

void dramModel::thread_wrCmdIn_V_TREADY() {
    wrCmdIn_V_TREADY = cmdAggregator_U0_wrCmdIn_V_TREADY.read();
}

void dramModel::thread_wrDataIn_V_V_TREADY() {
    wrDataIn_V_V_TREADY = memAccess_U0_wrDataIn_V_V_TREADY.read();
}

void dramModel::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"rdCmdIn_V_TDATA\" :  \"" << rdCmdIn_V_TDATA.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"rdDataOut_V_V_TDATA\" :  \"" << rdDataOut_V_V_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"wrCmdIn_V_TDATA\" :  \"" << wrCmdIn_V_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"wrDataIn_V_V_TDATA\" :  \"" << wrDataIn_V_V_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"rdCmdIn_V_TVALID\" :  \"" << rdCmdIn_V_TVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"rdCmdIn_V_TREADY\" :  \"" << rdCmdIn_V_TREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"wrCmdIn_V_TVALID\" :  \"" << wrCmdIn_V_TVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"wrCmdIn_V_TREADY\" :  \"" << wrCmdIn_V_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"rdDataOut_V_V_TVALID\" :  \"" << rdDataOut_V_V_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"rdDataOut_V_V_TREADY\" :  \"" << rdDataOut_V_V_TREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"wrDataIn_V_V_TVALID\" :  \"" << wrDataIn_V_V_TVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"wrDataIn_V_V_TREADY\" :  \"" << wrDataIn_V_V_TREADY.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

