<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_nvmctrl.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_nvmctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="comp__nvmctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_NVMCTRL_COMPONENT_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_NVMCTRL_COMPONENT_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========================================================================== */</span>
<a name="l00049"></a>00049 <span class="comment">/* ========================================================================== */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define NVMCTRL_U2207</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define REV_NVMCTRL                 0x106</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* -------- NVMCTRL_CTRLA : (NVMCTRL Offset: 0x00) (R/W 16) Control A -------- */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00058"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">00058</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a82cedff0028f2730b0f16fe18235dc6b">00060</a>         uint16_t CMD:7;            
<a name="l00061"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#ad1dcc5ff570a3c710aa29340a0f82445">00061</a>         uint16_t :1;               
<a name="l00062"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#ac7abbf77c132da189b90fb50035f112e">00062</a>         uint16_t CMDEX:8;          
<a name="l00063"></a>00063     } bit;                       
<a name="l00064"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a675bd7dd11996723b783028b20c0c280">00064</a>     uint16_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a675bd7dd11996723b783028b20c0c280">reg</a>;                
<a name="l00065"></a>00065 } <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a>;
<a name="l00066"></a>00066 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00067"></a>00067 
<a name="l00068"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga4853195148a26c13e84af06b27099a5a">00068</a> <span class="preprocessor">#define NVMCTRL_CTRLA_OFFSET        0x00         </span>
<a name="l00069"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gafda7d874f8e5f91f9590105c7bc984b5">00069</a> <span class="preprocessor">#define NVMCTRL_CTRLA_RESETVALUE    0x0000ul     </span>
<a name="l00071"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga5346c6f8ba695f7cadb7f07bde6e25f8">00071</a> <span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Pos       0            </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Msk       (0x7Ful &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD(value)    (NVMCTRL_CTRLA_CMD_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLA_CMD_Pos))</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga6c7936d9e4cd317170b54ffb5b3b428d">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_ER_Val        0x2ul  </span>
<a name="l00075"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gad7cfc5fc0cd04b2bbe3337a035b6d127">00075</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WP_Val        0x4ul  </span>
<a name="l00076"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga07c4451d3f3e0d0dbed551ef0c3bbd21">00076</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_EAR_Val       0x5ul  </span>
<a name="l00077"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga16088beab7d82fdbb34bac9971d21859">00077</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WAP_Val       0x6ul  </span>
<a name="l00078"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga37bc89b225c1b5d5a07bc707ef910ecb">00078</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SF_Val        0xAul  </span>
<a name="l00079"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga16cd33731304aa0ed2db58be2f6fe599">00079</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WL_Val        0xFul  </span>
<a name="l00080"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga30ddc4581bb1d3ba0a5dfebff3025ae6">00080</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_LR_Val        0x40ul  </span>
<a name="l00081"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga594434a1450c942a3a1b8938d7f8ee50">00081</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_UR_Val        0x41ul  </span>
<a name="l00082"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga5e5184e115f92e2037793f468f07e912">00082</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SPRM_Val      0x42ul  </span>
<a name="l00083"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga5af4406a70755e9869cbddf9aeccba45">00083</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_CPRM_Val      0x43ul  </span>
<a name="l00084"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaa88d2aeae32e10443a0e9dc516dfbf44">00084</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_PBC_Val       0x44ul  </span>
<a name="l00085"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga9192307a9292a8144f18adfe8ea0d3f0">00085</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SSB_Val       0x45ul  </span>
<a name="l00086"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga0bef792b0234a40587a3dd7254e1764d">00086</a> <span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_INVALL_Val    0x46ul  </span>
<a name="l00087"></a>00087 <span class="preprocessor">#define NVMCTRL_CTRLA_CMD_ER        (NVMCTRL_CTRLA_CMD_ER_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WP        (NVMCTRL_CTRLA_CMD_WP_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_EAR       (NVMCTRL_CTRLA_CMD_EAR_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WAP       (NVMCTRL_CTRLA_CMD_WAP_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SF        (NVMCTRL_CTRLA_CMD_SF_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WL        (NVMCTRL_CTRLA_CMD_WL_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_LR        (NVMCTRL_CTRLA_CMD_LR_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_UR        (NVMCTRL_CTRLA_CMD_UR_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SPRM      (NVMCTRL_CTRLA_CMD_SPRM_Val    &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_CPRM      (NVMCTRL_CTRLA_CMD_CPRM_Val    &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_PBC       (NVMCTRL_CTRLA_CMD_PBC_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SSB       (NVMCTRL_CTRLA_CMD_SSB_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_INVALL    (NVMCTRL_CTRLA_CMD_INVALL_Val  &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga6ac235db7c8301778321fa6898c7f490">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Pos     8            </span>
<a name="l00101"></a>00101 <span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Msk     (0xFFul &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX(value)  (NVMCTRL_CTRLA_CMDEX_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos))</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga22224d9a78d4033732134f8b564ba6d9">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMDEX_KEY_Val     0xA5ul  </span>
<a name="l00104"></a>00104 <span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_KEY     (NVMCTRL_CTRLA_CMDEX_KEY_Val   &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga59f02a3ccafaec97563b7369c88d548c">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLA_MASK          0xFF7Ful     </span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_CTRLB : (NVMCTRL Offset: 0x04) (R/W 32) Control B -------- */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00109"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">00109</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00110"></a>00110     <span class="keyword">struct </span>{
<a name="l00111"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae621e202dc6135df5d3d10b8436f4e64">00111</a>         uint32_t :1;               
<a name="l00112"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a9b351d665cd7d82819ed8f484d7293b1">00112</a>         uint32_t RWS:4;            
<a name="l00113"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#acf531012ec013b339efdffa3cc005218">00113</a>         uint32_t :2;               
<a name="l00114"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#af669bd49d88eaacb7f1564fd89700ad3">00114</a>         uint32_t MANW:1;           
<a name="l00115"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a83024f02edb3be98b6591bf79a251ee3">00115</a>         uint32_t SLEEPPRM:2;       
<a name="l00116"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae9c6fb4b7621653ecfc8ba65270f6e62">00116</a>         uint32_t :6;               
<a name="l00117"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a673e28ee5698af3db2c4751faad12b7a">00117</a>         uint32_t READMODE:2;       
<a name="l00118"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a7c50ff4bfa3e009b2911aab925f5f6e6">00118</a>         uint32_t CACHEDIS:1;       
<a name="l00119"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac8ba541a810e697491b592a23e574372">00119</a>         uint32_t :13;              
<a name="l00120"></a>00120     } bit;                       
<a name="l00121"></a><a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac3f0c0bf35097a45720f24d1e23d777d">00121</a>     uint32_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac3f0c0bf35097a45720f24d1e23d777d">reg</a>;                
<a name="l00122"></a>00122 } <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a>;
<a name="l00123"></a>00123 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00124"></a>00124 
<a name="l00125"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga96b31df212035cedc4f6a370222e5b67">00125</a> <span class="preprocessor">#define NVMCTRL_CTRLB_OFFSET        0x04         </span>
<a name="l00126"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gac0a835cf0ee617133dc445147d2af448">00126</a> <span class="preprocessor">#define NVMCTRL_CTRLB_RESETVALUE    0x00000000ul </span>
<a name="l00128"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga43e4b7eb29abd297bee59f003d715e26">00128</a> <span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Pos       1            </span>
<a name="l00129"></a>00129 <span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Msk       (0xFul &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS(value)    (NVMCTRL_CTRLB_RWS_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_RWS_Pos))</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga38b52d3de7998f872c54a599e4e21f25">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_SINGLE_Val    0x0ul  </span>
<a name="l00132"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaaf0413ccbb9e3c4ebfe2c2f8f2a10da6">00132</a> <span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_HALF_Val      0x1ul  </span>
<a name="l00133"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga757070851f4e48ecc24b2d75da0aa6e2">00133</a> <span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_DUAL_Val      0x2ul  </span>
<a name="l00134"></a>00134 <span class="preprocessor">#define NVMCTRL_CTRLB_RWS_SINGLE    (NVMCTRL_CTRLB_RWS_SINGLE_Val  &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS_HALF      (NVMCTRL_CTRLB_RWS_HALF_Val    &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS_DUAL      (NVMCTRL_CTRLB_RWS_DUAL_Val    &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaf17fac4102804e50810c49ec470be5e2">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_MANW_Pos      7            </span>
<a name="l00138"></a>00138 <span class="preprocessor">#define NVMCTRL_CTRLB_MANW          (0x1ul &lt;&lt; NVMCTRL_CTRLB_MANW_Pos)</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gac7d2e32d78d79b7a7b67e1f6aa1571df">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Pos  8            </span>
<a name="l00140"></a>00140 <span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Msk  (0x3ul &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM(value) (NVMCTRL_CTRLB_SLEEPPRM_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos))</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaa1ab6787e59eac433c25ac307dd7a2aa">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val 0x0ul  </span>
<a name="l00143"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga45d3a8b31b16b2b1204de0b61e5c12fc">00143</a> <span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val 0x1ul  </span>
<a name="l00144"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga2a6e0082abe992f41fe1e646e0b6b52a">00144</a> <span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val 0x3ul  </span>
<a name="l00145"></a>00145 <span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS (NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT (NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_DISABLED (NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga46b5014db97bf5ce4da54dce52d162f9">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Pos  16           </span>
<a name="l00149"></a>00149 <span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Msk  (0x3ul &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE(value) (NVMCTRL_CTRLB_READMODE_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos))</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga4a4b96f2109c47245bc98e69b66fff74">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val 0x0ul  </span>
<a name="l00152"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaa992cf03ba51b466d0e1f18fba2982d2">00152</a> <span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_LOW_POWER_Val 0x1ul  </span>
<a name="l00153"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga330c07f70cd004957ce3ab80e77f06d8">00153</a> <span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val 0x2ul  </span>
<a name="l00154"></a>00154 <span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY (NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_LOW_POWER (NVMCTRL_CTRLB_READMODE_LOW_POWER_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_DETERMINISTIC (NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaf4c3e69fb60d156a007a7edd11022b55">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS_Pos  18           </span>
<a name="l00158"></a>00158 <span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS      (0x1ul &lt;&lt; NVMCTRL_CTRLB_CACHEDIS_Pos)</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaaf2272ac3ee696dfe0d222a87bc7cbe1">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_CTRLB_MASK          0x0007039Eul </span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_PARAM : (NVMCTRL Offset: 0x08) (R/W 32) NVM Parameter -------- */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00163"></a><a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">00163</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00164"></a>00164     <span class="keyword">struct </span>{
<a name="l00165"></a><a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#ab027731ea54fbc5dc42c1f1eb988a498">00165</a>         uint32_t NVMP:16;          
<a name="l00166"></a><a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a1614279db2de41ec8c6b19e2b60c873c">00166</a>         uint32_t PSZ:3;            
<a name="l00167"></a><a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#ae35882817f7518d6e3581b5bf6ce12d0">00167</a>         uint32_t :13;              
<a name="l00168"></a>00168     } bit;                       
<a name="l00169"></a><a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a06e3104745c4aa4dc7c65a7b876b3cfd">00169</a>     uint32_t <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a06e3104745c4aa4dc7c65a7b876b3cfd">reg</a>;                
<a name="l00170"></a>00170 } <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a>;
<a name="l00171"></a>00171 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00172"></a>00172 
<a name="l00173"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga6624597605fc956079a9818778a34abe">00173</a> <span class="preprocessor">#define NVMCTRL_PARAM_OFFSET        0x08         </span>
<a name="l00174"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga70c3c90bcb2318bb472cc9565751ff04">00174</a> <span class="preprocessor">#define NVMCTRL_PARAM_RESETVALUE    0x00000000ul </span>
<a name="l00176"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga08f9f5de86a6c44ce2d6ecdb9f995443">00176</a> <span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Pos      0            </span>
<a name="l00177"></a>00177 <span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Msk      (0xFFFFul &lt;&lt; NVMCTRL_PARAM_NVMP_Pos)</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_NVMP(value)   (NVMCTRL_PARAM_NVMP_Msk &amp; ((value) &lt;&lt; NVMCTRL_PARAM_NVMP_Pos))</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gabec5624158a60a0f0d0b8a62afe18af8">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Pos       16           </span>
<a name="l00180"></a>00180 <span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Msk       (0x7ul &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ(value)    (NVMCTRL_PARAM_PSZ_Msk &amp; ((value) &lt;&lt; NVMCTRL_PARAM_PSZ_Pos))</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga9a83c6574dc48ac1c69701673922d2f3">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_8_Val         0x0ul  </span>
<a name="l00183"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga10b4a62c2bab14a45967ee663cfbdd10">00183</a> <span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_16_Val        0x1ul  </span>
<a name="l00184"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gae80b28e70177db78d7d5a0d748809192">00184</a> <span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_32_Val        0x2ul  </span>
<a name="l00185"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga464e20508682489f9283f535148c27b1">00185</a> <span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_64_Val        0x3ul  </span>
<a name="l00186"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gac8f620598445b047b44dfc8081439744">00186</a> <span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_128_Val       0x4ul  </span>
<a name="l00187"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga7f53d9c6161bf83ef35275e90438e9e2">00187</a> <span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_256_Val       0x5ul  </span>
<a name="l00188"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gac19388a03c011b81e82b35dfd7da69b1">00188</a> <span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_512_Val       0x6ul  </span>
<a name="l00189"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga7bffb82ccc9a71552882baabdfa97b13">00189</a> <span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_1024_Val      0x7ul  </span>
<a name="l00190"></a>00190 <span class="preprocessor">#define NVMCTRL_PARAM_PSZ_8         (NVMCTRL_PARAM_PSZ_8_Val       &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_16        (NVMCTRL_PARAM_PSZ_16_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_32        (NVMCTRL_PARAM_PSZ_32_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_64        (NVMCTRL_PARAM_PSZ_64_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_128       (NVMCTRL_PARAM_PSZ_128_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_256       (NVMCTRL_PARAM_PSZ_256_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_512       (NVMCTRL_PARAM_PSZ_512_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_1024      (NVMCTRL_PARAM_PSZ_1024_Val    &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaadfbc70cd6cbb088b215b8e6322c4295">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_PARAM_MASK          0x0007FFFFul </span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_INTENCLR : (NVMCTRL Offset: 0x0C) (R/W  8) Interrupt Enable Clear -------- */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00202"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">00202</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00203"></a>00203     <span class="keyword">struct </span>{
<a name="l00204"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a43ccc6a3972b57dbaa0906f835282e73">00204</a>         uint8_t  READY:1;          
<a name="l00205"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a18fcb644618bdef310bc7f209377f3f0">00205</a>         uint8_t  ERROR:1;          
<a name="l00206"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a2d447ecc0719b95ae7f98408167d7e71">00206</a>         uint8_t  :6;               
<a name="l00207"></a>00207     } bit;                       
<a name="l00208"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a3cc126df7857ed5fdc6242d5b4c41082">00208</a>     uint8_t <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a3cc126df7857ed5fdc6242d5b4c41082">reg</a>;                 
<a name="l00209"></a>00209 } <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a>;
<a name="l00210"></a>00210 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00211"></a>00211 
<a name="l00212"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaf69e18ecea21ffbf47dc28f66161a768">00212</a> <span class="preprocessor">#define NVMCTRL_INTENCLR_OFFSET     0x0C         </span>
<a name="l00213"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gacc5d7dab614b1d4e05402a8c97de3954">00213</a> <span class="preprocessor">#define NVMCTRL_INTENCLR_RESETVALUE 0x00ul       </span>
<a name="l00215"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaf655addcfd79db2cb6324f92209a9896">00215</a> <span class="preprocessor">#define NVMCTRL_INTENCLR_READY_Pos  0            </span>
<a name="l00216"></a>00216 <span class="preprocessor">#define NVMCTRL_INTENCLR_READY      (0x1ul &lt;&lt; NVMCTRL_INTENCLR_READY_Pos)</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaefcc9c986918d880edfb8b05fe0a6bcb">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR_Pos  1            </span>
<a name="l00218"></a>00218 <span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR      (0x1ul &lt;&lt; NVMCTRL_INTENCLR_ERROR_Pos)</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga399cac515ae8b6bfd864314732defbe9">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_INTENCLR_MASK       0x03ul       </span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_INTENSET : (NVMCTRL Offset: 0x10) (R/W  8) Interrupt Enable Set -------- */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00223"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">00223</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00224"></a>00224     <span class="keyword">struct </span>{
<a name="l00225"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#abcbe8caa7df6ab2260131dfb38b5e33f">00225</a>         uint8_t  READY:1;          
<a name="l00226"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a2ce0ac51bfad206ffc50045beadf41a4">00226</a>         uint8_t  ERROR:1;          
<a name="l00227"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a500f00ae14573f9d396b8ee6808e448d">00227</a>         uint8_t  :6;               
<a name="l00228"></a>00228     } bit;                       
<a name="l00229"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ac98b251231daf8e30a2fcc03f6851645">00229</a>     uint8_t <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ac98b251231daf8e30a2fcc03f6851645">reg</a>;                 
<a name="l00230"></a>00230 } <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a>;
<a name="l00231"></a>00231 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00232"></a>00232 
<a name="l00233"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gacbc15881a076ca6d111540304e571a20">00233</a> <span class="preprocessor">#define NVMCTRL_INTENSET_OFFSET     0x10         </span>
<a name="l00234"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gad48eea420ef04c6f0c75a074991ad6d6">00234</a> <span class="preprocessor">#define NVMCTRL_INTENSET_RESETVALUE 0x00ul       </span>
<a name="l00236"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga4eca7adfbfcaa40c9a3904c9c141058a">00236</a> <span class="preprocessor">#define NVMCTRL_INTENSET_READY_Pos  0            </span>
<a name="l00237"></a>00237 <span class="preprocessor">#define NVMCTRL_INTENSET_READY      (0x1ul &lt;&lt; NVMCTRL_INTENSET_READY_Pos)</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaac02b4043d398b4dc876e542fda447e0">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_INTENSET_ERROR_Pos  1            </span>
<a name="l00239"></a>00239 <span class="preprocessor">#define NVMCTRL_INTENSET_ERROR      (0x1ul &lt;&lt; NVMCTRL_INTENSET_ERROR_Pos)</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gac49294b6f689477f53cabe7aba8a4975">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_INTENSET_MASK       0x03ul       </span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_INTFLAG : (NVMCTRL Offset: 0x14) (R/W  8) Interrupt Flag Status and Clear -------- */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00244"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">00244</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span>
<a name="l00245"></a>00245     <span class="keyword">struct </span>{
<a name="l00246"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a636a48cab83eb3d268cfb8483006b282">00246</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  READY:1;          
<a name="l00247"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#af70c69068c56499192fcb632f0ec6f77">00247</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  ERROR:1;          
<a name="l00248"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#ac4cd0409e1c33e581e85f24f7df97cc6">00248</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  :6;               
<a name="l00249"></a>00249     } bit;                       
<a name="l00250"></a><a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a0c695606dd4bfb8b9dca4d4ee5978156">00250</a>     uint8_t <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a0c695606dd4bfb8b9dca4d4ee5978156">reg</a>;                 
<a name="l00251"></a>00251 } <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a>;
<a name="l00252"></a>00252 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00253"></a>00253 
<a name="l00254"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga28bff79f1cf058fa8a6c7072f5913862">00254</a> <span class="preprocessor">#define NVMCTRL_INTFLAG_OFFSET      0x14         </span>
<a name="l00255"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga2d7e54384a5f6445cc9b9769ddf32ac2">00255</a> <span class="preprocessor">#define NVMCTRL_INTFLAG_RESETVALUE  0x00ul       </span>
<a name="l00257"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gab04b4aece1f516c2e7ee00e7f29c9b69">00257</a> <span class="preprocessor">#define NVMCTRL_INTFLAG_READY_Pos   0            </span>
<a name="l00258"></a>00258 <span class="preprocessor">#define NVMCTRL_INTFLAG_READY       (0x1ul &lt;&lt; NVMCTRL_INTFLAG_READY_Pos)</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gad0ee9e136df1b894499ee13b6509c08f">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR_Pos   1            </span>
<a name="l00260"></a>00260 <span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR       (0x1ul &lt;&lt; NVMCTRL_INTFLAG_ERROR_Pos)</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga77cb82e875b1988ba35455d842df74c5">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_INTFLAG_MASK        0x03ul       </span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_STATUS : (NVMCTRL Offset: 0x18) (R/W 16) Status -------- */</span>
<a name="l00264"></a>00264 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00265"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">00265</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00266"></a>00266     <span class="keyword">struct </span>{
<a name="l00267"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad39e4a3b2f9024bf91b70d5eafe0e89e">00267</a>         uint16_t PRM:1;            
<a name="l00268"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#adafdfedd11c1fb246fa0642d6c125578">00268</a>         uint16_t LOAD:1;           
<a name="l00269"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aeea1d09f9165a2d5c44f07fe28e51733">00269</a>         uint16_t PROGE:1;          
<a name="l00270"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad0e33a5331fc75e36588f4a8245d39c7">00270</a>         uint16_t LOCKE:1;          
<a name="l00271"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2edb512dfcd5306ab46a106bc18bd84d">00271</a>         uint16_t NVME:1;           
<a name="l00272"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#af5c1d28d38e931800eec41e645064480">00272</a>         uint16_t :3;               
<a name="l00273"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a87f34c47d760b820aa14c72de4b75079">00273</a>         uint16_t SB:1;             
<a name="l00274"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aafbdd9b58eeed6a60c17b2b6a8f664a3">00274</a>         uint16_t :7;               
<a name="l00275"></a>00275     } bit;                       
<a name="l00276"></a><a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2468e44fa0ad23c3c9f3105774e3c77d">00276</a>     uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2468e44fa0ad23c3c9f3105774e3c77d">reg</a>;                
<a name="l00277"></a>00277 } <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a>;
<a name="l00278"></a>00278 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00279"></a>00279 
<a name="l00280"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaa210cb991451778d9df1a804b189799a">00280</a> <span class="preprocessor">#define NVMCTRL_STATUS_OFFSET       0x18         </span>
<a name="l00281"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gac30e36e00c486c218383a4d318fe59c8">00281</a> <span class="preprocessor">#define NVMCTRL_STATUS_RESETVALUE   0x0000ul     </span>
<a name="l00283"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gab7f1c04b15d3c4fc8c9ab4bfbfd0731c">00283</a> <span class="preprocessor">#define NVMCTRL_STATUS_PRM_Pos      0            </span>
<a name="l00284"></a>00284 <span class="preprocessor">#define NVMCTRL_STATUS_PRM          (0x1ul &lt;&lt; NVMCTRL_STATUS_PRM_Pos)</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaf65957fca966956aebcb205a480376cf">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_STATUS_LOAD_Pos     1            </span>
<a name="l00286"></a>00286 <span class="preprocessor">#define NVMCTRL_STATUS_LOAD         (0x1ul &lt;&lt; NVMCTRL_STATUS_LOAD_Pos)</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gaf78e886e6aa15d5f0d4324f02d46388a">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_STATUS_PROGE_Pos    2            </span>
<a name="l00288"></a>00288 <span class="preprocessor">#define NVMCTRL_STATUS_PROGE        (0x1ul &lt;&lt; NVMCTRL_STATUS_PROGE_Pos)</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga425654bd99f5c0f035b444932ad9d698">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_STATUS_LOCKE_Pos    3            </span>
<a name="l00290"></a>00290 <span class="preprocessor">#define NVMCTRL_STATUS_LOCKE        (0x1ul &lt;&lt; NVMCTRL_STATUS_LOCKE_Pos)</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga0e5c4f746519844207a933b98d3fd883">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_STATUS_NVME_Pos     4            </span>
<a name="l00292"></a>00292 <span class="preprocessor">#define NVMCTRL_STATUS_NVME         (0x1ul &lt;&lt; NVMCTRL_STATUS_NVME_Pos)</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gacccc823d51d05b7675cb22b0274f70c3">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_STATUS_SB_Pos       8            </span>
<a name="l00294"></a>00294 <span class="preprocessor">#define NVMCTRL_STATUS_SB           (0x1ul &lt;&lt; NVMCTRL_STATUS_SB_Pos)</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gacb0fa540b3def00184ee02da753f171e">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_STATUS_MASK         0x011Ful     </span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_ADDR : (NVMCTRL Offset: 0x1C) (R/W 32) Address -------- */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00299"></a><a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">00299</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00300"></a>00300     <span class="keyword">struct </span>{
<a name="l00301"></a><a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a3662864e181ff1d20570379bcf0a25da">00301</a>         uint32_t ADDR:22;          
<a name="l00302"></a><a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a105683ed86fb7517c52cd181f164be45">00302</a>         uint32_t :10;              
<a name="l00303"></a>00303     } bit;                       
<a name="l00304"></a><a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a483be20a4f5e7bc08fd4439dfd5e5b1f">00304</a>     uint32_t <a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a483be20a4f5e7bc08fd4439dfd5e5b1f">reg</a>;                
<a name="l00305"></a>00305 } <a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a>;
<a name="l00306"></a>00306 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00307"></a>00307 
<a name="l00308"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga2540268cdeb3644aa722cb8cce5546c8">00308</a> <span class="preprocessor">#define NVMCTRL_ADDR_OFFSET         0x1C         </span>
<a name="l00309"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga150652b364483d20d947140a67e2fe25">00309</a> <span class="preprocessor">#define NVMCTRL_ADDR_RESETVALUE     0x00000000ul </span>
<a name="l00311"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga7af974b171527d13bf216b3d5ef5650b">00311</a> <span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Pos       0            </span>
<a name="l00312"></a>00312 <span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Msk       (0x3FFFFFul &lt;&lt; NVMCTRL_ADDR_ADDR_Pos)</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_ADDR_ADDR(value)    (NVMCTRL_ADDR_ADDR_Msk &amp; ((value) &lt;&lt; NVMCTRL_ADDR_ADDR_Pos))</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#gab7e62000f793147227a50fa0217a0efd">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_ADDR_MASK           0x003FFFFFul </span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_LOCK : (NVMCTRL Offset: 0x20) (R/W 16) Lock Section -------- */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00318"></a><a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">00318</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00319"></a>00319     <span class="keyword">struct </span>{
<a name="l00320"></a><a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#ad6462ee3e7d7b13c585b9bc4bd6549aa">00320</a>         uint16_t LOCK:16;          
<a name="l00321"></a>00321     } bit;                       
<a name="l00322"></a><a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a7fc43a15f3ba5d50cf960c32a4b1577e">00322</a>     uint16_t <a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a7fc43a15f3ba5d50cf960c32a4b1577e">reg</a>;                
<a name="l00323"></a>00323 } <a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a>;
<a name="l00324"></a>00324 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00325"></a>00325 
<a name="l00326"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga7cb3b7118b0cfe9f2279ccb766382275">00326</a> <span class="preprocessor">#define NVMCTRL_LOCK_OFFSET         0x20         </span>
<a name="l00328"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga7e641135617433c92419f3c6272c0856">00328</a> <span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Pos       0            </span>
<a name="l00329"></a>00329 <span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Msk       (0xFFFFul &lt;&lt; NVMCTRL_LOCK_LOCK_Pos)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_LOCK_LOCK(value)    (NVMCTRL_LOCK_LOCK_Msk &amp; ((value) &lt;&lt; NVMCTRL_LOCK_LOCK_Pos))</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_r21___n_v_m_c_t_r_l.html#ga5d4ac6aa3fe484566828978a57d521c9">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_LOCK_MASK           0xFFFFul     </span>
<a name="l00334"></a>00334 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00335"></a><a class="code" href="struct_nvmctrl.html">00335</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00336"></a><a class="code" href="struct_nvmctrl.html#a7e8613746f6e54c152a3eb2405ab30ef">00336</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a>        <a class="code" href="struct_nvmctrl.html#a7e8613746f6e54c152a3eb2405ab30ef" title="Offset: 0x00 (R/W 16) Control A.">CTRLA</a>;       
<a name="l00337"></a>00337     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x2];
<a name="l00338"></a><a class="code" href="struct_nvmctrl.html#a44b8fc771ac33929c8f1f4918c670770">00338</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a>        <a class="code" href="struct_nvmctrl.html#a44b8fc771ac33929c8f1f4918c670770" title="Offset: 0x04 (R/W 32) Control B.">CTRLB</a>;       
<a name="l00339"></a><a class="code" href="struct_nvmctrl.html#ae8b9ef6b47510b9a4b83cb5270430bf8">00339</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a>        <a class="code" href="struct_nvmctrl.html#ae8b9ef6b47510b9a4b83cb5270430bf8" title="Offset: 0x08 (R/W 32) NVM Parameter.">PARAM</a>;       
<a name="l00340"></a><a class="code" href="struct_nvmctrl.html#a7c7db1c3ef2a8a290f214ae45db87a83">00340</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a>     <a class="code" href="struct_nvmctrl.html#a7c7db1c3ef2a8a290f214ae45db87a83" title="Offset: 0x0C (R/W 8) Interrupt Enable Clear.">INTENCLR</a>;    
<a name="l00341"></a>00341     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x3];
<a name="l00342"></a><a class="code" href="struct_nvmctrl.html#a47dd09a378257903197d6d6e47f8ff2e">00342</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a>     <a class="code" href="struct_nvmctrl.html#a47dd09a378257903197d6d6e47f8ff2e" title="Offset: 0x10 (R/W 8) Interrupt Enable Set.">INTENSET</a>;    
<a name="l00343"></a>00343     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x3];
<a name="l00344"></a><a class="code" href="struct_nvmctrl.html#aa275ec3e71b3fd5455175d593b317548">00344</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a>      <a class="code" href="struct_nvmctrl.html#aa275ec3e71b3fd5455175d593b317548" title="Offset: 0x14 (R/W 8) Interrupt Flag Status and Clear.">INTFLAG</a>;     
<a name="l00345"></a>00345     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x3];
<a name="l00346"></a><a class="code" href="struct_nvmctrl.html#a5fc8ec2dbe51c30255cdb8f274827fd5">00346</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a>       <a class="code" href="struct_nvmctrl.html#a5fc8ec2dbe51c30255cdb8f274827fd5" title="Offset: 0x18 (R/W 16) Status.">STATUS</a>;      
<a name="l00347"></a>00347     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved5[0x2];
<a name="l00348"></a><a class="code" href="struct_nvmctrl.html#a839fdde23536d0554617f373c57e702f">00348</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a>         <a class="code" href="struct_nvmctrl.html#a839fdde23536d0554617f373c57e702f" title="Offset: 0x1C (R/W 32) Address.">ADDR</a>;        
<a name="l00349"></a><a class="code" href="struct_nvmctrl.html#a2e713321a8bcdb784dff050f63023fe3">00349</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a>         <a class="code" href="struct_nvmctrl.html#a2e713321a8bcdb784dff050f63023fe3" title="Offset: 0x20 (R/W 16) Lock Section.">LOCK</a>;        
<a name="l00350"></a>00350 } <a class="code" href="struct_nvmctrl.html" title="NVMCTRL APB hardware registers.">Nvmctrl</a>;
<a name="l00351"></a>00351 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00352"></a>00352 <span class="preprocessor">#define SECTION_NVMCTRL_CAL</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define SECTION_NVMCTRL_LOCKBIT</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#define SECTION_NVMCTRL_OTP1</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#define SECTION_NVMCTRL_OTP2</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#define SECTION_NVMCTRL_OTP4</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define SECTION_NVMCTRL_TEMP_LOG</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#define SECTION_NVMCTRL_USER</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>
<a name="l00362"></a>00362 <span class="comment">/* ************************************************************************** */</span>
<a name="l00364"></a>00364 <span class="comment">/* ************************************************************************** */</span>
<a name="l00367"></a>00367 
<a name="l00368"></a>00368 
<a name="l00369"></a>00369 <span class="preprocessor">#define ADC_FUSES_BIASCAL_ADDR      (NVMCTRL_OTP4 + 4)</span>
<a name="l00370"></a><a class="code" href="group__fuses__api.html#ga27a6321a91ab931e0933dbcae98c350d">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_FUSES_BIASCAL_Pos       3            </span>
<a name="l00371"></a>00371 <span class="preprocessor">#define ADC_FUSES_BIASCAL_Msk       (0x7ul &lt;&lt; ADC_FUSES_BIASCAL_Pos)</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define ADC_FUSES_BIASCAL(value)    (ADC_FUSES_BIASCAL_Msk &amp; ((value) &lt;&lt; ADC_FUSES_BIASCAL_Pos))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span>
<a name="l00374"></a>00374 <span class="preprocessor">#define ADC_FUSES_LINEARITY_0_ADDR  NVMCTRL_OTP4</span>
<a name="l00375"></a><a class="code" href="group__fuses__api.html#gaa1879ab54367d19c2a0996cee7fcbb0a">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_FUSES_LINEARITY_0_Pos   27           </span>
<a name="l00376"></a>00376 <span class="preprocessor">#define ADC_FUSES_LINEARITY_0_Msk   (0x1Ful &lt;&lt; ADC_FUSES_LINEARITY_0_Pos)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define ADC_FUSES_LINEARITY_0(value) (ADC_FUSES_LINEARITY_0_Msk &amp; ((value) &lt;&lt; ADC_FUSES_LINEARITY_0_Pos))</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>
<a name="l00379"></a>00379 <span class="preprocessor">#define ADC_FUSES_LINEARITY_1_ADDR  (NVMCTRL_OTP4 + 4)</span>
<a name="l00380"></a><a class="code" href="group__fuses__api.html#ga7b2cdd7d4d88223dff349b08725abdb3">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_FUSES_LINEARITY_1_Pos   0            </span>
<a name="l00381"></a>00381 <span class="preprocessor">#define ADC_FUSES_LINEARITY_1_Msk   (0x7ul &lt;&lt; ADC_FUSES_LINEARITY_1_Pos)</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define ADC_FUSES_LINEARITY_1(value) (ADC_FUSES_LINEARITY_1_Msk &amp; ((value) &lt;&lt; ADC_FUSES_LINEARITY_1_Pos))</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span>
<a name="l00384"></a>00384 <span class="preprocessor">#define FUSES_BOD33USERLEVEL_ADDR   NVMCTRL_USER</span>
<a name="l00385"></a><a class="code" href="group__fuses__api.html#ga9e8109cd0996312419933645a2f2a089">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_BOD33USERLEVEL_Pos    8            </span>
<a name="l00386"></a>00386 <span class="preprocessor">#define FUSES_BOD33USERLEVEL_Msk    (0x3Ful &lt;&lt; FUSES_BOD33USERLEVEL_Pos)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_BOD33USERLEVEL(value) (FUSES_BOD33USERLEVEL_Msk &amp; ((value) &lt;&lt; FUSES_BOD33USERLEVEL_Pos))</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>
<a name="l00389"></a>00389 <span class="preprocessor">#define FUSES_BOD33_ACTION_ADDR     NVMCTRL_USER</span>
<a name="l00390"></a><a class="code" href="group__fuses__api.html#gaac742323e1fa3072afa8ce20817c58f3">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_BOD33_ACTION_Pos      15           </span>
<a name="l00391"></a>00391 <span class="preprocessor">#define FUSES_BOD33_ACTION_Msk      (0x3ul &lt;&lt; FUSES_BOD33_ACTION_Pos)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_BOD33_ACTION(value)   (FUSES_BOD33_ACTION_Msk &amp; ((value) &lt;&lt; FUSES_BOD33_ACTION_Pos))</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>
<a name="l00394"></a>00394 <span class="preprocessor">#define FUSES_BOD33_EN_ADDR         NVMCTRL_USER</span>
<a name="l00395"></a><a class="code" href="group__fuses__api.html#ga8b739225c0c8c6c979ea16ce43f8b1fc">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_BOD33_EN_Pos          14           </span>
<a name="l00396"></a>00396 <span class="preprocessor">#define FUSES_BOD33_EN_Msk          (0x1ul &lt;&lt; FUSES_BOD33_EN_Pos)</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span>
<a name="l00398"></a>00398 <span class="preprocessor">#define FUSES_BOD33_HYST_ADDR       (NVMCTRL_USER + 4)</span>
<a name="l00399"></a><a class="code" href="group__fuses__api.html#ga5ab9b1d814cf783918e8b12a908295ef">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_BOD33_HYST_Pos        8            </span>
<a name="l00400"></a>00400 <span class="preprocessor">#define FUSES_BOD33_HYST_Msk        (0x1ul &lt;&lt; FUSES_BOD33_HYST_Pos)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_ADDR (NVMCTRL_OTP4 + 4)</span>
<a name="l00403"></a><a class="code" href="group__fuses__api.html#gae354249a65d7b4d818bbcc3594aa4991">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_Pos 26           </span>
<a name="l00404"></a>00404 <span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_Msk (0x3Ful &lt;&lt; FUSES_DFLL48M_COARSE_CAL_Pos)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL(value) (FUSES_DFLL48M_COARSE_CAL_Msk &amp; ((value) &lt;&lt; FUSES_DFLL48M_COARSE_CAL_Pos))</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span>
<a name="l00407"></a>00407 <span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_ADDR (NVMCTRL_OTP4 + 8)</span>
<a name="l00408"></a><a class="code" href="group__fuses__api.html#ga40e6a2aa26dfc93b0759bd39abeb1764">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_Pos  0            </span>
<a name="l00409"></a>00409 <span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_Msk  (0x3FFul &lt;&lt; FUSES_DFLL48M_FINE_CAL_Pos)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL(value) (FUSES_DFLL48M_FINE_CAL_Msk &amp; ((value) &lt;&lt; FUSES_DFLL48M_FINE_CAL_Pos))</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span>
<a name="l00412"></a>00412 <span class="preprocessor">#define FUSES_HOT_ADC_VAL_ADDR      (NVMCTRL_TEMP_LOG + 4)</span>
<a name="l00413"></a><a class="code" href="group__fuses__api.html#gafe7e5ce8a612702c58af6772f5e29985">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_ADC_VAL_Pos       20           </span>
<a name="l00414"></a>00414 <span class="preprocessor">#define FUSES_HOT_ADC_VAL_Msk       (0xFFFul &lt;&lt; FUSES_HOT_ADC_VAL_Pos)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_ADC_VAL(value)    (FUSES_HOT_ADC_VAL_Msk &amp; ((value) &lt;&lt; FUSES_HOT_ADC_VAL_Pos))</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span>
<a name="l00417"></a>00417 <span class="preprocessor">#define FUSES_HOT_INT1V_VAL_ADDR    (NVMCTRL_TEMP_LOG + 4)</span>
<a name="l00418"></a><a class="code" href="group__fuses__api.html#ga8b14f5897dd4c958cde93e08ee14ae2a">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_INT1V_VAL_Pos     0            </span>
<a name="l00419"></a>00419 <span class="preprocessor">#define FUSES_HOT_INT1V_VAL_Msk     (0xFFul &lt;&lt; FUSES_HOT_INT1V_VAL_Pos)</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_INT1V_VAL(value)  (FUSES_HOT_INT1V_VAL_Msk &amp; ((value) &lt;&lt; FUSES_HOT_INT1V_VAL_Pos))</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span>
<a name="l00422"></a>00422 <span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span>
<a name="l00423"></a><a class="code" href="group__fuses__api.html#gafc1b6bd9fd9cdb5f0a1e89d14bb6f100">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC_Pos  20           </span>
<a name="l00424"></a>00424 <span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC_Msk  (0xFul &lt;&lt; FUSES_HOT_TEMP_VAL_DEC_Pos)</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC(value) (FUSES_HOT_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; FUSES_HOT_TEMP_VAL_DEC_Pos))</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span>
<a name="l00427"></a>00427 <span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span>
<a name="l00428"></a><a class="code" href="group__fuses__api.html#ga3c7e8d3e46d03e0b6424b34762295643">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT_Pos  12           </span>
<a name="l00429"></a>00429 <span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT_Msk  (0xFFul &lt;&lt; FUSES_HOT_TEMP_VAL_INT_Pos)</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT(value) (FUSES_HOT_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; FUSES_HOT_TEMP_VAL_INT_Pos))</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span>
<a name="l00432"></a>00432 <span class="preprocessor">#define FUSES_OSC32K_CAL_ADDR       (NVMCTRL_OTP4 + 4)</span>
<a name="l00433"></a><a class="code" href="group__fuses__api.html#ga58c9e0b089faa8e9b4673ae07c6d9c7e">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_OSC32K_CAL_Pos        6            </span>
<a name="l00434"></a>00434 <span class="preprocessor">#define FUSES_OSC32K_CAL_Msk        (0x7Ful &lt;&lt; FUSES_OSC32K_CAL_Pos)</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_OSC32K_CAL(value)     (FUSES_OSC32K_CAL_Msk &amp; ((value) &lt;&lt; FUSES_OSC32K_CAL_Pos))</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span>
<a name="l00437"></a>00437 <span class="preprocessor">#define FUSES_ROOM_ADC_VAL_ADDR     (NVMCTRL_TEMP_LOG + 4)</span>
<a name="l00438"></a><a class="code" href="group__fuses__api.html#ga91faceb6e2669f510f7a325fb1fd5748">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_ADC_VAL_Pos      8            </span>
<a name="l00439"></a>00439 <span class="preprocessor">#define FUSES_ROOM_ADC_VAL_Msk      (0xFFFul &lt;&lt; FUSES_ROOM_ADC_VAL_Pos)</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_ADC_VAL(value)   (FUSES_ROOM_ADC_VAL_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_ADC_VAL_Pos))</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span>
<a name="l00442"></a>00442 <span class="preprocessor">#define FUSES_ROOM_INT1V_VAL_ADDR   NVMCTRL_TEMP_LOG</span>
<a name="l00443"></a><a class="code" href="group__fuses__api.html#gaac3dee19f6ada7e3e76edabd527b521d">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_INT1V_VAL_Pos    24           </span>
<a name="l00444"></a>00444 <span class="preprocessor">#define FUSES_ROOM_INT1V_VAL_Msk    (0xFFul &lt;&lt; FUSES_ROOM_INT1V_VAL_Pos)</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_INT1V_VAL(value) (FUSES_ROOM_INT1V_VAL_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_INT1V_VAL_Pos))</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>
<a name="l00447"></a>00447 <span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span>
<a name="l00448"></a><a class="code" href="group__fuses__api.html#gaac2a02c5ab8d7fd6e6be94f6657558a6">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC_Pos 8            </span>
<a name="l00449"></a>00449 <span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC_Msk (0xFul &lt;&lt; FUSES_ROOM_TEMP_VAL_DEC_Pos)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC(value) (FUSES_ROOM_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_TEMP_VAL_DEC_Pos))</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span>
<a name="l00452"></a>00452 <span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span>
<a name="l00453"></a><a class="code" href="group__fuses__api.html#ga614f00b6390a26716abbcbbd6e7d7b7d">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT_Pos 0            </span>
<a name="l00454"></a>00454 <span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT_Msk (0xFFul &lt;&lt; FUSES_ROOM_TEMP_VAL_INT_Pos)</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT(value) (FUSES_ROOM_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_TEMP_VAL_INT_Pos))</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>
<a name="l00457"></a>00457 <span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_ADDR NVMCTRL_USER</span>
<a name="l00458"></a><a class="code" href="group__fuses__api.html#gac2867e0c1d1fc1b327991134a24983ca">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_Pos  0            </span>
<a name="l00459"></a>00459 <span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_Msk  (0x7ul &lt;&lt; NVMCTRL_FUSES_BOOTPROT_Pos)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT(value) (NVMCTRL_FUSES_BOOTPROT_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_BOOTPROT_Pos))</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span>
<a name="l00462"></a>00462 <span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_ADDR NVMCTRL_USER</span>
<a name="l00463"></a><a class="code" href="group__fuses__api.html#gad4d1aae7645f998f9be29556ae21136b">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_Pos 4            </span>
<a name="l00464"></a>00464 <span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_Msk (0x7ul &lt;&lt; NVMCTRL_FUSES_EEPROM_SIZE_Pos)</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE(value) (NVMCTRL_FUSES_EEPROM_SIZE_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_EEPROM_SIZE_Pos))</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span>
<a name="l00467"></a>00467 <span class="preprocessor">#define NVMCTRL_FUSES_NVMP_ADDR     NVMCTRL_OTP1</span>
<a name="l00468"></a><a class="code" href="group__fuses__api.html#ga84b390f298c352468c8c28b2f808f3e2">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_NVMP_Pos      16           </span>
<a name="l00469"></a>00469 <span class="preprocessor">#define NVMCTRL_FUSES_NVMP_Msk      (0xFFFFul &lt;&lt; NVMCTRL_FUSES_NVMP_Pos)</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_NVMP(value)   (NVMCTRL_FUSES_NVMP_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_NVMP_Pos))</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span>
<a name="l00472"></a>00472 <span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK_ADDR NVMCTRL_OTP1</span>
<a name="l00473"></a><a class="code" href="group__fuses__api.html#ga54fc50fd04594f4183baf9a51d5ff8e9">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK_Pos  0            </span>
<a name="l00474"></a>00474 <span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK_Msk  (0xFFul &lt;&lt; NVMCTRL_FUSES_NVM_LOCK_Pos)</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK(value) (NVMCTRL_FUSES_NVM_LOCK_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_NVM_LOCK_Pos))</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>
<a name="l00477"></a>00477 <span class="preprocessor">#define NVMCTRL_FUSES_PSZ_ADDR      NVMCTRL_OTP1</span>
<a name="l00478"></a><a class="code" href="group__fuses__api.html#gaea11bcd13d9dca02cf64ca6fd5d2da50">00478</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_PSZ_Pos       8            </span>
<a name="l00479"></a>00479 <span class="preprocessor">#define NVMCTRL_FUSES_PSZ_Msk       (0xFul &lt;&lt; NVMCTRL_FUSES_PSZ_Pos)</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_PSZ(value)    (NVMCTRL_FUSES_PSZ_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_PSZ_Pos))</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>
<a name="l00482"></a>00482 <span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_ADDR (NVMCTRL_USER + 4)</span>
<a name="l00483"></a><a class="code" href="group__fuses__api.html#ga553b4d761e65080381c6af440abee0f0">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_Pos 16           </span>
<a name="l00484"></a>00484 <span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_Msk (0xFFFFul &lt;&lt; NVMCTRL_FUSES_REGION_LOCKS_Pos)</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS(value) (NVMCTRL_FUSES_REGION_LOCKS_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_REGION_LOCKS_Pos))</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>
<a name="l00487"></a>00487 <span class="preprocessor">#define USB_FUSES_TRANSN_ADDR       (NVMCTRL_OTP4 + 4)</span>
<a name="l00488"></a><a class="code" href="group__fuses__api.html#gab0e7f93b7c247b3159128648a749719f">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FUSES_TRANSN_Pos        13           </span>
<a name="l00489"></a>00489 <span class="preprocessor">#define USB_FUSES_TRANSN_Msk        (0x1Ful &lt;&lt; USB_FUSES_TRANSN_Pos)</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define USB_FUSES_TRANSN(value)     (USB_FUSES_TRANSN_Msk &amp; ((value) &lt;&lt; USB_FUSES_TRANSN_Pos))</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span>
<a name="l00492"></a>00492 <span class="preprocessor">#define USB_FUSES_TRANSP_ADDR       (NVMCTRL_OTP4 + 4)</span>
<a name="l00493"></a><a class="code" href="group__fuses__api.html#gaa2619428e9443f013405e7411b2f36ec">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FUSES_TRANSP_Pos        18           </span>
<a name="l00494"></a>00494 <span class="preprocessor">#define USB_FUSES_TRANSP_Msk        (0x1Ful &lt;&lt; USB_FUSES_TRANSP_Pos)</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#define USB_FUSES_TRANSP(value)     (USB_FUSES_TRANSP_Msk &amp; ((value) &lt;&lt; USB_FUSES_TRANSP_Pos))</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>
<a name="l00497"></a>00497 <span class="preprocessor">#define USB_FUSES_TRIM_ADDR         (NVMCTRL_OTP4 + 4)</span>
<a name="l00498"></a><a class="code" href="group__fuses__api.html#ga699a137d838370a9163b858b8eecccaf">00498</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FUSES_TRIM_Pos          23           </span>
<a name="l00499"></a>00499 <span class="preprocessor">#define USB_FUSES_TRIM_Msk          (0x7ul &lt;&lt; USB_FUSES_TRIM_Pos)</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define USB_FUSES_TRIM(value)       (USB_FUSES_TRIM_Msk &amp; ((value) &lt;&lt; USB_FUSES_TRIM_Pos))</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span>
<a name="l00502"></a>00502 <span class="preprocessor">#define WDT_FUSES_ALWAYSON_ADDR     NVMCTRL_USER</span>
<a name="l00503"></a><a class="code" href="group__fuses__api.html#gaad4f4fec9a3339faea07db386174b75e">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_ALWAYSON_Pos      26           </span>
<a name="l00504"></a>00504 <span class="preprocessor">#define WDT_FUSES_ALWAYSON_Msk      (0x1ul &lt;&lt; WDT_FUSES_ALWAYSON_Pos)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span>
<a name="l00506"></a>00506 <span class="preprocessor">#define WDT_FUSES_ENABLE_ADDR       NVMCTRL_USER</span>
<a name="l00507"></a><a class="code" href="group__fuses__api.html#ga3e49258fa52a7aededcc7b3e54533ef5">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_ENABLE_Pos        25           </span>
<a name="l00508"></a>00508 <span class="preprocessor">#define WDT_FUSES_ENABLE_Msk        (0x1ul &lt;&lt; WDT_FUSES_ENABLE_Pos)</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>
<a name="l00510"></a>00510 <span class="preprocessor">#define WDT_FUSES_EWOFFSET_ADDR     (NVMCTRL_USER + 4)</span>
<a name="l00511"></a><a class="code" href="group__fuses__api.html#gae2f89f15eabc293811402651af74d059">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_EWOFFSET_Pos      3            </span>
<a name="l00512"></a>00512 <span class="preprocessor">#define WDT_FUSES_EWOFFSET_Msk      (0xFul &lt;&lt; WDT_FUSES_EWOFFSET_Pos)</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_EWOFFSET(value)   (WDT_FUSES_EWOFFSET_Msk &amp; ((value) &lt;&lt; WDT_FUSES_EWOFFSET_Pos))</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>
<a name="l00515"></a>00515 <span class="preprocessor">#define WDT_FUSES_PER_ADDR          NVMCTRL_USER</span>
<a name="l00516"></a><a class="code" href="group__fuses__api.html#ga87db8b2566c9dd04e5c0cb3838175952">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_PER_Pos           27           </span>
<a name="l00517"></a>00517 <span class="preprocessor">#define WDT_FUSES_PER_Msk           (0xFul &lt;&lt; WDT_FUSES_PER_Pos)</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_PER(value)        (WDT_FUSES_PER_Msk &amp; ((value) &lt;&lt; WDT_FUSES_PER_Pos))</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>
<a name="l00520"></a>00520 <span class="preprocessor">#define WDT_FUSES_WEN_ADDR          (NVMCTRL_USER + 4)</span>
<a name="l00521"></a><a class="code" href="group__fuses__api.html#ga87c9e50a26f5095b90217f854536d90f">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_WEN_Pos           7            </span>
<a name="l00522"></a>00522 <span class="preprocessor">#define WDT_FUSES_WEN_Msk           (0x1ul &lt;&lt; WDT_FUSES_WEN_Pos)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span>
<a name="l00524"></a>00524 <span class="preprocessor">#define WDT_FUSES_WINDOW_0_ADDR     NVMCTRL_USER</span>
<a name="l00525"></a><a class="code" href="group__fuses__api.html#ga6be021299139a6dcbc80f2b8921afab8">00525</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_WINDOW_0_Pos      31           </span>
<a name="l00526"></a>00526 <span class="preprocessor">#define WDT_FUSES_WINDOW_0_Msk      (0x1ul &lt;&lt; WDT_FUSES_WINDOW_0_Pos)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span>
<a name="l00528"></a>00528 <span class="preprocessor">#define WDT_FUSES_WINDOW_1_ADDR     (NVMCTRL_USER + 4)</span>
<a name="l00529"></a><a class="code" href="group__fuses__api.html#ga6415817cbbb76773225a7e0ac54b6f80">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_WINDOW_1_Pos      0            </span>
<a name="l00530"></a>00530 <span class="preprocessor">#define WDT_FUSES_WINDOW_1_Msk      (0x7ul &lt;&lt; WDT_FUSES_WINDOW_1_Pos)</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#define WDT_FUSES_WINDOW_1(value)   (WDT_FUSES_WINDOW_1_Msk &amp; ((value) &lt;&lt; WDT_FUSES_WINDOW_1_Pos))</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>
<a name="l00535"></a>00535 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_NVMCTRL_COMPONENT_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:04 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
