library ieee;
use ieee.std_logic_1164.all;

entity logic_operation is
    port (  in0,in1,in2 : in std_logic;
            out_and, out_nand, out_or, out_nor,
            out_xor, out_xnor, out_not : out std_logic
    );
end entity;

architecture a_logic_operation of logic_operation is
begin

    out_and <= '1' when in0 and in1 and in2 else '0';
    out_nand <= '0' when in0 and in1 and in2 else '1';
    out_or <= '1' when in0 or in1 or in2 else '0';
    out_nor <= '0' when in0 or in1 or in2 else '1';
    out_xor <= '1' when in0 xor in1 xor in2 else '0';
    out_xnor <= '0' when in0 xor in1 xor in2 else '1';
    out_not <= '1' when not in0 else '0';

end architecture;

