#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr 29 12:12:23 2023
# Process ID: 4812
# Current directory: C:/Users/aakas/Desktop/project_5/project_5/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21228 C:\Users\aakas\Desktop\project_5\project_5\project_5\project_5.xpr
# Log file: C:/Users/aakas/Desktop/project_5/project_5/project_5/vivado.log
# Journal file: C:/Users/aakas/Desktop/project_5/project_5/project_5\vivado.jou
# Running On: Ak, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16962 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1206.449 ; gain = 367.074
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 12:54:16 2023...
ns synth_1 -jobs 16
[Sat Apr 29 12:14:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Apr 29 12:14:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc
file delete -force C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc
export_ip_user_files -of_objects  [get_files C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1/processor.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1/processor.dcp
file delete -force C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1/processor.dcp
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/processor.dcp to C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'processor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processor_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time:                10000 | alu_result: xx | register1: 02 | register2: xx | muxout: 02 | muxout1: 03 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : f1 
Time:                30000 | alu_result: 0c | register1: 02 | register2: xx | muxout: 01 | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:                50000 | alu_result: 04 | register1: 02 | register2: 0c | muxout: 0X | muxout1: 02 | muxout2: 0c | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:                70000 | alu_result: xx | register1: 02 | register2: 04 | muxout: 0X | muxout1: 02 | muxout2: 04 | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:                90000 | alu_result: xx | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               330000 | alu_result: xx | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : f1 
Time:               350000 | alu_result: xx | register1: 02 | register2: xx | muxout: 01 | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               370000 | alu_result: 04 | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               390000 | alu_result: xx | register1: 02 | register2: 04 | muxout: 0X | muxout1: 02 | muxout2: 04 | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               410000 | alu_result: xx | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               650000 | alu_result: xx | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : f1 
Time:               670000 | alu_result: xx | register1: 02 | register2: xx | muxout: 01 | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               690000 | alu_result: 04 | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               710000 | alu_result: xx | register1: 02 | register2: 04 | muxout: 0X | muxout1: 02 | muxout2: 04 | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               730000 | alu_result: xx | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
Time:               970000 | alu_result: xx | register1: 02 | register2: xx | muxout: 0X | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : f1 
Time:               990000 | alu_result: xx | register1: 02 | register2: xx | muxout: 01 | muxout1: 02 | muxout2: xx | load_word_output : xx | store_word_output : xx | instruction_output : xx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs synth_1 -jobs 20
[Sat Apr 29 12:16:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Sat Apr 29 12:16:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat Apr 29 12:17:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/runme.log
close [ open C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc w ]
add_files -fileset constrs_1 C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1/processor.dcp with file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/processor.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1

launch_runs synth_1 -jobs 20
[Sat Apr 29 12:19:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Sat Apr 29 12:20:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1/processor.dcp with file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/processor.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1

launch_runs synth_1 -jobs 20
[Sat Apr 29 12:22:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1597.949 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc]
Finished Parsing XDC File [C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property is_loc_fixed true [get_ports [list  {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property is_loc_fixed true [get_ports [list  {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property IOSTANDARD HSTL_I_18 [get_ports [list {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property IOSTANDARD HSTL_I_18 [get_ports [list {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {alu_result_output[7]} {alu_result_output[6]} {alu_result_output[5]} {alu_result_output[4]} {alu_result_output[3]} {alu_result_output[2]} {alu_result_output[1]} {alu_result_output[0]}]]
set_property top alu_tb [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/alu.xdc w ]
add_files -fileset constrs_1 C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/alu.xdc
set_property target_constrs_file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/alu.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1/processor.dcp with file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/processor.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1

launch_runs synth_1 -jobs 20
[Sat Apr 29 12:32:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/runme.log
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'processor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim/simulate.log"
launch_runs impl_1 -jobs 20
[Sat Apr 29 12:33:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/runme.log
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/alu_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU Result: xx
ALU Result: xx
ALU Result: xx
ALU Result: xx
ALU Result: xx
$finish called at time : 50 ns : File "C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/alu_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/processorout.v w ]
add_files C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/processorout.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc
file delete -force C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processor.xdc
export_ip_user_files -of_objects  [get_files C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/alu.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/alu.xdc
file delete -force C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/alu.xdc
close [ open C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processorout.xdc w ]
add_files -fileset constrs_1 C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/constrs_1/new/processorout.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/utils_1/imports/synth_1/processor.dcp with file C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/alu_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1

launch_runs synth_1 -jobs 20
[Sat Apr 29 12:48:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1

set_property top processorout [current_fileset]
set_property top processorout [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
set_property top processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_runs synth_1 -jobs 20
[Sat Apr 29 12:49:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Sat Apr 29 12:50:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat Apr 29 12:50:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-19:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37E9DA
set_property PROGRAM.FILE {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/processorout.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/processorout.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.runs/impl_1/processorout.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 12:54:03 2023...
