{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527297796724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527297796743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 11:23:16 2018 " "Processing started: Sat May 26 11:23:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527297796743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527297796743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527297796743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527297799847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527297799848 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_nano.v(591) " "Verilog HDL information at de10_nano.v(591): always construct contains both blocking and non-blocking assignments" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 591 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527297830521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_nano.v 12 12 " "Using design file de10_nano.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO " "Found entity 1: DE10_NANO" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_motor " "Found entity 2: base_motor" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "3 direct_drive " "Found entity 3: direct_drive" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "4 wormgear_motor " "Found entity 4: wormgear_motor" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "5 linear_actuator " "Found entity 5: linear_actuator" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "6 speed_decoder " "Found entity 6: speed_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "7 SPI_slave " "Found entity 7: SPI_slave" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "8 PWM " "Found entity 8: PWM" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "9 position_counter " "Found entity 9: position_counter" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "10 quaderature_decoder " "Found entity 10: quaderature_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "11 encoder_decoder " "Found entity 11: encoder_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""} { "Info" "ISGN_ENTITY_NAME" "12 digital_filter " "Found entity 12: digital_filter" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527297830527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1527297830527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO " "Elaborating entity \"DE10_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527297830535 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de10_nano.v(20) " "Output port \"LED\" at de10_nano.v(20) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527297830541 "|DE10_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linear_actuator linear_actuator:lower " "Elaborating entity \"linear_actuator\" for hierarchy \"linear_actuator:lower\"" {  } { { "de10_nano.v" "lower" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_filter linear_actuator:lower\|digital_filter:lin_act_enc " "Elaborating entity \"digital_filter\" for hierarchy \"linear_actuator:lower\|digital_filter:lin_act_enc\"" {  } { { "de10_nano.v" "lin_act_enc" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 de10_nano.v(684) " "Verilog HDL assignment warning at de10_nano.v(684): truncated value with size 32 to match size of target (12)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830631 "|DE10_NANO|linear_actuator:lower|digital_filter:lin_act_enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_decoder linear_actuator:lower\|encoder_decoder:lin_act_dec " "Elaborating entity \"encoder_decoder\" for hierarchy \"linear_actuator:lower\|encoder_decoder:lin_act_dec\"" {  } { { "de10_nano.v" "lin_act_dec" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter linear_actuator:lower\|position_counter:lin_act_pos " "Elaborating entity \"position_counter\" for hierarchy \"linear_actuator:lower\|position_counter:lin_act_pos\"" {  } { { "de10_nano.v" "lin_act_pos" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de10_nano.v(574) " "Verilog HDL assignment warning at de10_nano.v(574): truncated value with size 32 to match size of target (11)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830683 "|DE10_NANO|linear_actuator:lower|position_counter:lin_act_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de10_nano.v(578) " "Verilog HDL assignment warning at de10_nano.v(578): truncated value with size 32 to match size of target (11)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830685 "|DE10_NANO|linear_actuator:lower|position_counter:lin_act_pos"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSpeed de10_nano.v(561) " "Output port \"oSpeed\" at de10_nano.v(561) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 561 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527297830685 "|DE10_NANO|linear_actuator:lower|position_counter:lin_act_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave linear_actuator:lower\|SPI_slave:lin_act_com " "Elaborating entity \"SPI_slave\" for hierarchy \"linear_actuator:lower\|SPI_slave:lin_act_com\"" {  } { { "de10_nano.v" "lin_act_com" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iSSEL_endmessage de10_nano.v(459) " "Verilog HDL or VHDL warning at de10_nano.v(459): object \"iSSEL_endmessage\" assigned a value but never read" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527297830733 "|DE10_NANO|linear_actuator:lower|SPI_slave:lin_act_com"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 de10_nano.v(481) " "Verilog HDL assignment warning at de10_nano.v(481): truncated value with size 17 to match size of target (16)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830735 "|DE10_NANO|linear_actuator:lower|SPI_slave:lin_act_com"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 de10_nano.v(506) " "Verilog HDL assignment warning at de10_nano.v(506): truncated value with size 17 to match size of target (16)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830736 "|DE10_NANO|linear_actuator:lower|SPI_slave:lin_act_com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_decoder linear_actuator:lower\|speed_decoder:lin_act_spd " "Elaborating entity \"speed_decoder\" for hierarchy \"linear_actuator:lower\|speed_decoder:lin_act_spd\"" {  } { { "de10_nano.v" "lin_act_spd" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM linear_actuator:lower\|PWM:lin_act_pwm " "Elaborating entity \"PWM\" for hierarchy \"linear_actuator:lower\|PWM:lin_act_pwm\"" {  } { { "de10_nano.v" "lin_act_pwm" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 de10_nano.v(543) " "Verilog HDL assignment warning at de10_nano.v(543): truncated value with size 32 to match size of target (27)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830809 "|DE10_NANO|linear_actuator:lower|PWM:lin_act_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wormgear_motor wormgear_motor:wrist_horizontal " "Elaborating entity \"wormgear_motor\" for hierarchy \"wormgear_motor:wrist_horizontal\"" {  } { { "de10_nano.v" "wrist_horizontal" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quaderature_decoder wormgear_motor:wrist_horizontal\|quaderature_decoder:wormgear_dec " "Elaborating entity \"quaderature_decoder\" for hierarchy \"wormgear_motor:wrist_horizontal\|quaderature_decoder:wormgear_dec\"" {  } { { "de10_nano.v" "wormgear_dec" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter wormgear_motor:wrist_horizontal\|position_counter:wormgear_pos " "Elaborating entity \"position_counter\" for hierarchy \"wormgear_motor:wrist_horizontal\|position_counter:wormgear_pos\"" {  } { { "de10_nano.v" "wormgear_pos" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297830983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 de10_nano.v(574) " "Verilog HDL assignment warning at de10_nano.v(574): truncated value with size 32 to match size of target (15)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830984 "|DE10_NANO|wormgear_motor:wrist_horizontal|position_counter:wormgear_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 de10_nano.v(578) " "Verilog HDL assignment warning at de10_nano.v(578): truncated value with size 32 to match size of target (15)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297830984 "|DE10_NANO|wormgear_motor:wrist_horizontal|position_counter:wormgear_pos"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSpeed de10_nano.v(561) " "Output port \"oSpeed\" at de10_nano.v(561) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 561 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527297830985 "|DE10_NANO|wormgear_motor:wrist_horizontal|position_counter:wormgear_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direct_drive direct_drive:wrist_rotation " "Elaborating entity \"direct_drive\" for hierarchy \"direct_drive:wrist_rotation\"" {  } { { "de10_nano.v" "wrist_rotation" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297831032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_motor base_motor:b1 " "Elaborating entity \"base_motor\" for hierarchy \"base_motor:b1\"" {  } { { "de10_nano.v" "b1" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297831076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter base_motor:b1\|position_counter:base_pos " "Elaborating entity \"position_counter\" for hierarchy \"base_motor:b1\|position_counter:base_pos\"" {  } { { "de10_nano.v" "base_pos" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297831108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 de10_nano.v(574) " "Verilog HDL assignment warning at de10_nano.v(574): truncated value with size 32 to match size of target (15)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297831109 "|DE10_NANO|base_motor:b1|position_counter:base_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 de10_nano.v(578) " "Verilog HDL assignment warning at de10_nano.v(578): truncated value with size 32 to match size of target (15)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527297831109 "|DE10_NANO|base_motor:b1|position_counter:base_pos"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSpeed de10_nano.v(561) " "Output port \"oSpeed\" at de10_nano.v(561) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 561 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527297831110 "|DE10_NANO|base_motor:b1|position_counter:base_pos"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iTx wormgear_com 20 16 " "Port \"iTx\" on the entity instantiation of \"wormgear_com\" is connected to a signal of width 20. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "de10_nano.v" "wormgear_com" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 342 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1527297831280 "|DE10_NANO|wormgear_motor:wrist_horizontal|SPI_slave:wormgear_com"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iTx wormgear_com 20 16 " "Port \"iTx\" on the entity instantiation of \"wormgear_com\" is connected to a signal of width 20. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "de10_nano.v" "wormgear_com" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 342 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1527297831281 "|DE10_NANO|wormgear_motor:wrist_horizontal|SPI_slave:wormgear_com"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iTx wormgear_com 20 16 " "Port \"iTx\" on the entity instantiation of \"wormgear_com\" is connected to a signal of width 20. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "de10_nano.v" "wormgear_com" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 342 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1527297831287 "|DE10_NANO|wormgear_motor:wrist_horizontal|SPI_slave:wormgear_com"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iTx lin_act_com 17 16 " "Port \"iTx\" on the entity instantiation of \"lin_act_com\" is connected to a signal of width 17. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "de10_nano.v" "lin_act_com" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 405 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1527297831293 "|DE10_NANO|linear_actuator:lower|SPI_slave:lin_act_com"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "oPosition lin_act_pos 12 11 " "Port \"oPosition\" on the entity instantiation of \"lin_act_pos\" is connected to a signal of width 12. The formal width of the signal in the module is 11.  The extra bits will be left dangling without any fan-out logic." {  } { { "de10_nano.v" "lin_act_pos" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 394 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1527297831293 "|DE10_NANO|linear_actuator:lower|position_counter:lin_act_pos"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "linear_actuator:upper\|lin_act_position\[11\] " "Net \"linear_actuator:upper\|lin_act_position\[11\]\" is missing source, defaulting to GND" {  } { { "de10_nano.v" "lin_act_position\[11\]" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 369 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527297831295 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1527297831295 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "linear_actuator:lower\|lin_act_position\[11\] " "Net \"linear_actuator:lower\|lin_act_position\[11\]\" is missing source, defaulting to GND" {  } { { "de10_nano.v" "lin_act_position\[11\]" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 369 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527297831297 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1527297831297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "linear_actuator:upper\|lin_act_position\[11\] " "Net \"linear_actuator:upper\|lin_act_position\[11\]\" is missing source, defaulting to GND" {  } { { "de10_nano.v" "lin_act_position\[11\]" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 369 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527297831299 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1527297831299 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527297833603 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527297833673 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1527297833673 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527297833674 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1527297833674 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297834641 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1527297834641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527297834643 "|DE10_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527297834643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527297834884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527297836916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg " "Generated suppressed messages file C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527297837235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527297838259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527297838259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297839036 "|DE10_NANO|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297839036 "|DE10_NANO|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297839036 "|DE10_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297839036 "|DE10_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297839036 "|DE10_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527297839036 "|DE10_NANO|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527297839036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1572 " "Implemented 1572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527297839046 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527297839046 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527297839046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1458 " "Implemented 1458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527297839046 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1527297839046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527297839046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527297839177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 11:23:59 2018 " "Processing ended: Sat May 26 11:23:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527297839177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527297839177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527297839177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527297839177 ""}
