{"vcs1":{"timestamp_begin":1697151569.162661189, "rt":0.82, "ut":0.48, "st":0.26}}
{"vcselab":{"timestamp_begin":1697151570.071731175, "rt":0.75, "ut":0.46, "st":0.11}}
{"link":{"timestamp_begin":1697151570.882842421, "rt":0.70, "ut":0.27, "st":0.43}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1697151568.435888166}
{"VCS_COMP_START_TIME": 1697151568.435888166}
{"VCS_COMP_END_TIME": 1697151572.677767746}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R Lab3.sv"}
{"vcs1": {"peak_mem": 336400}}
{"stitch_vcselab": {"peak_mem": 222568}}
