#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff960505570 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x7ff960517150_0 .var "abit", 0 0;
v0x7ff9605171e0_0 .var "clk", 0 0;
v0x7ff960517270_0 .var "dividend", 31 0;
v0x7ff960517300_0 .var "divisor", 31 0;
v0x7ff9605173b0_0 .net "done", 0 0, v0x7ff960516b20_0;  1 drivers
v0x7ff960517480_0 .var "m", 4 0;
v0x7ff960517530_0 .var "n", 4 0;
v0x7ff9605175e0_0 .net "quotient", 31 0, v0x7ff960516d80_0;  1 drivers
v0x7ff960517690_0 .net/s "rem", 31 0, v0x7ff960516e30_0;  1 drivers
v0x7ff9605177c0_0 .net "total_add_ops", 5 0, v0x7ff960516ee0_0;  1 drivers
v0x7ff960517850_0 .net "total_sub_ops", 5 0, v0x7ff960516f90_0;  1 drivers
E_0x7ff960505f70 .event negedge, v0x7ff960516790_0;
S_0x7ff9605056e0 .scope module, "M" "mod" 2 16, 3 1 0, S_0x7ff960505570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dividend";
    .port_info 2 /INPUT 32 "divisor";
    .port_info 3 /INPUT 5 "m";
    .port_info 4 /INPUT 5 "n";
    .port_info 5 /OUTPUT 32 "quotient";
    .port_info 6 /OUTPUT 6 "total_add_ops";
    .port_info 7 /OUTPUT 6 "total_sub_ops";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /INPUT 1 "abit";
    .port_info 10 /OUTPUT 32 "rem";
v0x7ff960506710_0 .net "abit", 0 0, v0x7ff960517150_0;  1 drivers
v0x7ff960516790_0 .net "clk", 0 0, v0x7ff9605171e0_0;  1 drivers
v0x7ff960516830_0 .var "counter", 5 0;
v0x7ff9605168d0_0 .var/s "div", 31 0;
v0x7ff960516980_0 .net "dividend", 31 0, v0x7ff960517270_0;  1 drivers
v0x7ff960516a70_0 .net "divisor", 31 0, v0x7ff960517300_0;  1 drivers
v0x7ff960516b20_0 .var "done", 0 0;
v0x7ff960516bc0_0 .net "m", 4 0, v0x7ff960517480_0;  1 drivers
v0x7ff960516c70_0 .net "n", 4 0, v0x7ff960517530_0;  1 drivers
v0x7ff960516d80_0 .var "quotient", 31 0;
v0x7ff960516e30_0 .var/s "rem", 31 0;
v0x7ff960516ee0_0 .var "total_add_ops", 5 0;
v0x7ff960516f90_0 .var "total_sub_ops", 5 0;
E_0x7ff960506210 .event posedge, v0x7ff960516790_0;
    .scope S_0x7ff9605056e0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff960516830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff960516b20_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7ff9605056e0;
T_1 ;
    %wait E_0x7ff960506210;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff960516b20_0, 0, 1;
    %load/vec4 v0x7ff960506710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 3 36 "$display", "%g", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff960516d80_0, 0, 32;
    %load/vec4 v0x7ff960516980_0;
    %store/vec4 v0x7ff960516e30_0, 0, 32;
    %load/vec4 v0x7ff960516a70_0;
    %store/vec4 v0x7ff9605168d0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ff960516ee0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ff960516f90_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ff960516830_0, 0, 6;
T_1.0 ;
    %vpi_call 3 44 "$display", "time=%g: dividend = %d, divisor= %d, quotient= %d, reminder= %d |||||| +: %d, -: %d", $time, v0x7ff960516980_0, v0x7ff9605168d0_0, v0x7ff960516d80_0, v0x7ff960516e30_0, v0x7ff960516ee0_0, v0x7ff960516f90_0 {0 0 0};
    %load/vec4 v0x7ff960516830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7ff9605168d0_0;
    %load/vec4 v0x7ff960516bc0_0;
    %load/vec4 v0x7ff960516c70_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff9605168d0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ff960516e30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7ff960516e30_0;
    %load/vec4 v0x7ff9605168d0_0;
    %add;
    %store/vec4 v0x7ff960516e30_0, 0, 32;
    %load/vec4 v0x7ff960516ee0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7ff960516ee0_0, 0, 6;
    %load/vec4 v0x7ff960516d80_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %store/vec4 v0x7ff960516d80_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7ff960516e30_0;
    %load/vec4 v0x7ff9605168d0_0;
    %sub;
    %store/vec4 v0x7ff960516e30_0, 0, 32;
    %load/vec4 v0x7ff960516f90_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7ff960516f90_0, 0, 6;
T_1.5 ;
    %load/vec4 v0x7ff960516d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7ff960516d80_0, 0, 32;
    %load/vec4 v0x7ff9605168d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7ff9605168d0_0, 0, 32;
T_1.3 ;
    %load/vec4 v0x7ff960516830_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7ff960516830_0, 2;
    %load/vec4 v0x7ff960516830_0;
    %pad/u 32;
    %load/vec4 v0x7ff960516bc0_0;
    %pad/u 32;
    %load/vec4 v0x7ff960516c70_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7ff960516e30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0x7ff960516e30_0;
    %load/vec4 v0x7ff960516a70_0;
    %add;
    %store/vec4 v0x7ff960516e30_0, 0, 32;
    %load/vec4 v0x7ff960516d80_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %store/vec4 v0x7ff960516d80_0, 0, 32;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff960516b20_0, 2;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff960505570;
T_2 ;
    %wait E_0x7ff960505f70;
    %load/vec4 v0x7ff9605173b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 19 "$display", "     time=%g: dividend = %d, divisor= %d, quotient= %d, reminder= %d |||||| +: %d, -: %d", $time, v0x7ff960517270_0, v0x7ff960517300_0, v0x7ff9605175e0_0, v0x7ff960517690_0, v0x7ff9605177c0_0, v0x7ff960517850_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff960517150_0, 2;
    %pushi/vec4 153, 0, 32;
    %store/vec4 v0x7ff960517270_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7ff960517300_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff960517480_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff960517530_0, 0, 5;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff960505570;
T_3 ;
    %wait E_0x7ff960505f70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff960517150_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff960505570;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9605171e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9605171e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9605171e0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7ff960505570;
T_5 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff960517150_0, 2;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x7ff960517270_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff960517300_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff960517480_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7ff960517530_0, 0, 5;
    %delay 500, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A11_Q2_top.v";
    "A11_Q2_module.v";
