time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
27,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
27,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
29,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
29,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
31,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
31,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
33,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]",[None]
33,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]",[None]
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]",[None]
33,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']",[None]
34,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],[],"['2', None]",[None]
34,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']",[None]
35,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']",[None]
35,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '1']",[],"[None, None]",[None]
35,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]",[None]
35,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']",[None]
37,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '1']",[None]
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],['2'],"[None, None]",[None]
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['2'],"['1', None]",[None]
37,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', None]",['2']
38,3 added to ready queue,enqueue,3,,['3'],[],"['1', None]",['2']
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",['2']
39,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']",['2']
39,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']",['2']
40,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]",['2']
40,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",['2']
41,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']",['2']
41,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']",['2']
42,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]",['2']
42,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",['2']
43,4 added to ready queue,enqueue,4,,['4'],[],"['1', '3']",['2']
43,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '1']",[],"[None, '3']",['2']
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['1'],[],"['4', '3']",['2']
44,5 added to ready queue,enqueue,5,,"['1', '5']",[],"['4', '3']",['2']
44,6 added to ready queue,enqueue,6,,"['1', '5', '6']",[],"['4', '3']",['2']
44,7 added to ready queue,enqueue,7,,"['1', '5', '6', '7']",[],"['4', '3']",['2']
44,8 added to ready queue,enqueue,8,,"['1', '5', '6', '7', '8']",[],"['4', '3']",['2']
44,9 added to ready queue,enqueue,9,,"['1', '5', '6', '7', '8', '9']",[],"['4', '3']",['2']
44,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '5', '6', '7', '8', '9', '3']",[],"['4', None]",['2']
44,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '6', '7', '8', '9', '3']",[],"['4', '1']",['2']
45,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '6', '7', '8', '9', '3', '4']",[],"[None, '1']",['2']
45,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '7', '8', '9', '3', '4']",[],"['5', '1']",['2']
46,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['6', '7', '8', '9', '3', '4']",['1'],"['5', None]",['2']
46,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '8', '9', '3', '4']",['1'],"['5', '6']",['2']
47,10 added to ready queue,enqueue,10,,"['7', '8', '9', '3', '4', '10']",['1'],"['5', '6']",['2']
47,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '8', '9', '3', '4', '10', '5']",['1'],"[None, '6']",['2']
47,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '9', '3', '4', '10', '5']",['1'],"['7', '6']",['2']
48,11 added to ready queue,enqueue,11,,"['8', '9', '3', '4', '10', '5', '11']",['1'],"['7', '6']",['2']
48,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '9', '3', '4', '10', '5', '11', '6']",['1'],"['7', None]",['2']
48,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '3', '4', '10', '5', '11', '6']",['1'],"['7', '8']",['2']
49,12 added to ready queue,enqueue,12,,"['9', '3', '4', '10', '5', '11', '6', '12']",['1'],"['7', '8']",['2']
49,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '3', '4', '10', '5', '11', '6', '12', '7']",['1'],"[None, '8']",['2']
49,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '4', '10', '5', '11', '6', '12', '7']",['1'],"['9', '8']",['2']
50,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['3', '4', '10', '5', '11', '6', '12', '7']","['1', '9']","[None, '8']",['2']
50,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '4', '10', '5', '11', '6', '12', '7', '8']","['1', '9']","[None, None]",['2']
50,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '10', '5', '11', '6', '12', '7', '8']","['1', '9']","['3', None]",['2']
50,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '5', '11', '6', '12', '7', '8']","['1', '9']","['3', '4']",['2']
51,13 added to ready queue,enqueue,13,,"['10', '5', '11', '6', '12', '7', '8', '13']","['1', '9']","['3', '4']",['2']
52,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['10', '5', '11', '6', '12', '7', '8', '13']","['1', '9', '3']","[None, '4']",['2']
52,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '5', '11', '6', '12', '7', '8', '13', '4']","['1', '9', '3']","[None, None]",['2']
52,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '11', '6', '12', '7', '8', '13', '4']","['1', '9', '3']","['10', None]",['2']
52,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '6', '12', '7', '8', '13', '4']","['1', '9', '3']","['10', '5']",['2']
53,2 finished I/O → ready queue,io_to_ready,2,IO0,"['11', '6', '12', '7', '8', '13', '4', '2']","['1', '9', '3']","['10', '5']",[None]
53,1 dispatched to IO0,dispatch_io,1,IO0,"['11', '6', '12', '7', '8', '13', '4', '2']","['9', '3']","['10', '5']",['1']
54,14 added to ready queue,enqueue,14,,"['11', '6', '12', '7', '8', '13', '4', '2', '14']","['9', '3']","['10', '5']",['1']
54,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '6', '12', '7', '8', '13', '4', '2', '14', '10']","['9', '3']","[None, '5']",['1']
54,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '6', '12', '7', '8', '13', '4', '2', '14', '10', '5']","['9', '3']","[None, None]",['1']
54,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['6', '12', '7', '8', '13', '4', '2', '14', '10', '5']","['9', '3']","['11', None]",['1']
54,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '7', '8', '13', '4', '2', '14', '10', '5']","['9', '3']","['11', '6']",['1']
55,15 added to ready queue,enqueue,15,,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15']","['9', '3']","['11', '6']",['1']
55,16 added to ready queue,enqueue,16,,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16']","['9', '3']","['11', '6']",['1']
56,17 added to ready queue,enqueue,17,,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17']","['9', '3']","['11', '6']",['1']
56,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17']","['9', '3', '11']","[None, '6']",['1']
56,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6']","['9', '3', '11']","[None, None]",['1']
56,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6']","['9', '3', '11']","['12', None]",['1']
56,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6']","['9', '3', '11']","['12', '7']",['1']
58,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6', '12']","['9', '3', '11']","[None, '7']",['1']
58,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7']","['9', '3', '11']","[None, None]",['1']
58,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7']","['9', '3', '11']","['8', None]",['1']
58,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7']","['9', '3', '11']","['8', '13']",['1']
60,18 added to ready queue,enqueue,18,,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18']","['9', '3', '11']","['8', '13']",['1']
60,19 added to ready queue,enqueue,19,,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19']","['9', '3', '11']","['8', '13']",['1']
60,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8']","['9', '3', '11']","[None, '13']",['1']
60,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13']","['9', '3', '11']","[None, None]",['1']
60,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13']","['9', '3', '11']","['4', None]",['1']
60,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13']","['9', '3', '11']","['4', '2']",['1']
61,20 added to ready queue,enqueue,20,,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20']","['9', '3', '11']","['4', '2']",['1']
62,21 added to ready queue,enqueue,21,,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21']","['9', '3', '11']","['4', '2']",['1']
62,22 added to ready queue,enqueue,22,,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22']","['9', '3', '11']","['4', '2']",['1']
62,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4']","['9', '3', '11']","[None, '2']",['1']
62,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2']","['9', '3', '11']","[None, None]",['1']
62,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2']","['9', '3', '11']","['14', None]",['1']
62,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2']","['9', '3', '11']","['14', '10']",['1']
64,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14']","['9', '3', '11']","[None, '10']",['1']
64,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10']","['9', '3', '11']","[None, None]",['1']
64,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10']","['9', '3', '11']","['5', None]",['1']
64,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10']","['9', '3', '11']","['5', '15']",['1']
65,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['16', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5']","['9', '3', '11']","[None, '15']",['1']
65,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5']","['9', '3', '11']","['16', '15']",['1']
66,23 added to ready queue,enqueue,23,,"['17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23']","['9', '3', '11']","['16', '15']",['1']
66,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15']","['9', '3', '11']","['16', None]",['1']
66,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15']","['9', '3', '11']","['16', '17']",['1']
67,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15']","['9', '3', '11', '16']","[None, '17']",['1']
67,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1']","['9', '3', '11', '16']","[None, '17']",[None]
67,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1']","['9', '3', '11', '16']","['6', '17']",[None]
67,9 dispatched to IO0,dispatch_io,9,IO0,"['12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1']","['3', '11', '16']","['6', '17']",['9']
68,24 added to ready queue,enqueue,24,,"['12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24']","['3', '11', '16']","['6', '17']",['9']
68,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17']","['3', '11', '16']","['6', None]",['9']
68,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17']","['3', '11', '16']","['6', '12']",['9']
69,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6']","['3', '11', '16']","[None, '12']",['9']
69,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['7', '18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12']","['3', '11', '16']","[None, None]",['9']
69,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12']","['3', '11', '16']","['7', None]",['9']
69,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12']","['3', '11', '16']","['7', '18']",['9']
71,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7']","['3', '11', '16']","[None, '18']",['9']
71,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18']","['3', '11', '16']","[None, None]",['9']
71,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18']","['3', '11', '16']","['19', None]",['9']
71,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18']","['3', '11', '16']","['19', '8']",['9']
73,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19']","['3', '11', '16']","[None, '8']",['9']
73,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8']","['3', '11', '16']","[None, None]",['9']
73,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8']","['3', '11', '16']","['13', None]",['9']
73,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8']","['3', '11', '16']","['13', '20']",['9']
75,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13']","['3', '11', '16']","[None, '20']",['9']
75,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20']","['3', '11', '16']","[None, None]",['9']
75,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20']","['3', '11', '16']","['21', None]",['9']
75,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20']","['3', '11', '16']","['21', '22']",['9']
77,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21']","['3', '11', '16']","[None, '22']",['9']
77,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['4', '2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22']","['3', '11', '16']","[None, None]",['9']
77,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22']","['3', '11', '16']","['4', None]",['9']
77,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22']","['3', '11', '16']","['4', '2']",['9']
78,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['14', '10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22']","['3', '11', '16', '4']","[None, '2']",['9']
78,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22']","['3', '11', '16', '4']","['14', '2']",['9']
79,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2']","['3', '11', '16', '4']","['14', None]",['9']
79,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2']","['3', '11', '16', '4']","['14', '10']",['9']
80,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14']","['3', '11', '16', '4']","[None, '10']",['9']
80,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14']","['3', '11', '16', '4']","['5', '10']",['9']
81,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10']","['3', '11', '16', '4']","['5', None]",['9']
81,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10']","['3', '11', '16', '4']","['5', '23']",['9']
82,25 added to ready queue,enqueue,25,,"['15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25']","['3', '11', '16', '4']","['5', '23']",['9']
82,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5']","['3', '11', '16', '4']","[None, '23']",['9']
82,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5']","['3', '11', '16', '4']","['15', '23']",['9']
83,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['1', '24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23']","['3', '11', '16', '4']","['15', None]",['9']
83,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23']","['3', '11', '16', '4']","['15', '1']",['9']
84,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15']","['3', '11', '16', '4']","[None, '1']",['9']
84,9 finished I/O → ready queue,io_to_ready,9,IO0,"['24', '17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9']","['3', '11', '16', '4']","[None, '1']",[None]
84,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9']","['3', '11', '16', '4']","['24', '1']",[None]
84,3 dispatched to IO0,dispatch_io,3,IO0,"['17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9']","['11', '16', '4']","['24', '1']",['3']
85,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['17', '6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1']","['11', '16', '4']","['24', None]",['3']
85,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1']","['11', '16', '4']","['24', '17']",['3']
86,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['6', '12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24']","['11', '16', '4']","[None, '17']",['3']
86,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24']","['11', '16', '4']","['6', '17']",['3']
87,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['12', '7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24']","['11', '16', '4', '17']","['6', None]",['3']
87,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24']","['11', '16', '4', '17']","['6', '12']",['3']
88,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6']","['11', '16', '4', '17']","[None, '12']",['3']
88,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6']","['11', '16', '4', '17']","['7', '12']",['3']
89,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12']","['11', '16', '4', '17']","['7', None]",['3']
89,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12']","['11', '16', '4', '17']","['7', '18']",['3']
90,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['19', '8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12']","['11', '16', '4', '17', '7']","[None, '18']",['3']
90,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12']","['11', '16', '4', '17', '7']","['19', '18']",['3']
91,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18']","['11', '16', '4', '17', '7']","['19', None]",['3']
91,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18']","['11', '16', '4', '17', '7']","['19', '8']",['3']
92,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['13', '20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19']","['11', '16', '4', '17', '7']","[None, '8']",['3']
92,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19']","['11', '16', '4', '17', '7']","['13', '8']",['3']
93,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['20', '21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8']","['11', '16', '4', '17', '7']","['13', None]",['3']
93,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8']","['11', '16', '4', '17', '7']","['13', '20']",['3']
94,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13']","['11', '16', '4', '17', '7']","[None, '20']",['3']
94,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13']","['11', '16', '4', '17', '7']","['21', '20']",['3']
95,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20']","['11', '16', '4', '17', '7']","['21', None]",['3']
95,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20']","['11', '16', '4', '17', '7']","['21', '22']",['3']
96,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['2', '14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21']","['11', '16', '4', '17', '7']","[None, '22']",['3']
96,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21']","['11', '16', '4', '17', '7']","['2', '22']",['3']
97,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22']","['11', '16', '4', '17', '7']","['2', None]",['3']
97,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22']","['11', '16', '4', '17', '7']","['2', '14']",['3']
98,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['10', '25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22']","['11', '16', '4', '17', '7', '2']","[None, '14']",['3']
98,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22']","['11', '16', '4', '17', '7', '2']","['10', '14']",['3']
99,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['25', '5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14']","['11', '16', '4', '17', '7', '2']","['10', None]",['3']
99,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14']","['11', '16', '4', '17', '7', '2']","['10', '25']",['3']
100,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['5', '23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14']","['11', '16', '4', '17', '7', '2', '10']","[None, '25']",['3']
100,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14']","['11', '16', '4', '17', '7', '2', '10']","['5', '25']",['3']
101,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25']","['11', '16', '4', '17', '7', '2', '10']","['5', None]",['3']
101,3 finished I/O → ready queue,io_to_ready,3,IO0,"['23', '15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3']","['11', '16', '4', '17', '7', '2', '10']","['5', None]",[None]
101,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3']","['11', '16', '4', '17', '7', '2', '10']","['5', '23']",[None]
101,11 dispatched to IO0,dispatch_io,11,IO0,"['15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3']","['16', '4', '17', '7', '2', '10']","['5', '23']",['11']
102,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5']","['16', '4', '17', '7', '2', '10']","[None, '23']",['11']
102,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5']","['16', '4', '17', '7', '2', '10']","['15', '23']",['11']
103,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['9', '1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23']","['16', '4', '17', '7', '2', '10']","['15', None]",['11']
103,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23']","['16', '4', '17', '7', '2', '10']","['15', '9']",['11']
104,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15']","['16', '4', '17', '7', '2', '10']","[None, '9']",['11']
104,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15']","['16', '4', '17', '7', '2', '10']","['1', '9']",['11']
105,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9']","['16', '4', '17', '7', '2', '10']","['1', None]",['11']
105,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9']","['16', '4', '17', '7', '2', '10']","['1', '24']",['11']
106,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1']","['16', '4', '17', '7', '2', '10']","[None, '24']",['11']
106,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1']","['16', '4', '17', '7', '2', '10']","['6', '24']",['11']
107,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24']","['16', '4', '17', '7', '2', '10']","['6', None]",['11']
107,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24']","['16', '4', '17', '7', '2', '10']","['6', '12']",['11']
108,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['18', '19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6']","['16', '4', '17', '7', '2', '10']","[None, '12']",['11']
108,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6']","['16', '4', '17', '7', '2', '10']","['18', '12']",['11']
109,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12']","['16', '4', '17', '7', '2', '10']","['18', None]",['11']
109,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12']","['16', '4', '17', '7', '2', '10']","['18', '19']",['11']
110,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18']","['16', '4', '17', '7', '2', '10']","[None, '19']",['11']
110,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18']","['16', '4', '17', '7', '2', '10']","['8', '19']",['11']
111,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8']","['16', '4', '17', '7', '2', '10']","[None, '19']",['11']
111,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
111,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19']","['16', '4', '17', '7', '2', '10']","['13', None]",['11']
111,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19']","['16', '4', '17', '7', '2', '10']","['13', '20']",['11']
113,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13']","['16', '4', '17', '7', '2', '10']","[None, '20']",['11']
113,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
113,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20']","['16', '4', '17', '7', '2', '10']","['21', None]",['11']
113,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20']","['16', '4', '17', '7', '2', '10']","['21', '22']",['11']
115,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21']","['16', '4', '17', '7', '2', '10']","[None, '22']",['11']
115,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
115,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22']","['16', '4', '17', '7', '2', '10']","['14', None]",['11']
115,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22']","['16', '4', '17', '7', '2', '10']","['14', '25']",['11']
117,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14']","['16', '4', '17', '7', '2', '10']","[None, '25']",['11']
117,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['3', '5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
117,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25']","['16', '4', '17', '7', '2', '10']","['3', None]",['11']
117,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25']","['16', '4', '17', '7', '2', '10']","['3', '5']",['11']
119,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3']","['16', '4', '17', '7', '2', '10']","[None, '5']",['11']
119,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['23', '15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
119,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5']","['16', '4', '17', '7', '2', '10']","['23', None]",['11']
119,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5']","['16', '4', '17', '7', '2', '10']","['23', '15']",['11']
121,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23']","['16', '4', '17', '7', '2', '10']","[None, '15']",['11']
121,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
121,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15']","['16', '4', '17', '7', '2', '10']","['9', None]",['11']
121,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15']","['16', '4', '17', '7', '2', '10']","['9', '1']",['11']
123,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9']","['16', '4', '17', '7', '2', '10']","[None, '1']",['11']
123,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['24', '6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
123,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1']","['16', '4', '17', '7', '2', '10']","['24', None]",['11']
123,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1']","['16', '4', '17', '7', '2', '10']","['24', '6']",['11']
125,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24']","['16', '4', '17', '7', '2', '10']","[None, '6']",['11']
125,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['12', '18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6']","['16', '4', '17', '7', '2', '10']","[None, None]",['11']
125,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6']","['16', '4', '17', '7', '2', '10']","['12', None]",['11']
125,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6']","['16', '4', '17', '7', '2', '10']","['12', '18']",['11']
126,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['8', '19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6']","['16', '4', '17', '7', '2', '10', '12']","[None, '18']",['11']
126,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6']","['16', '4', '17', '7', '2', '10', '12']","['8', '18']",['11']
127,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18']","['16', '4', '17', '7', '2', '10', '12']","['8', None]",['11']
127,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18']","['16', '4', '17', '7', '2', '10', '12']","['8', '19']",['11']
128,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8']","['16', '4', '17', '7', '2', '10', '12']","[None, '19']",['11']
128,11 finished I/O → ready queue,io_to_ready,11,IO0,"['13', '20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11']","['16', '4', '17', '7', '2', '10', '12']","[None, '19']",[None]
128,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11']","['16', '4', '17', '7', '2', '10', '12']","['13', '19']",[None]
128,16 dispatched to IO0,dispatch_io,16,IO0,"['20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11']","['4', '17', '7', '2', '10', '12']","['13', '19']",['16']
129,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19']","['4', '17', '7', '2', '10', '12']","['13', None]",['16']
129,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19']","['4', '17', '7', '2', '10', '12']","['13', '20']",['16']
130,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13']","['4', '17', '7', '2', '10', '12']","[None, '20']",['16']
130,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13']","['4', '17', '7', '2', '10', '12']","['21', '20']",['16']
131,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13']","['4', '17', '7', '2', '10', '12', '21']","[None, '20']",['16']
131,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20']","['4', '17', '7', '2', '10', '12', '21']","[None, None]",['16']
131,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['14', '25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20']","['4', '17', '7', '2', '10', '12', '21']","['22', None]",['16']
131,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20']","['4', '17', '7', '2', '10', '12', '21']","['22', '14']",['16']
133,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22']","['4', '17', '7', '2', '10', '12', '21']","[None, '14']",['16']
133,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['25', '3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14']","['4', '17', '7', '2', '10', '12', '21']","[None, None]",['16']
133,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14']","['4', '17', '7', '2', '10', '12', '21']","['25', None]",['16']
133,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14']","['4', '17', '7', '2', '10', '12', '21']","['25', '3']",['16']
134,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['5', '23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14']","['4', '17', '7', '2', '10', '12', '21', '3']","['25', None]",['16']
134,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14']","['4', '17', '7', '2', '10', '12', '21', '3']","['25', '5']",['16']
135,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['23', '15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25']","['4', '17', '7', '2', '10', '12', '21', '3']","[None, '5']",['16']
135,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25']","['4', '17', '7', '2', '10', '12', '21', '3']","['23', '5']",['16']
136,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['15', '9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5']","['4', '17', '7', '2', '10', '12', '21', '3']","['23', None]",['16']
136,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5']","['4', '17', '7', '2', '10', '12', '21', '3']","['23', '15']",['16']
137,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['9', '1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23']","['4', '17', '7', '2', '10', '12', '21', '3']","[None, '15']",['16']
137,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23']","['4', '17', '7', '2', '10', '12', '21', '3']","['9', '15']",['16']
138,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15']","['4', '17', '7', '2', '10', '12', '21', '3']","['9', None]",['16']
138,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15']","['4', '17', '7', '2', '10', '12', '21', '3']","['9', '1']",['16']
139,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['24', '6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9']","['4', '17', '7', '2', '10', '12', '21', '3']","[None, '1']",['16']
139,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9']","['4', '17', '7', '2', '10', '12', '21', '3']","['24', '1']",['16']
140,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['6', '18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9']","['4', '17', '7', '2', '10', '12', '21', '3', '1']","['24', None]",['16']
140,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9']","['4', '17', '7', '2', '10', '12', '21', '3', '1']","['24', '6']",['16']
141,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24']","['4', '17', '7', '2', '10', '12', '21', '3', '1']","[None, '6']",['16']
141,16 finished I/O → ready queue,io_to_ready,16,IO0,"['18', '8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16']","['4', '17', '7', '2', '10', '12', '21', '3', '1']","[None, '6']",[None]
141,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16']","['4', '17', '7', '2', '10', '12', '21', '3', '1']","['18', '6']",[None]
141,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16']","['17', '7', '2', '10', '12', '21', '3', '1']","['18', '6']",['4']
142,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6']","['17', '7', '2', '10', '12', '21', '3', '1']","['18', None]",['4']
142,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6']","['17', '7', '2', '10', '12', '21', '3', '1']","['18', '8']",['4']
143,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['11', '19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18']","['17', '7', '2', '10', '12', '21', '3', '1']","[None, '8']",['4']
143,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18']","['17', '7', '2', '10', '12', '21', '3', '1']","['11', '8']",['4']
144,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['19', '13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8']","['17', '7', '2', '10', '12', '21', '3', '1']","['11', None]",['4']
144,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8']","['17', '7', '2', '10', '12', '21', '3', '1']","['11', '19']",['4']
145,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11']","['17', '7', '2', '10', '12', '21', '3', '1']","[None, '19']",['4']
145,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11']","['17', '7', '2', '10', '12', '21', '3', '1']","['13', '19']",['4']
146,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19']","['17', '7', '2', '10', '12', '21', '3', '1']","['13', None]",['4']
146,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19']","['17', '7', '2', '10', '12', '21', '3', '1']","['13', '20']",['4']
147,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['22', '14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13']","['17', '7', '2', '10', '12', '21', '3', '1']","[None, '20']",['4']
147,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13']","['17', '7', '2', '10', '12', '21', '3', '1']","['22', '20']",['4']
148,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['14', '25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20']","['17', '7', '2', '10', '12', '21', '3', '1']","['22', None]",['4']
148,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20']","['17', '7', '2', '10', '12', '21', '3', '1']","['22', '14']",['4']
149,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1']","[None, '14']",['4']
149,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['25', '5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14']","[None, None]",['4']
149,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['5', '23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14']","['25', None]",['4']
149,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14']","['25', '5']",['4']
150,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['23', '15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14', '5']","['25', None]",['4']
150,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14', '5']","['25', '23']",['4']
151,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14', '5', '25']","[None, '23']",['4']
151,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['15', '9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, None]",['4']
151,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['15', None]",['4']
151,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '16', '6', '18', '8', '11', '19', '13', '20', '22']","['17', '7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['15', '9']",['4']
152,4 finished I/O → ready queue,io_to_ready,4,IO0,"['24', '16', '6', '18', '8', '11', '19', '13', '20', '22', '4']","['17', '7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['15', '9']",[None]
152,17 dispatched to IO0,dispatch_io,17,IO0,"['24', '16', '6', '18', '8', '11', '19', '13', '20', '22', '4']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['15', '9']",['17']
153,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '16', '6', '18', '8', '11', '19', '13', '20', '22', '4', '15']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, '9']",['17']
153,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '16', '6', '18', '8', '11', '19', '13', '20', '22', '4', '15', '9']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, None]",['17']
153,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '6', '18', '8', '11', '19', '13', '20', '22', '4', '15', '9']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['24', None]",['17']
153,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '18', '8', '11', '19', '13', '20', '22', '4', '15', '9']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['24', '16']",['17']
155,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['6', '18', '8', '11', '19', '13', '20', '22', '4', '15', '9', '24']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, '16']",['17']
155,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['6', '18', '8', '11', '19', '13', '20', '22', '4', '15', '9', '24', '16']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, None]",['17']
155,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '8', '11', '19', '13', '20', '22', '4', '15', '9', '24', '16']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['6', None]",['17']
155,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '11', '19', '13', '20', '22', '4', '15', '9', '24', '16']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['6', '18']",['17']
156,17 finished I/O → ready queue,io_to_ready,17,IO0,"['8', '11', '19', '13', '20', '22', '4', '15', '9', '24', '16', '17']","['7', '2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['6', '18']",[None]
156,7 dispatched to IO0,dispatch_io,7,IO0,"['8', '11', '19', '13', '20', '22', '4', '15', '9', '24', '16', '17']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['6', '18']",['7']
157,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '11', '19', '13', '20', '22', '4', '15', '9', '24', '16', '17', '6']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, '18']",['7']
157,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['8', '11', '19', '13', '20', '22', '4', '15', '9', '24', '16', '17', '6', '18']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, None]",['7']
157,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '19', '13', '20', '22', '4', '15', '9', '24', '16', '17', '6', '18']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['8', None]",['7']
157,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['19', '13', '20', '22', '4', '15', '9', '24', '16', '17', '6', '18']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['8', '11']",['7']
158,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['19', '13', '20', '22', '4', '15', '9', '24', '16', '17', '6', '18', '8']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, '11']",['7']
158,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '20', '22', '4', '15', '9', '24', '16', '17', '6', '18', '8']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['19', '11']",['7']
159,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['13', '20', '22', '4', '15', '9', '24', '16', '17', '6', '18', '8', '19']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, '11']",['7']
159,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['13', '20', '22', '4', '15', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","[None, None]",['7']
159,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '22', '4', '15', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['13', None]",['7']
159,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '4', '15', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23']","['13', '20']",['7']
160,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['22', '4', '15', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '20']",['7']
160,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['4', '15', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['22', '20']",['7']
161,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '15', '9', '24', '16', '17', '6', '18', '8', '19', '11', '20']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['22', None]",['7']
161,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '9', '24', '16', '17', '6', '18', '8', '19', '11', '20']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['22', '4']",['7']
162,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['15', '9', '24', '16', '17', '6', '18', '8', '19', '11', '20', '22']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '4']",['7']
162,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '24', '16', '17', '6', '18', '8', '19', '11', '20', '22']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['15', '4']",['7']
163,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['9', '24', '16', '17', '6', '18', '8', '19', '11', '20', '22', '15']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '4']",['7']
163,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '24', '16', '17', '6', '18', '8', '19', '11', '20', '22', '15', '4']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, None]",['7']
163,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['24', '16', '17', '6', '18', '8', '19', '11', '20', '22', '15', '4']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['9', None]",['7']
163,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '17', '6', '18', '8', '19', '11', '20', '22', '15', '4']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['9', '24']",['7']
165,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '17', '6', '18', '8', '19', '11', '20', '22', '15', '4', '9']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '24']",['7']
165,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '17', '6', '18', '8', '19', '11', '20', '22', '15', '4', '9', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, None]",['7']
165,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '6', '18', '8', '19', '11', '20', '22', '15', '4', '9', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['16', None]",['7']
165,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '18', '8', '19', '11', '20', '22', '15', '4', '9', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['16', '17']",['7']
167,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['6', '18', '8', '19', '11', '20', '22', '15', '4', '9', '24', '16']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '17']",['7']
167,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['6', '18', '8', '19', '11', '20', '22', '15', '4', '9', '24', '16', '17']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, None]",['7']
167,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '8', '19', '11', '20', '22', '15', '4', '9', '24', '16', '17']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['6', None]",['7']
167,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '19', '11', '20', '22', '15', '4', '9', '24', '16', '17']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['6', '18']",['7']
169,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '19', '11', '20', '22', '15', '4', '9', '24', '16', '17', '6']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '18']",['7']
169,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '19', '11', '20', '22', '15', '4', '9', '24', '16', '17', '6', '18']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, None]",['7']
169,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['19', '11', '20', '22', '15', '4', '9', '24', '16', '17', '6', '18']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['8', None]",['7']
169,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '20', '22', '15', '4', '9', '24', '16', '17', '6', '18']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['8', '19']",['7']
171,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['11', '20', '22', '15', '4', '9', '24', '16', '17', '6', '18', '8']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '19']",['7']
171,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '20', '22', '15', '4', '9', '24', '16', '17', '6', '18', '8', '19']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, None]",['7']
171,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '22', '15', '4', '9', '24', '16', '17', '6', '18', '8', '19']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['11', None]",['7']
171,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '15', '4', '9', '24', '16', '17', '6', '18', '8', '19']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","['11', '20']",['7']
173,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['22', '15', '4', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13']","[None, '20']",['7']
173,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['22', '15', '4', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","[None, None]",['7']
173,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '4', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","['22', None]",['7']
173,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '9', '24', '16', '17', '6', '18', '8', '19', '11']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","['22', '15']",['7']
174,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['4', '9', '24', '16', '17', '6', '18', '8', '19', '11', '22']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","[None, '15']",['7']
174,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '24', '16', '17', '6', '18', '8', '19', '11', '22']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","['4', '15']",['7']
175,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '24', '16', '17', '6', '18', '8', '19', '11', '22', '15']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","['4', None]",['7']
175,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '16', '17', '6', '18', '8', '19', '11', '22', '15']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","['4', '9']",['7']
176,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['24', '16', '17', '6', '18', '8', '19', '11', '22', '15', '4']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","[None, '9']",['7']
176,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '17', '6', '18', '8', '19', '11', '22', '15', '4']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20']","['24', '9']",['7']
177,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['16', '17', '6', '18', '8', '19', '11', '22', '15', '4']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9']","['24', None]",['7']
177,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '6', '18', '8', '19', '11', '22', '15', '4']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9']","['24', '16']",['7']
178,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '6', '18', '8', '19', '11', '22', '15', '4', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9']","[None, '16']",['7']
178,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['17', '6', '18', '8', '19', '11', '22', '15', '4', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16']","[None, None]",['7']
178,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '18', '8', '19', '11', '22', '15', '4', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16']","['17', None]",['7']
178,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '8', '19', '11', '22', '15', '4', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16']","['17', '6']",['7']
180,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['18', '8', '19', '11', '22', '15', '4', '24']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '6']",['7']
180,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '8', '19', '11', '22', '15', '4', '24', '6']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, None]",['7']
180,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '19', '11', '22', '15', '4', '24', '6']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['18', None]",['7']
180,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '11', '22', '15', '4', '24', '6']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['18', '8']",['7']
182,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '11', '22', '15', '4', '24', '6', '18']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '8']",['7']
182,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['19', '11', '22', '15', '4', '24', '6', '18', '8']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, None]",['7']
182,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '22', '15', '4', '24', '6', '18', '8']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', None]",['7']
182,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '15', '4', '24', '6', '18', '8']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', '11']",['7']
183,7 finished I/O → ready queue,io_to_ready,7,IO0,"['22', '15', '4', '24', '6', '18', '8', '7']","['2', '10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', '11']",[None]
183,2 dispatched to IO0,dispatch_io,2,IO0,"['22', '15', '4', '24', '6', '18', '8', '7']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', '11']",['2']
184,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['22', '15', '4', '24', '6', '18', '8', '7', '19']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '11']",['2']
184,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '15', '4', '24', '6', '18', '8', '7', '19', '11']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, None]",['2']
184,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '4', '24', '6', '18', '8', '7', '19', '11']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['22', None]",['2']
184,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '24', '6', '18', '8', '7', '19', '11']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['22', '15']",['2']
186,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['4', '24', '6', '18', '8', '7', '19', '11', '22']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '15']",['2']
186,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['4', '24', '6', '18', '8', '7', '19', '11', '22', '15']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, None]",['2']
186,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['24', '6', '18', '8', '7', '19', '11', '22', '15']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['4', None]",['2']
186,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '18', '8', '7', '19', '11', '22', '15']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['4', '24']",['2']
187,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '18', '8', '7', '19', '11', '22', '15', '4']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '24']",['2']
187,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '8', '7', '19', '11', '22', '15', '4']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['6', '24']",['2']
188,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['18', '8', '7', '19', '11', '22', '15', '4', '24']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['6', None]",['2']
188,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '7', '19', '11', '22', '15', '4', '24']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['6', '18']",['2']
189,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '7', '19', '11', '22', '15', '4', '24', '6']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '18']",['2']
189,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '19', '11', '22', '15', '4', '24', '6']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['8', '18']",['2']
190,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '19', '11', '22', '15', '4', '24', '6', '18']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['8', None]",['2']
190,2 finished I/O → ready queue,io_to_ready,2,IO0,"['7', '19', '11', '22', '15', '4', '24', '6', '18', '2']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['8', None]",[None]
190,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '11', '22', '15', '4', '24', '6', '18', '2']","['10', '12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['8', '7']",[None]
190,10 dispatched to IO0,dispatch_io,10,IO0,"['19', '11', '22', '15', '4', '24', '6', '18', '2']","['12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['8', '7']",['10']
191,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['19', '11', '22', '15', '4', '24', '6', '18', '2', '8']","['12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '7']",['10']
191,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '22', '15', '4', '24', '6', '18', '2', '8']","['12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', '7']",['10']
192,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['11', '22', '15', '4', '24', '6', '18', '2', '8', '7']","['12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', None]",['10']
192,10 finished I/O → ready queue,io_to_ready,10,IO0,"['11', '22', '15', '4', '24', '6', '18', '2', '8', '7', '10']","['12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', None]",[None]
192,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '15', '4', '24', '6', '18', '2', '8', '7', '10']","['12', '21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', '11']",[None]
192,12 dispatched to IO0,dispatch_io,12,IO0,"['22', '15', '4', '24', '6', '18', '2', '8', '7', '10']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['19', '11']",['12']
193,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['22', '15', '4', '24', '6', '18', '2', '8', '7', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","[None, '11']",['12']
193,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '4', '24', '6', '18', '2', '8', '7', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17']","['22', '11']",['12']
194,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['15', '4', '24', '6', '18', '2', '8', '7', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22']","[None, '11']",['12']
194,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['15', '4', '24', '6', '18', '2', '8', '7', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22']","[None, None]",['12']
194,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['4', '24', '6', '18', '2', '8', '7', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22']","['15', None]",['12']
194,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['24', '6', '18', '2', '8', '7', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22']","['15', '4']",['12']
196,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['24', '6', '18', '2', '8', '7', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15']","[None, '4']",['12']
196,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['24', '6', '18', '2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15']","[None, None]",['12']
196,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '18', '2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15']","['24', None]",['12']
196,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15']","['24', '6']",['12']
197,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['18', '2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24']","[None, '6']",['12']
197,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['18', '2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, None]",['12']
197,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['18', None]",['12']
197,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['18', '2']",['12']
199,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '7', '10', '19', '11', '4', '18']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, '2']",['12']
199,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '7', '10', '19', '11', '4', '18', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, None]",['12']
199,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '10', '19', '11', '4', '18', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['8', None]",['12']
199,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '19', '11', '4', '18', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['8', '7']",['12']
201,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '19', '11', '4', '18', '2', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, '7']",['12']
201,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '19', '11', '4', '18', '2', '8', '7']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, None]",['12']
201,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '11', '4', '18', '2', '8', '7']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['10', None]",['12']
201,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '4', '18', '2', '8', '7']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['10', '19']",['12']
203,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '4', '18', '2', '8', '7', '10']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, '19']",['12']
203,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '4', '18', '2', '8', '7', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, None]",['12']
203,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '18', '2', '8', '7', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['11', None]",['12']
203,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '2', '8', '7', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['11', '4']",['12']
205,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '2', '8', '7', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, '4']",['12']
205,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['18', '2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","[None, None]",['12']
205,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['18', None]",['12']
205,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6']","['18', '2']",['12']
206,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['8', '7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18']","[None, '2']",['12']
206,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '10', '19', '11', '4']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18']","['8', '2']",['12']
207,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '10', '19', '11', '4', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18']","['8', None]",['12']
207,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '19', '11', '4', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18']","['8', '7']",['12']
208,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '19', '11', '4', '2', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18']","[None, '7']",['12']
208,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['10', '19', '11', '4', '2', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","[None, None]",['12']
208,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '11', '4', '2', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","['10', None]",['12']
208,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '4', '2', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","['10', '19']",['12']
209,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['11', '4', '2', '8', '10']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","[None, '19']",['12']
209,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '2', '8', '10']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","['11', '19']",['12']
210,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['4', '2', '8', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","['11', None]",['12']
210,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '8', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","['11', '4']",['12']
211,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['2', '8', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7']","[None, '4']",['12']
211,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['2', '8', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, None]",['12']
211,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', None]",['12']
211,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', '8']",['12']
212,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['10', '19', '11', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', None]",['12']
212,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '11', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', '10']",['12']
213,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '11', '8', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '10']",['12']
213,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '8', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['19', '10']",['12']
214,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '8', '2', '10']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['19', None]",['12']
214,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['8', '2', '10']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['19', '11']",['12']
215,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['8', '2', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '11']",['12']
215,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '10', '19']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['8', '11']",['12']
216,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['2', '10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['8', None]",['12']
216,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '19', '11']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['8', '2']",['12']
217,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '19', '11', '8']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '2']",['12']
217,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['10', '19', '11', '8', '2']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, None]",['12']
217,12 finished I/O → ready queue,io_to_ready,12,IO0,"['10', '19', '11', '8', '2', '12']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, None]",[None]
217,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '11', '8', '2', '12']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['10', None]",[None]
217,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '8', '2', '12']","['21', '3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['10', '19']",[None]
217,21 dispatched to IO0,dispatch_io,21,IO0,"['11', '8', '2', '12']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['10', '19']",['21']
218,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['11', '8', '2', '12', '10']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '19']",['21']
218,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '2', '12', '10']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['11', '19']",['21']
219,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['8', '2', '12', '10', '19']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['11', None]",['21']
219,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '12', '10', '19']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['11', '8']",['21']
220,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['2', '12', '10', '19', '11']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '8']",['21']
220,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '10', '19', '11']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', '8']",['21']
221,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '10', '19', '11', '8']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', None]",['21']
221,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '19', '11', '8']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', '12']",['21']
222,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '19', '11', '8', '2']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '12']",['21']
222,21 finished I/O → ready queue,io_to_ready,21,IO0,"['10', '19', '11', '8', '2', '21']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '12']",[None]
222,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '11', '8', '2', '21']","['3', '1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['10', '12']",[None]
222,3 dispatched to IO0,dispatch_io,3,IO0,"['19', '11', '8', '2', '21']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['10', '12']",['3']
223,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '11', '8', '2', '21', '12']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['10', None]",['3']
223,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '8', '2', '21', '12']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['10', '19']",['3']
224,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '8', '2', '21', '12', '10']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '19']",['3']
224,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['11', '8', '2', '21', '12', '10', '19']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, None]",['3']
224,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '2', '21', '12', '10', '19']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['11', None]",['3']
224,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '21', '12', '10', '19']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['11', '8']",['3']
226,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['2', '21', '12', '10', '19', '11']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, '8']",['3']
226,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '21', '12', '10', '19', '11', '8']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","[None, None]",['3']
226,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['21', '12', '10', '19', '11', '8']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', None]",['3']
226,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '10', '19', '11', '8']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4']","['2', '21']",['3']
227,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['12', '10', '19', '11', '8']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","['2', None]",['3']
227,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '19', '11', '8']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","['2', '12']",['3']
228,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '19', '11', '8', '2']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","[None, '12']",['3']
228,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '11', '8', '2']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","['10', '12']",['3']
229,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['19', '11', '8', '2', '10']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","[None, '12']",['3']
229,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '11', '8', '2', '10', '12']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","[None, None]",['3']
229,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '8', '2', '10', '12']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","['19', None]",['3']
229,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['8', '2', '10', '12']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","['19', '11']",['3']
231,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['8', '2', '10', '12', '19']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","[None, '11']",['3']
231,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['8', '2', '10', '12', '19', '11']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","[None, None]",['3']
231,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '10', '12', '19', '11']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","['8', None]",['3']
231,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '12', '19', '11']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21']","['8', '2']",['3']
232,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['10', '12', '19', '11']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8']","[None, '2']",['3']
232,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['10', '12', '19', '11', '2']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8']","[None, None]",['3']
232,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '19', '11', '2']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8']","['10', None]",['3']
232,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '11', '2']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8']","['10', '12']",['3']
233,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['19', '11', '2']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","['10', None]",['3']
233,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '2']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","['10', '19']",['3']
234,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '2', '10']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","[None, '19']",['3']
234,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '10']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","['11', '19']",['3']
235,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['2', '10', '11']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","[None, '19']",['3']
235,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['2', '10', '11', '19']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","[None, None]",['3']
235,3 finished I/O → ready queue,io_to_ready,3,IO0,"['2', '10', '11', '19', '3']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","[None, None]",[None]
235,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '11', '19', '3']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","['2', None]",[None]
235,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '19', '3']","['1', '14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","['2', '10']",[None]
235,1 dispatched to IO0,dispatch_io,1,IO0,"['11', '19', '3']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12']","['2', '10']",['1']
236,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['11', '19', '3']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10']","['2', None]",['1']
236,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['19', '3']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10']","['2', '11']",['1']
237,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '3', '2']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10']","[None, '11']",['1']
237,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['3', '2']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10']","['19', '11']",['1']
238,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['3', '2', '11']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10']","['19', None]",['1']
238,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '11']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10']","['19', '3']",['1']
239,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['2', '11']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '3']",['1']
239,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['11'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['2', '3']",['1']
240,2 finished all bursts,finished,2,CPU0,['11'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '3']",['1']
240,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['11', '3']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['1']
240,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['3'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', None]",['1']
240,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', '3']",['1']
242,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '3']",['1']
242,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['11', '3']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['1']
242,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['3'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', None]",['1']
242,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', '3']",['1']
244,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '3']",['1']
244,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['11', '3']","['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['1']
244,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['3'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', None]",['1']
244,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', '3']",['1']
245,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['14', '5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', '3']",[None]
245,14 dispatched to IO0,dispatch_io,14,IO0,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['11', '3']",['14']
246,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '11']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '3']",['14']
246,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '11', '3']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
246,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['11', '3']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['1', None]",['14']
246,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['1', '11']",['14']
248,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '11']",['14']
248,11 finished all bursts,finished,11,CPU1,"['3', '1']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
248,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
248,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
250,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '1']",['14']
250,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '1']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
250,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
250,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
252,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '1']",['14']
252,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '1']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
252,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
252,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
253,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '1']",['14']
253,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
254,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
254,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
255,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '1']",['14']
255,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '1']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
255,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
255,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
257,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '1']",['14']
257,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '1']","['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
257,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
257,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
258,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
258,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
259,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '1']",['14']
259,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
260,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
260,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
261,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '1']",['14']
261,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '1']",['14']
262,1 finished all bursts,finished,1,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
263,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
263,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
265,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
265,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
267,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['14']
267,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['14']
268,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",[None]
268,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['5', '25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '14']",[None]
268,5 dispatched to IO0,dispatch_io,5,IO0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '14']",['5']
269,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '14']",['5']
269,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '14']",['5']
270,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '14']",['5']
270,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['3', '14']","['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['5']
270,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['14'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['5']
270,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '14']",['5']
272,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '14']",['5']
272,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['3', '14']","['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, None]",['5']
272,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['14'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', None]",['5']
272,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","['3', '14']",['5']
274,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19']","[None, '14']",['5']
274,14 finished CPU → wait queue,cpu_to_io,14,CPU1,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['5']
274,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['3', None]",['5']
276,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['5']
276,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['3', None]",['5']
278,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['5']
278,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['3', None]",['5']
280,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['5']
280,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['3', None]",['5']
282,3 finished all bursts,finished,3,CPU0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['5']
286,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",[None]
286,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['25', '23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",[None]
286,25 dispatched to IO0,dispatch_io,25,IO0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
288,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
288,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
290,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
290,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
291,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
291,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
293,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
293,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
295,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
295,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
297,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
297,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
299,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
299,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
300,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
300,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['25']
302,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['25']
302,25 finished I/O → ready queue,io_to_ready,25,IO0,"['5', '25']","['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",[None]
302,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['25'],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",[None]
302,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['23', '13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', '25']",[None]
302,23 dispatched to IO0,dispatch_io,23,IO0,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', '25']",['23']
304,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, '25']",['23']
304,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '25']","['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['23']
304,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['25'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['23']
304,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', '25']",['23']
306,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, '25']",['23']
306,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '25']","['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","[None, None]",['23']
306,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['25'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['23']
306,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', '25']",['23']
307,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,['25'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', None]",['23']
307,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14']","['5', '25']",['23']
308,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5']","[None, '25']",['23']
309,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5']","[None, None]",['23']
309,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5']","['25', None]",['23']
311,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5']","[None, None]",['23']
311,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5']","['25', None]",['23']
312,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['23']
319,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",[None]
319,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",[None]
319,13 dispatched to IO0,dispatch_io,13,IO0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
321,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
321,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
323,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
323,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
325,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
325,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
327,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
327,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
329,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
329,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
331,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
331,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
333,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
333,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
335,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","[None, None]",['13']
335,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25']","['23', None]",['13']
336,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","[None, None]",['13']
340,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","[None, None]",[None]
340,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['20', '9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","['13', None]",[None]
340,20 dispatched to IO0,dispatch_io,20,IO0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","['13', None]",['20']
342,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","[None, None]",['20']
342,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","['13', None]",['20']
344,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","[None, None]",['20']
344,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","['13', None]",['20']
346,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","[None, None]",['20']
346,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","['13', None]",['20']
348,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","[None, None]",['20']
348,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","['13', None]",['20']
350,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","[None, None]",['20']
350,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23']","['13', None]",['20']
351,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","[None, None]",['20']
357,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","[None, None]",[None]
357,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","['20', None]",[None]
357,9 dispatched to IO0,dispatch_io,9,IO0,[],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","['20', None]",['9']
359,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","[None, None]",['9']
359,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","['20', None]",['9']
361,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","[None, None]",['9']
361,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13']","['20', None]",['9']
362,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20']","[None, None]",['9']
370,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20']","[None, None]",[None]
370,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20']","['9', None]",[None]
370,16 dispatched to IO0,dispatch_io,16,IO0,[],"['17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20']","['9', None]",['16']
371,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, None]",['16']
392,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, None]",[None]
392,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', None]",[None]
392,17 dispatched to IO0,dispatch_io,17,IO0,[],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', None]",['17']
394,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, None]",['17']
394,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', None]",['17']
396,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, None]",['17']
396,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', None]",['17']
398,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, None]",['17']
398,17 finished I/O → ready queue,io_to_ready,17,IO0,"['16', '17']","['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, None]",[None]
398,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['17'],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', None]",[None]
398,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['22', '15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', '17']",[None]
398,22 dispatched to IO0,dispatch_io,22,IO0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', '17']",['22']
399,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, '17']",['22']
399,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', '17']",['22']
400,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', None]",['22']
400,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', '17']",['22']
401,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, '17']",['22']
401,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', '17']",['22']
402,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', None]",['22']
402,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","['16', '17']",['22']
403,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9']","[None, '17']",['22']
403,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","[None, None]",['22']
403,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","['16', None]",['22']
405,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","[None, None]",['22']
405,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","['16', None]",['22']
407,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","[None, None]",['22']
407,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","['16', None]",['22']
408,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","[None, None]",['22']
408,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","['16', None]",['22']
410,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","[None, None]",['22']
410,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17']","['16', None]",['22']
412,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['22']
417,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",[None]
417,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['15', '24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",[None]
417,15 dispatched to IO0,dispatch_io,15,IO0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
419,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
419,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
421,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
421,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
423,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
423,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
425,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
425,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
427,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
427,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
429,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
429,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
431,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
431,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
433,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","[None, None]",['15']
433,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",['15']
434,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', None]",[None]
434,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['24', '6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', '15']",[None]
434,24 dispatched to IO0,dispatch_io,24,IO0,[],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16']","['22', '15']",['24']
435,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22']","[None, '15']",['24']
436,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22']","[None, None]",['24']
436,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22']","['15', None]",['24']
438,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22']","[None, None]",['24']
438,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22']","['15', None]",['24']
440,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15']","[None, None]",['24']
452,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15']","[None, None]",[None]
452,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['6', '18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15']","['24', None]",[None]
452,6 dispatched to IO0,dispatch_io,6,IO0,[],"['18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15']","['24', None]",['6']
454,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15']","[None, None]",['6']
454,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15']","['24', None]",['6']
456,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['6']
472,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",[None]
472,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['18', '7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['6', None]",[None]
472,18 dispatched to IO0,dispatch_io,18,IO0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['6', None]",['18']
474,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['18']
474,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['6', None]",['18']
476,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['18']
476,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['6', None]",['18']
478,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['18']
478,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['6', None]",['18']
480,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['18']
480,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['6', None]",['18']
482,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['18']
482,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['6', None]",['18']
483,6 finished all bursts,finished,6,CPU0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['18']
497,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",[None]
497,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",[None]
497,7 dispatched to IO0,dispatch_io,7,IO0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
499,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
499,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
501,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
501,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
503,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
503,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
504,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
504,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
506,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
506,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
508,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
508,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
509,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
509,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
511,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
511,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
513,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
513,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
515,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
515,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
517,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
517,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",['7']
519,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",['7']
519,7 finished I/O → ready queue,io_to_ready,7,IO0,"['18', '7']","['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","[None, None]",[None]
519,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['7'],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', None]",[None]
519,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['4', '21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', '7']",[None]
519,4 dispatched to IO0,dispatch_io,4,IO0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24']","['18', '7']",['4']
521,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, '7']",['4']
521,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['4']
521,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['4']
523,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['4']
523,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['4']
524,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['4']
524,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['4']
526,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['4']
526,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['4']
528,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['4']
528,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['4']
530,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['4']
530,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['4']
532,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['4']
532,4 finished I/O → ready queue,io_to_ready,4,IO0,"['7', '4']","['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",[None]
532,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['4'],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",[None]
532,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['21', '8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', '4']",[None]
532,21 dispatched to IO0,dispatch_io,21,IO0,[],"['8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', '4']",['21']
533,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['8', '12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', '4']",[None]
533,8 dispatched to IO0,dispatch_io,8,IO0,['21'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', '4']",['8']
534,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['21', '7']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, '4']",['8']
534,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['21', '7', '4']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['8']
534,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['7', '4']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['21', None]",['8']
534,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['21', '7']",['8']
536,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['4', '21']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, '7']",['8']
536,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['4', '21', '7']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['8']
536,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['21', '7']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['4', None]",['8']
536,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['7'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['4', '21']",['8']
538,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['7', '4']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, '21']",['8']
538,21 finished all bursts,finished,21,CPU1,"['7', '4']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['8']
538,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['8']
538,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', '4']",['8']
540,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, '4']",['8']
540,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '4']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['8']
540,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['8']
540,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', '4']",['8']
542,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, '4']",['8']
542,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '4']","['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","[None, None]",['8']
542,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', None]",['8']
542,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18']","['7', '4']",['8']
543,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, '4']",['8']
544,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, None]",['8']
544,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['8']
546,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, None]",['8']
546,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['8']
548,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, None]",['8']
548,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['8']
549,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, None]",['8']
549,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['8']
551,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, None]",['8']
551,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['8']
552,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",[None]
552,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['12', '10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",[None]
552,12 dispatched to IO0,dispatch_io,12,IO0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
553,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, '8']",['12']
553,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
554,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['12']
554,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
555,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, '8']",['12']
555,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
556,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['12']
556,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
557,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, '8']",['12']
557,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
558,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['12']
558,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
559,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, '8']",['12']
559,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
560,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', None]",['12']
560,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","['4', '8']",['12']
561,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7']","[None, '8']",['12']
561,8 finished CPU → wait queue,cpu_to_io,8,CPU1,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",['12']
561,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['4', None]",['12']
563,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",['12']
563,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['4', None]",['12']
565,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",['12']
565,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['4', None]",['12']
567,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",['12']
567,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['4', None]",['12']
568,4 finished all bursts,finished,4,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",['12']
583,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",[None]
583,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['12', None]",[None]
583,10 dispatched to IO0,dispatch_io,10,IO0,[],"['19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['12', None]",['10']
585,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",['10']
585,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['12', None]",['10']
587,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","[None, None]",['10']
587,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['12', None]",['10']
588,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['12', None]",[None]
588,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['19', '14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['12', '10']",[None]
588,19 dispatched to IO0,dispatch_io,19,IO0,[],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8']","['12', '10']",['19']
589,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, '10']",['19']
590,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['19']
590,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['10', None]",['19']
591,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['19']
591,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['10', None]",['19']
592,10 finished all bursts,finished,10,CPU0,[],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['19']
611,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",[None]
611,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['14', '5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['19', None]",[None]
611,14 dispatched to IO0,dispatch_io,14,IO0,[],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['19', None]",['14']
613,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['14']
613,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['19', None]",['14']
615,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['14']
615,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['19', None]",['14']
617,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['14']
617,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['19', None]",['14']
618,19 finished all bursts,finished,19,CPU0,[],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['14']
632,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",[None]
632,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['5', '25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['14', None]",[None]
632,5 dispatched to IO0,dispatch_io,5,IO0,[],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['14', None]",['5']
634,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['5']
634,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['14', None]",['5']
636,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['5']
636,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['14', None]",['5']
638,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","[None, None]",['5']
638,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12']","['14', None]",['5']
640,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",['5']
653,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",[None]
653,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['25', '23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', None]",[None]
653,25 dispatched to IO0,dispatch_io,25,IO0,[],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', None]",['25']
655,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",['25']
655,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', None]",['25']
657,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",['25']
657,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', None]",['25']
659,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",['25']
659,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', None]",['25']
661,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",['25']
661,25 finished I/O → ready queue,io_to_ready,25,IO0,"['5', '25']","['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",[None]
661,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['25'],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', None]",[None]
661,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['23', '13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', '25']",[None]
661,23 dispatched to IO0,dispatch_io,23,IO0,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', '25']",['23']
663,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, '25']",['23']
663,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '25']","['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","[None, None]",['23']
663,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['25'],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', None]",['23']
663,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14']","['5', '25']",['23']
665,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, '25']",['23']
665,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",['23']
665,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['25', None]",['23']
667,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",['23']
667,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['25', None]",['23']
668,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",['23']
668,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['25', None]",['23']
669,25 finished all bursts,finished,25,CPU0,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",['23']
676,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",[None]
676,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['23', None]",[None]
676,13 dispatched to IO0,dispatch_io,13,IO0,[],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['23', None]",['13']
678,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",['13']
678,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['23', None]",['13']
680,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",['13']
680,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['23', None]",['13']
682,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","[None, None]",['13']
682,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5']","['23', None]",['13']
684,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","[None, None]",['13']
701,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","[None, None]",[None]
701,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['20', '9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', None]",[None]
701,20 dispatched to IO0,dispatch_io,20,IO0,[],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', None]",['20']
703,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","[None, None]",['20']
703,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', None]",['20']
705,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","[None, None]",['20']
705,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', None]",['20']
707,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","[None, None]",['20']
707,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', None]",['20']
709,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","[None, None]",['20']
709,20 finished I/O → ready queue,io_to_ready,20,IO0,"['13', '20']","['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","[None, None]",[None]
709,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['20'],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', None]",[None]
709,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['9', '17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', '20']",[None]
709,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23']","['13', '20']",['9']
710,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","[None, '20']",['9']
711,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","[None, None]",['9']
711,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","['20', None]",['9']
713,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","[None, None]",['9']
713,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","['20', None]",['9']
715,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","[None, None]",['9']
715,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","['20', None]",['9']
717,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","[None, None]",['9']
717,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13']","['20', None]",['9']
718,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","[None, None]",['9']
728,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","[None, None]",[None]
728,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', None]",[None]
728,17 dispatched to IO0,dispatch_io,17,IO0,[],"['16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', None]",['17']
730,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","[None, None]",['17']
730,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', None]",['17']
732,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","[None, None]",['17']
732,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', None]",['17']
733,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', None]",[None]
733,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['16', '22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', '17']",[None]
733,16 dispatched to IO0,dispatch_io,16,IO0,[],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', '17']",['16']
734,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","[None, '17']",['16']
734,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', '17']",['16']
735,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', None]",['16']
735,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20']","['9', '17']",['16']
736,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9']","[None, '17']",['16']
736,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,['17'],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9']","[None, None]",['16']
736,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9']","['17', None]",['16']
737,17 finished all bursts,finished,17,CPU0,[],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9']","[None, None]",['16']
750,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9']","[None, None]",[None]
750,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['22', '15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9']","['16', None]",[None]
750,22 dispatched to IO0,dispatch_io,22,IO0,[],"['15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9']","['16', None]",['22']
751,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",['22']
765,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",[None]
765,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['15', '24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",[None]
765,15 dispatched to IO0,dispatch_io,15,IO0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",['15']
767,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",['15']
767,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",['15']
769,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",['15']
769,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",['15']
771,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",['15']
771,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",['15']
773,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",['15']
773,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",['15']
775,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",['15']
775,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",['15']
777,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","[None, None]",['15']
777,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16']","['22', None]",['15']
778,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['15']
787,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",[None]
787,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['24', '18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",[None]
787,24 dispatched to IO0,dispatch_io,24,IO0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
789,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
789,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
791,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
791,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
793,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
793,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
795,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
795,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
797,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
797,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
798,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
798,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
800,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
800,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
802,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
802,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
804,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['24']
804,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['24']
805,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",[None]
805,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['18', '7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', '24']",[None]
805,18 dispatched to IO0,dispatch_io,18,IO0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', '24']",['18']
806,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, '24']",['18']
806,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', '24']",['18']
807,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', None]",['18']
807,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['15', '24']",['18']
808,15 finished all bursts,finished,15,CPU0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, '24']",['18']
809,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['18']
809,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['24', None]",['18']
811,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['18']
811,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['24', None]",['18']
813,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","[None, None]",['18']
813,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22']","['24', None]",['18']
815,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['18']
835,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",[None]
835,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",[None]
835,7 dispatched to IO0,dispatch_io,7,IO0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",['7']
837,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['7']
837,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",['7']
839,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['7']
839,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",['7']
841,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['7']
841,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",['7']
843,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['7']
843,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",['7']
845,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['7']
845,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",['7']
847,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['7']
847,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['18', None]",['7']
849,18 finished all bursts,finished,18,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['7']
858,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",[None]
858,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['7', None]",[None]
858,8 dispatched to IO0,dispatch_io,8,IO0,[],"['12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['7', None]",['8']
860,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","[None, None]",['8']
860,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '14', '5', '23', '13', '20', '9', '16', '22', '24']","['7', None]",['8']
862,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['12', '14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","[None, None]",['8']
880,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['12', '14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","[None, None]",[None]
880,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['12', '14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","['8', None]",[None]
880,12 dispatched to IO0,dispatch_io,12,IO0,[],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","['8', None]",['12']
882,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","[None, None]",['12']
882,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","['8', None]",['12']
884,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","[None, None]",['12']
884,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","['8', None]",['12']
886,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","[None, None]",['12']
886,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7']","['8', None]",['12']
888,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","[None, None]",['12']
900,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","[None, None]",[None]
900,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['14', '5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","['12', None]",[None]
900,14 dispatched to IO0,dispatch_io,14,IO0,[],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","['12', None]",['14']
902,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","[None, None]",['14']
902,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","['12', None]",['14']
904,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","[None, None]",['14']
904,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8']","['12', None]",['14']
906,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['14']
914,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",[None]
914,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['5', '23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","['14', None]",[None]
914,5 dispatched to IO0,dispatch_io,5,IO0,[],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","['14', None]",['5']
916,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['5']
916,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","['14', None]",['5']
918,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['5']
918,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","['14', None]",['5']
920,14 finished all bursts,finished,14,CPU0,[],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['5']
940,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",[None]
940,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",[None]
940,23 dispatched to IO0,dispatch_io,23,IO0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",['23']
942,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['23']
942,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",['23']
944,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['23']
944,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",['23']
946,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['23']
946,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",['23']
948,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['23']
948,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",['23']
950,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['23']
950,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",['23']
952,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","[None, None]",['23']
952,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12']","['5', None]",['23']
953,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12', '5']","[None, None]",['23']
958,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['13', '20', '9', '16', '22', '24', '7', '8', '12', '5']","[None, None]",[None]
958,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '20', '9', '16', '22', '24', '7', '8', '12', '5']","['23', None]",[None]
958,13 dispatched to IO0,dispatch_io,13,IO0,[],"['20', '9', '16', '22', '24', '7', '8', '12', '5']","['23', None]",['13']
960,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '22', '24', '7', '8', '12', '5']","[None, None]",['13']
960,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '22', '24', '7', '8', '12', '5']","['23', None]",['13']
961,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['20', '9', '16', '22', '24', '7', '8', '12', '5']","[None, None]",['13']
961,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '22', '24', '7', '8', '12', '5']","['23', None]",['13']
963,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '22', '24', '7', '8', '12', '5']","[None, None]",['13']
963,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '22', '24', '7', '8', '12', '5']","['23', None]",['13']
965,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['20', '9', '16', '22', '24', '7', '8', '12', '5', '23']","[None, None]",['13']
968,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['20', '9', '16', '22', '24', '7', '8', '12', '5', '23']","[None, None]",[None]
968,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['20', '9', '16', '22', '24', '7', '8', '12', '5', '23']","['13', None]",[None]
968,20 dispatched to IO0,dispatch_io,20,IO0,[],"['9', '16', '22', '24', '7', '8', '12', '5', '23']","['13', None]",['20']
970,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '22', '24', '7', '8', '12', '5', '23']","[None, None]",['20']
970,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '22', '24', '7', '8', '12', '5', '23']","['13', None]",['20']
972,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '22', '24', '7', '8', '12', '5', '23']","[None, None]",['20']
972,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '22', '24', '7', '8', '12', '5', '23']","['13', None]",['20']
974,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '22', '24', '7', '8', '12', '5', '23']","[None, None]",['20']
974,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '22', '24', '7', '8', '12', '5', '23']","['13', None]",['20']
975,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['9', '16', '22', '24', '7', '8', '12', '5', '23', '13']","[None, None]",['20']
986,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['9', '16', '22', '24', '7', '8', '12', '5', '23', '13']","[None, None]",[None]
986,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '16', '22', '24', '7', '8', '12', '5', '23', '13']","['20', None]",[None]
986,9 dispatched to IO0,dispatch_io,9,IO0,[],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","['20', None]",['9']
988,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","[None, None]",['9']
988,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","['20', None]",['9']
990,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","[None, None]",['9']
990,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","['20', None]",['9']
992,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","[None, None]",['9']
992,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","['20', None]",['9']
994,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","[None, None]",['9']
994,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '22', '24', '7', '8', '12', '5', '23', '13']","['20', None]",['9']
996,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['16', '22', '24', '7', '8', '12', '5', '23', '13', '20']","[None, None]",['9']
999,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['16', '22', '24', '7', '8', '12', '5', '23', '13', '20']","[None, None]",[None]
999,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '22', '24', '7', '8', '12', '5', '23', '13', '20']","['9', None]",[None]
999,16 dispatched to IO0,dispatch_io,16,IO0,[],"['22', '24', '7', '8', '12', '5', '23', '13', '20']","['9', None]",['16']
1001,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['22', '24', '7', '8', '12', '5', '23', '13', '20']","[None, None]",['16']
1001,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['22', '24', '7', '8', '12', '5', '23', '13', '20']","['9', None]",['16']
1003,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['22', '24', '7', '8', '12', '5', '23', '13', '20']","[None, None]",['16']
1003,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['22', '24', '7', '8', '12', '5', '23', '13', '20']","['9', None]",['16']
1004,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['22', '24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['16']
1021,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['22', '24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",[None]
1021,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['22', '24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",[None]
1021,22 dispatched to IO0,dispatch_io,22,IO0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1023,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['22']
1023,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1025,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['22']
1025,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1026,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['22']
1026,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1028,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['22']
1028,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1030,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['22']
1030,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1032,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['22']
1032,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1034,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","[None, None]",['22']
1034,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",['22']
1035,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', None]",[None]
1035,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['24', '7', '8', '12', '5', '23', '13', '20', '9']","['16', '22']",[None]
1035,24 dispatched to IO0,dispatch_io,24,IO0,[],"['7', '8', '12', '5', '23', '13', '20', '9']","['16', '22']",['24']
1036,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['7', '8', '12', '5', '23', '13', '20', '9', '16']","[None, '22']",['24']
1037,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['7', '8', '12', '5', '23', '13', '20', '9', '16']","[None, None]",['24']
1037,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['7', '8', '12', '5', '23', '13', '20', '9', '16']","['22', None]",['24']
1038,22 finished all bursts,finished,22,CPU0,[],"['7', '8', '12', '5', '23', '13', '20', '9', '16']","[None, None]",['24']
1049,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['7', '8', '12', '5', '23', '13', '20', '9', '16']","[None, None]",[None]
1049,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '8', '12', '5', '23', '13', '20', '9', '16']","['24', None]",[None]
1049,7 dispatched to IO0,dispatch_io,7,IO0,[],"['8', '12', '5', '23', '13', '20', '9', '16']","['24', None]",['7']
1051,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '5', '23', '13', '20', '9', '16']","[None, None]",['7']
1051,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '5', '23', '13', '20', '9', '16']","['24', None]",['7']
1053,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '5', '23', '13', '20', '9', '16']","[None, None]",['7']
1053,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '5', '23', '13', '20', '9', '16']","['24', None]",['7']
1055,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['8', '12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['7']
1065,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['8', '12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",[None]
1065,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",[None]
1065,8 dispatched to IO0,dispatch_io,8,IO0,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1067,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1067,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1069,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1069,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1071,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1071,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1073,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1073,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1075,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1075,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1077,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1077,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1079,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1079,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '8']","['12', '5', '23', '13', '20', '9', '16', '24']","[None, None]",[None]
1079,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['8'],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', None]",[None]
1079,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['12', '5', '23', '13', '20', '9', '16', '24']","['7', '8']",[None]
1079,12 dispatched to IO0,dispatch_io,12,IO0,[],"['5', '23', '13', '20', '9', '16', '24']","['7', '8']",['12']
1081,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '23', '13', '20', '9', '16', '24']","[None, '8']",['12']
1081,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '8']","['5', '23', '13', '20', '9', '16', '24']","[None, None]",['12']
1081,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['8'],"['5', '23', '13', '20', '9', '16', '24']","['7', None]",['12']
1081,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['5', '23', '13', '20', '9', '16', '24']","['7', '8']",['12']
1082,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['5', '23', '13', '20', '9', '16', '24', '7']","[None, '8']",['12']
1083,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['5', '23', '13', '20', '9', '16', '24', '7']","[None, None]",['12']
1083,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['5', '23', '13', '20', '9', '16', '24', '7']","['8', None]",['12']
1085,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['5', '23', '13', '20', '9', '16', '24', '7', '8']","[None, None]",['12']
1091,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['5', '23', '13', '20', '9', '16', '24', '7', '8']","[None, None]",[None]
1091,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['5', '23', '13', '20', '9', '16', '24', '7', '8']","['12', None]",[None]
1091,5 dispatched to IO0,dispatch_io,5,IO0,[],"['23', '13', '20', '9', '16', '24', '7', '8']","['12', None]",['5']
1093,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '13', '20', '9', '16', '24', '7', '8']","[None, None]",['5']
1093,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '13', '20', '9', '16', '24', '7', '8']","['12', None]",['5']
1095,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '13', '20', '9', '16', '24', '7', '8']","[None, None]",['5']
1095,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '13', '20', '9', '16', '24', '7', '8']","['12', None]",['5']
1096,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['23', '13', '20', '9', '16', '24', '7', '8']","[None, None]",['5']
1096,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '13', '20', '9', '16', '24', '7', '8']","['12', None]",['5']
1097,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['23', '13', '20', '9', '16', '24', '7', '8', '12']","[None, None]",['5']
1114,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['23', '13', '20', '9', '16', '24', '7', '8', '12']","[None, None]",[None]
1114,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '13', '20', '9', '16', '24', '7', '8', '12']","['5', None]",[None]
1114,23 dispatched to IO0,dispatch_io,23,IO0,[],"['13', '20', '9', '16', '24', '7', '8', '12']","['5', None]",['23']
1116,5 finished all bursts,finished,5,CPU0,[],"['13', '20', '9', '16', '24', '7', '8', '12']","[None, None]",['23']
1130,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['13', '20', '9', '16', '24', '7', '8', '12']","[None, None]",[None]
1130,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '20', '9', '16', '24', '7', '8', '12']","['23', None]",[None]
1130,13 dispatched to IO0,dispatch_io,13,IO0,[],"['20', '9', '16', '24', '7', '8', '12']","['23', None]",['13']
1132,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '24', '7', '8', '12']","[None, None]",['13']
1132,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '24', '7', '8', '12']","['23', None]",['13']
1134,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '24', '7', '8', '12']","[None, None]",['13']
1134,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '24', '7', '8', '12']","['23', None]",['13']
1136,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['20', '9', '16', '24', '7', '8', '12']","[None, None]",['13']
1136,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '24', '7', '8', '12']","['23', None]",['13']
1138,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '24', '7', '8', '12']","[None, None]",['13']
1138,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '24', '7', '8', '12']","['23', None]",['13']
1140,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '9', '16', '24', '7', '8', '12']","[None, None]",['13']
1140,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '9', '16', '24', '7', '8', '12']","['23', None]",['13']
1141,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['20', '9', '16', '24', '7', '8', '12', '23']","[None, None]",['13']
1147,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['20', '9', '16', '24', '7', '8', '12', '23']","[None, None]",[None]
1147,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['20', '9', '16', '24', '7', '8', '12', '23']","['13', None]",[None]
1147,20 dispatched to IO0,dispatch_io,20,IO0,[],"['9', '16', '24', '7', '8', '12', '23']","['13', None]",['20']
1149,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '8', '12', '23']","[None, None]",['20']
1149,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '8', '12', '23']","['13', None]",['20']
1151,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '8', '12', '23']","[None, None]",['20']
1151,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '8', '12', '23']","['13', None]",['20']
1153,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '8', '12', '23']","[None, None]",['20']
1153,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '8', '12', '23']","['13', None]",['20']
1155,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '8', '12', '23']","[None, None]",['20']
1155,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '8', '12', '23']","['13', None]",['20']
1156,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['9', '16', '24', '7', '8', '12', '23', '13']","[None, None]",['20']
1161,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['9', '16', '24', '7', '8', '12', '23', '13']","[None, None]",[None]
1161,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '16', '24', '7', '8', '12', '23', '13']","['20', None]",[None]
1161,9 dispatched to IO0,dispatch_io,9,IO0,[],"['16', '24', '7', '8', '12', '23', '13']","['20', None]",['9']
1163,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '24', '7', '8', '12', '23', '13']","[None, None]",['9']
1163,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '8', '12', '23', '13']","['20', None]",['9']
1165,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '24', '7', '8', '12', '23', '13']","[None, None]",['9']
1165,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '8', '12', '23', '13']","['20', None]",['9']
1167,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '24', '7', '8', '12', '23', '13']","[None, None]",['9']
1167,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '8', '12', '23', '13']","['20', None]",['9']
1169,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '24', '7', '8', '12', '23', '13']","[None, None]",['9']
1169,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '8', '12', '23', '13']","['20', None]",['9']
1171,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['16', '24', '7', '8', '12', '23', '13', '20']","[None, None]",['9']
1185,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['16', '24', '7', '8', '12', '23', '13', '20']","[None, None]",[None]
1185,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '24', '7', '8', '12', '23', '13', '20']","['9', None]",[None]
1185,16 dispatched to IO0,dispatch_io,16,IO0,[],"['24', '7', '8', '12', '23', '13', '20']","['9', None]",['16']
1187,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '8', '12', '23', '13', '20']","[None, None]",['16']
1187,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '8', '12', '23', '13', '20']","['9', None]",['16']
1189,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '8', '12', '23', '13', '20']","[None, None]",['16']
1189,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '8', '12', '23', '13', '20']","['9', None]",['16']
1191,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '8', '12', '23', '13', '20']","[None, None]",['16']
1191,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '8', '12', '23', '13', '20']","['9', None]",['16']
1193,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '8', '12', '23', '13', '20']","[None, None]",['16']
1193,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '8', '12', '23', '13', '20']","['9', None]",['16']
1195,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '8', '12', '23', '13', '20']","[None, None]",['16']
1195,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '8', '12', '23', '13', '20']","['9', None]",['16']
1196,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['24', '7', '8', '12', '23', '13', '20', '9']","[None, None]",['16']
1205,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['24', '7', '8', '12', '23', '13', '20', '9']","[None, None]",[None]
1205,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '8', '12', '23', '13', '20', '9']","['16', None]",[None]
1205,24 dispatched to IO0,dispatch_io,24,IO0,[],"['7', '8', '12', '23', '13', '20', '9']","['16', None]",['24']
1207,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '8', '12', '23', '13', '20', '9']","[None, None]",['24']
1207,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '8', '12', '23', '13', '20', '9']","['16', None]",['24']
1209,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '8', '12', '23', '13', '20', '9']","[None, None]",['24']
1209,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '8', '12', '23', '13', '20', '9']","['16', None]",['24']
1211,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['7', '8', '12', '23', '13', '20', '9', '16']","[None, None]",['24']
1225,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['7', '8', '12', '23', '13', '20', '9', '16']","[None, None]",[None]
1225,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '8', '12', '23', '13', '20', '9', '16']","['24', None]",[None]
1225,7 dispatched to IO0,dispatch_io,7,IO0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1227,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1227,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1229,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1229,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1231,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1231,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1233,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1233,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1234,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1234,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1236,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1236,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1238,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1238,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1240,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1240,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1242,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1242,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1244,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1244,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1246,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '12', '23', '13', '20', '9', '16']","[None, None]",['7']
1246,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16']","['24', None]",['7']
1247,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['8', '12', '23', '13', '20', '9', '16', '24']","[None, None]",['7']
1248,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['8', '12', '23', '13', '20', '9', '16', '24']","[None, None]",[None]
1248,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '12', '23', '13', '20', '9', '16', '24']","['7', None]",[None]
1248,8 dispatched to IO0,dispatch_io,8,IO0,[],"['12', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1250,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1250,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1252,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '23', '13', '20', '9', '16', '24']","[None, None]",['8']
1252,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '23', '13', '20', '9', '16', '24']","['7', None]",['8']
1253,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['12', '23', '13', '20', '9', '16', '24', '7']","[None, None]",['8']
1272,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['12', '23', '13', '20', '9', '16', '24', '7']","[None, None]",[None]
1272,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['12', '23', '13', '20', '9', '16', '24', '7']","['8', None]",[None]
1272,12 dispatched to IO0,dispatch_io,12,IO0,[],"['23', '13', '20', '9', '16', '24', '7']","['8', None]",['12']
1274,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['23', '13', '20', '9', '16', '24', '7']","[None, None]",['12']
1274,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['23', '13', '20', '9', '16', '24', '7']","['8', None]",['12']
1276,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['23', '13', '20', '9', '16', '24', '7']","[None, None]",['12']
1276,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['23', '13', '20', '9', '16', '24', '7']","['8', None]",['12']
1278,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['23', '13', '20', '9', '16', '24', '7']","[None, None]",['12']
1278,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['23', '13', '20', '9', '16', '24', '7']","['8', None]",['12']
1280,8 finished all bursts,finished,8,CPU0,[],"['23', '13', '20', '9', '16', '24', '7']","[None, None]",['12']
1291,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['23', '13', '20', '9', '16', '24', '7']","[None, None]",[None]
1291,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '13', '20', '9', '16', '24', '7']","['12', None]",[None]
1291,23 dispatched to IO0,dispatch_io,23,IO0,[],"['13', '20', '9', '16', '24', '7']","['12', None]",['23']
1293,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['13', '20', '9', '16', '24', '7']","[None, None]",['23']
1293,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '20', '9', '16', '24', '7']","['12', None]",['23']
1295,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['13', '20', '9', '16', '24', '7']","[None, None]",['23']
1295,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '20', '9', '16', '24', '7']","['12', None]",['23']
1297,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['13', '20', '9', '16', '24', '7']","[None, None]",['23']
1297,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '20', '9', '16', '24', '7']","['12', None]",['23']
1299,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['13', '20', '9', '16', '24', '7']","[None, None]",['23']
1299,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '20', '9', '16', '24', '7']","['12', None]",['23']
1301,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['13', '20', '9', '16', '24', '7']","[None, None]",['23']
1301,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '20', '9', '16', '24', '7']","['12', None]",['23']
1303,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['13', '20', '9', '16', '24', '7']","[None, None]",['23']
1303,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '20', '9', '16', '24', '7']","['12', None]",['23']
1304,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['13', '20', '9', '16', '24', '7', '12']","[None, None]",['23']
1311,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['13', '20', '9', '16', '24', '7', '12']","[None, None]",[None]
1311,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '20', '9', '16', '24', '7', '12']","['23', None]",[None]
1311,13 dispatched to IO0,dispatch_io,13,IO0,[],"['20', '9', '16', '24', '7', '12']","['23', None]",['13']
1312,23 finished all bursts,finished,23,CPU0,[],"['20', '9', '16', '24', '7', '12']","[None, None]",['13']
1330,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['20', '9', '16', '24', '7', '12']","[None, None]",[None]
1330,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['20', '9', '16', '24', '7', '12']","['13', None]",[None]
1330,20 dispatched to IO0,dispatch_io,20,IO0,[],"['9', '16', '24', '7', '12']","['13', None]",['20']
1332,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '12']","[None, None]",['20']
1332,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '12']","['13', None]",['20']
1334,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '12']","[None, None]",['20']
1334,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '12']","['13', None]",['20']
1336,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '12']","[None, None]",['20']
1336,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '12']","['13', None]",['20']
1338,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['9', '16', '24', '7', '12']","[None, None]",['20']
1338,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['9', '16', '24', '7', '12']","['13', None]",['20']
1339,13 finished all bursts,finished,13,CPU0,[],"['9', '16', '24', '7', '12']","[None, None]",['20']
1352,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['9', '16', '24', '7', '12']","[None, None]",[None]
1352,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '16', '24', '7', '12']","['20', None]",[None]
1352,9 dispatched to IO0,dispatch_io,9,IO0,[],"['16', '24', '7', '12']","['20', None]",['9']
1354,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['16', '24', '7', '12']","[None, None]",['9']
1354,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '12']","['20', None]",['9']
1356,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '24', '7', '12']","[None, None]",['9']
1356,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '12']","['20', None]",['9']
1358,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '24', '7', '12']","[None, None]",['9']
1358,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '12']","['20', None]",['9']
1360,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '24', '7', '12']","[None, None]",['9']
1360,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '24', '7', '12']","['20', None]",['9']
1362,20 finished all bursts,finished,20,CPU0,[],"['16', '24', '7', '12']","[None, None]",['9']
1368,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['16', '24', '7', '12']","[None, None]",[None]
1368,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '24', '7', '12']","['9', None]",[None]
1368,16 dispatched to IO0,dispatch_io,16,IO0,[],"['24', '7', '12']","['9', None]",['16']
1370,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1370,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1372,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1372,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1374,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1374,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1376,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1376,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1378,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1378,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1379,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1379,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1381,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1381,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1383,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1383,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1385,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1385,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1386,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['24', '7', '12']","[None, None]",['16']
1386,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '7', '12']","['9', None]",['16']
1387,9 finished all bursts,finished,9,CPU0,[],"['24', '7', '12']","[None, None]",['16']
1387,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['24', '7', '12']","[None, None]",[None]
1387,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '12']","['16', None]",[None]
1387,24 dispatched to IO0,dispatch_io,24,IO0,[],"['7', '12']","['16', None]",['24']
1389,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '12']","[None, None]",['24']
1389,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12']","['16', None]",['24']
1391,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '12']","[None, None]",['24']
1391,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12']","['16', None]",['24']
1393,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '12']","[None, None]",['24']
1393,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12']","['16', None]",['24']
1395,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '12']","[None, None]",['24']
1395,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12']","['16', None]",['24']
1397,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '12']","[None, None]",['24']
1397,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12']","['16', None]",['24']
1398,16 finished all bursts,finished,16,CPU0,[],"['7', '12']","[None, None]",['24']
1400,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['7', '12']","[None, None]",[None]
1400,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '12']","['24', None]",[None]
1400,7 dispatched to IO0,dispatch_io,7,IO0,[],['12'],"['24', None]",['7']
1402,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1402,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1404,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1404,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1406,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1406,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1407,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['12', '24']","[None, None]",['7']
1418,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['12', '24']","[None, None]",[None]
1418,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '24']","['7', None]",[None]
1418,12 dispatched to IO0,dispatch_io,12,IO0,[],['24'],"['7', None]",['12']
1420,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['24'],"[None, None]",['12']
1420,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['24'],"['7', None]",['12']
1422,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['24'],"[None, None]",['12']
1422,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['24'],"['7', None]",['12']
1424,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['24'],"[None, None]",['12']
1424,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['24'],"['7', None]",['12']
1425,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['24', '7']","[None, None]",['12']
1445,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['24', '7']","[None, None]",[None]
1445,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '7']","['12', None]",[None]
1445,24 dispatched to IO0,dispatch_io,24,IO0,[],['7'],"['12', None]",['24']
1447,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],['7'],"[None, None]",['24']
1447,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['7'],"['12', None]",['24']
1449,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],['7'],"[None, None]",['24']
1449,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['7'],"['12', None]",['24']
1451,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['7', '12']","[None, None]",['24']
1457,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['7', '12']","[None, None]",[None]
1457,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '12']","['24', None]",[None]
1457,7 dispatched to IO0,dispatch_io,7,IO0,[],['12'],"['24', None]",['7']
1459,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1459,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1461,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1461,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1463,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1463,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1465,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1465,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1467,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]",['7']
1467,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]",['7']
1469,24 finished all bursts,finished,24,CPU0,[],['12'],"[None, None]",['7']
1479,7 finished all bursts,finished,7,IO0,[],['12'],"[None, None]",[None]
1479,12 dispatched to IO0,dispatch_io,12,IO0,[],[],"[None, None]",['12']
1498,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],[],"[None, None]",[None]
1498,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]",[None]
1500,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]",[None]
1500,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]",[None]
1502,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]",[None]
1502,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]",[None]
1504,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]",[None]
1504,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]",[None]
1506,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]",[None]
1506,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]",[None]
1507,12 finished all bursts,finished,12,CPU0,[],[],"[None, None]",[None]
