{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581332582662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581332582678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 03:03:02 2020 " "Processing started: Mon Feb 10 03:03:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581332582678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332582678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftReg -c shiftReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftReg -c shiftReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332582678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581332583506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581332583506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581332601207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftReg " "Elaborating entity \"shiftReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory shiftReg.sv(8) " "Verilog HDL Always Construct warning at shiftReg.sv(8): inferring latch(es) for variable \"memory\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\] shiftReg.sv(8) " "Inferred latch for \"memory\[0\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\] shiftReg.sv(8) " "Inferred latch for \"memory\[1\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\] shiftReg.sv(8) " "Inferred latch for \"memory\[2\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\] shiftReg.sv(8) " "Inferred latch for \"memory\[3\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\] shiftReg.sv(8) " "Inferred latch for \"memory\[4\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\] shiftReg.sv(8) " "Inferred latch for \"memory\[5\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\] shiftReg.sv(8) " "Inferred latch for \"memory\[6\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\] shiftReg.sv(8) " "Inferred latch for \"memory\[7\]\" at shiftReg.sv(8)" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332601254 "|shiftReg"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\] " "Latch memory\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\] " "Latch memory\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\] " "Latch memory\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\] " "Latch memory\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\] " "Latch memory\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\] " "Latch memory\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\] " "Latch memory\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\] " "Latch memory\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581332601957 ""}  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581332601957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581332602082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581332602519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581332602519 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581332602629 "|shiftReg|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "shiftReg.sv" "" { Text "C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581332602629 "|shiftReg|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581332602629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581332602629 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581332602629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581332602629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581332602629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581332602694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 03:03:22 2020 " "Processing ended: Mon Feb 10 03:03:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581332602694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581332602694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581332602694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581332602694 ""}
