--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml digital_phase_loop.twx digital_phase_loop.ncd -o
digital_phase_loop.twr digital_phase_loop.pcf

Design file:              digital_phase_loop.ncd
Physical constraint file: digital_phase_loop.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
phase_diff_i<0> |    3.119(R)|    0.082(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<1> |    3.311(R)|   -0.212(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<2> |    2.908(R)|    0.161(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<3> |    2.737(R)|    0.157(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<4> |    2.875(R)|    0.097(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<5> |    3.148(R)|   -0.263(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<6> |    2.915(R)|   -0.041(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<7> |    3.083(R)|   -0.316(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<8> |    3.347(R)|   -0.477(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<9> |    2.919(R)|   -0.275(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<10>|    2.624(R)|    0.010(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<11>|    2.957(R)|   -0.397(R)|clk_i_BUFGP       |   0.000|
phase_diff_i<12>|    3.226(R)|    0.084(R)|clk_i_BUFGP       |   0.000|
update_tick_i   |    2.131(R)|    0.693(R)|clk_i_BUFGP       |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk_i to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
dac_word_o<0> |   18.588(R)|clk_i_BUFGP       |   0.000|
dac_word_o<1> |   19.006(R)|clk_i_BUFGP       |   0.000|
dac_word_o<2> |   18.474(R)|clk_i_BUFGP       |   0.000|
dac_word_o<3> |   18.695(R)|clk_i_BUFGP       |   0.000|
dac_word_o<4> |   17.672(R)|clk_i_BUFGP       |   0.000|
dac_word_o<5> |   18.766(R)|clk_i_BUFGP       |   0.000|
dac_word_o<6> |   18.235(R)|clk_i_BUFGP       |   0.000|
dac_word_o<7> |   18.176(R)|clk_i_BUFGP       |   0.000|
dac_word_o<8> |   18.014(R)|clk_i_BUFGP       |   0.000|
dac_word_o<9> |   18.323(R)|clk_i_BUFGP       |   0.000|
dac_word_o<10>|   18.643(R)|clk_i_BUFGP       |   0.000|
dac_word_o<11>|   18.647(R)|clk_i_BUFGP       |   0.000|
dac_word_o<12>|   18.071(R)|clk_i_BUFGP       |   0.000|
dac_word_o<13>|   19.031(R)|clk_i_BUFGP       |   0.000|
dac_word_o<14>|   18.308(R)|clk_i_BUFGP       |   0.000|
dac_word_o<15>|   18.178(R)|clk_i_BUFGP       |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    7.601|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
----------------+---------------+---------+
Source Pad      |Destination Pad|  Delay  |
----------------+---------------+---------+
phase_diff_i<0> |dac_word_o<0>  |   13.467|
phase_diff_i<0> |dac_word_o<1>  |   13.885|
phase_diff_i<0> |dac_word_o<2>  |   13.353|
phase_diff_i<0> |dac_word_o<3>  |   13.574|
phase_diff_i<0> |dac_word_o<4>  |   12.551|
phase_diff_i<0> |dac_word_o<5>  |   13.645|
phase_diff_i<0> |dac_word_o<6>  |   13.114|
phase_diff_i<0> |dac_word_o<7>  |   13.055|
phase_diff_i<0> |dac_word_o<8>  |   12.893|
phase_diff_i<0> |dac_word_o<9>  |   13.202|
phase_diff_i<0> |dac_word_o<10> |   13.522|
phase_diff_i<0> |dac_word_o<11> |   13.526|
phase_diff_i<0> |dac_word_o<12> |   12.950|
phase_diff_i<0> |dac_word_o<13> |   13.910|
phase_diff_i<0> |dac_word_o<14> |   13.187|
phase_diff_i<0> |dac_word_o<15> |   13.057|
phase_diff_i<1> |dac_word_o<0>  |   13.500|
phase_diff_i<1> |dac_word_o<1>  |   13.918|
phase_diff_i<1> |dac_word_o<2>  |   13.386|
phase_diff_i<1> |dac_word_o<3>  |   13.607|
phase_diff_i<1> |dac_word_o<4>  |   12.584|
phase_diff_i<1> |dac_word_o<5>  |   13.678|
phase_diff_i<1> |dac_word_o<6>  |   13.147|
phase_diff_i<1> |dac_word_o<7>  |   13.088|
phase_diff_i<1> |dac_word_o<8>  |   12.926|
phase_diff_i<1> |dac_word_o<9>  |   13.235|
phase_diff_i<1> |dac_word_o<10> |   13.555|
phase_diff_i<1> |dac_word_o<11> |   13.559|
phase_diff_i<1> |dac_word_o<12> |   12.983|
phase_diff_i<1> |dac_word_o<13> |   13.943|
phase_diff_i<1> |dac_word_o<14> |   13.220|
phase_diff_i<1> |dac_word_o<15> |   13.090|
phase_diff_i<2> |dac_word_o<0>  |   12.829|
phase_diff_i<2> |dac_word_o<1>  |   13.247|
phase_diff_i<2> |dac_word_o<2>  |   12.715|
phase_diff_i<2> |dac_word_o<3>  |   12.936|
phase_diff_i<2> |dac_word_o<4>  |   11.913|
phase_diff_i<2> |dac_word_o<5>  |   13.007|
phase_diff_i<2> |dac_word_o<6>  |   12.476|
phase_diff_i<2> |dac_word_o<7>  |   12.417|
phase_diff_i<2> |dac_word_o<8>  |   12.255|
phase_diff_i<2> |dac_word_o<9>  |   12.564|
phase_diff_i<2> |dac_word_o<10> |   12.884|
phase_diff_i<2> |dac_word_o<11> |   12.888|
phase_diff_i<2> |dac_word_o<12> |   12.312|
phase_diff_i<2> |dac_word_o<13> |   13.272|
phase_diff_i<2> |dac_word_o<14> |   12.549|
phase_diff_i<2> |dac_word_o<15> |   12.419|
phase_diff_i<3> |dac_word_o<0>  |   12.994|
phase_diff_i<3> |dac_word_o<1>  |   13.412|
phase_diff_i<3> |dac_word_o<2>  |   12.880|
phase_diff_i<3> |dac_word_o<3>  |   13.101|
phase_diff_i<3> |dac_word_o<4>  |   12.078|
phase_diff_i<3> |dac_word_o<5>  |   13.172|
phase_diff_i<3> |dac_word_o<6>  |   12.641|
phase_diff_i<3> |dac_word_o<7>  |   12.582|
phase_diff_i<3> |dac_word_o<8>  |   12.420|
phase_diff_i<3> |dac_word_o<9>  |   12.729|
phase_diff_i<3> |dac_word_o<10> |   13.049|
phase_diff_i<3> |dac_word_o<11> |   13.053|
phase_diff_i<3> |dac_word_o<12> |   12.477|
phase_diff_i<3> |dac_word_o<13> |   13.437|
phase_diff_i<3> |dac_word_o<14> |   12.714|
phase_diff_i<3> |dac_word_o<15> |   12.584|
phase_diff_i<4> |dac_word_o<0>  |   13.241|
phase_diff_i<4> |dac_word_o<1>  |   13.659|
phase_diff_i<4> |dac_word_o<2>  |   13.127|
phase_diff_i<4> |dac_word_o<3>  |   13.348|
phase_diff_i<4> |dac_word_o<4>  |   12.325|
phase_diff_i<4> |dac_word_o<5>  |   13.419|
phase_diff_i<4> |dac_word_o<6>  |   12.888|
phase_diff_i<4> |dac_word_o<7>  |   12.829|
phase_diff_i<4> |dac_word_o<8>  |   12.667|
phase_diff_i<4> |dac_word_o<9>  |   12.976|
phase_diff_i<4> |dac_word_o<10> |   13.296|
phase_diff_i<4> |dac_word_o<11> |   13.300|
phase_diff_i<4> |dac_word_o<12> |   12.724|
phase_diff_i<4> |dac_word_o<13> |   13.684|
phase_diff_i<4> |dac_word_o<14> |   12.961|
phase_diff_i<4> |dac_word_o<15> |   12.831|
phase_diff_i<5> |dac_word_o<0>  |   12.851|
phase_diff_i<5> |dac_word_o<1>  |   13.269|
phase_diff_i<5> |dac_word_o<2>  |   12.737|
phase_diff_i<5> |dac_word_o<3>  |   12.958|
phase_diff_i<5> |dac_word_o<4>  |   11.935|
phase_diff_i<5> |dac_word_o<5>  |   13.029|
phase_diff_i<5> |dac_word_o<6>  |   12.498|
phase_diff_i<5> |dac_word_o<7>  |   12.439|
phase_diff_i<5> |dac_word_o<8>  |   12.277|
phase_diff_i<5> |dac_word_o<9>  |   12.586|
phase_diff_i<5> |dac_word_o<10> |   12.906|
phase_diff_i<5> |dac_word_o<11> |   12.910|
phase_diff_i<5> |dac_word_o<12> |   12.334|
phase_diff_i<5> |dac_word_o<13> |   13.294|
phase_diff_i<5> |dac_word_o<14> |   12.571|
phase_diff_i<5> |dac_word_o<15> |   12.441|
phase_diff_i<6> |dac_word_o<0>  |   13.076|
phase_diff_i<6> |dac_word_o<1>  |   13.494|
phase_diff_i<6> |dac_word_o<2>  |   12.962|
phase_diff_i<6> |dac_word_o<3>  |   13.183|
phase_diff_i<6> |dac_word_o<4>  |   12.160|
phase_diff_i<6> |dac_word_o<5>  |   13.254|
phase_diff_i<6> |dac_word_o<6>  |   12.723|
phase_diff_i<6> |dac_word_o<7>  |   12.664|
phase_diff_i<6> |dac_word_o<8>  |   12.502|
phase_diff_i<6> |dac_word_o<9>  |   12.811|
phase_diff_i<6> |dac_word_o<10> |   13.131|
phase_diff_i<6> |dac_word_o<11> |   13.135|
phase_diff_i<6> |dac_word_o<12> |   12.559|
phase_diff_i<6> |dac_word_o<13> |   13.519|
phase_diff_i<6> |dac_word_o<14> |   12.796|
phase_diff_i<6> |dac_word_o<15> |   12.666|
phase_diff_i<7> |dac_word_o<0>  |   12.705|
phase_diff_i<7> |dac_word_o<1>  |   13.123|
phase_diff_i<7> |dac_word_o<2>  |   12.591|
phase_diff_i<7> |dac_word_o<3>  |   12.812|
phase_diff_i<7> |dac_word_o<4>  |   11.789|
phase_diff_i<7> |dac_word_o<5>  |   12.883|
phase_diff_i<7> |dac_word_o<6>  |   12.352|
phase_diff_i<7> |dac_word_o<7>  |   12.293|
phase_diff_i<7> |dac_word_o<8>  |   12.131|
phase_diff_i<7> |dac_word_o<9>  |   12.440|
phase_diff_i<7> |dac_word_o<10> |   12.760|
phase_diff_i<7> |dac_word_o<11> |   12.764|
phase_diff_i<7> |dac_word_o<12> |   12.188|
phase_diff_i<7> |dac_word_o<13> |   13.148|
phase_diff_i<7> |dac_word_o<14> |   12.425|
phase_diff_i<7> |dac_word_o<15> |   12.295|
phase_diff_i<8> |dac_word_o<0>  |   13.285|
phase_diff_i<8> |dac_word_o<1>  |   13.703|
phase_diff_i<8> |dac_word_o<2>  |   13.171|
phase_diff_i<8> |dac_word_o<3>  |   13.392|
phase_diff_i<8> |dac_word_o<4>  |   12.369|
phase_diff_i<8> |dac_word_o<5>  |   13.463|
phase_diff_i<8> |dac_word_o<6>  |   12.932|
phase_diff_i<8> |dac_word_o<7>  |   12.873|
phase_diff_i<8> |dac_word_o<8>  |   12.711|
phase_diff_i<8> |dac_word_o<9>  |   13.020|
phase_diff_i<8> |dac_word_o<10> |   13.340|
phase_diff_i<8> |dac_word_o<11> |   13.344|
phase_diff_i<8> |dac_word_o<12> |   12.768|
phase_diff_i<8> |dac_word_o<13> |   13.728|
phase_diff_i<8> |dac_word_o<14> |   13.005|
phase_diff_i<8> |dac_word_o<15> |   12.875|
phase_diff_i<9> |dac_word_o<0>  |   13.052|
phase_diff_i<9> |dac_word_o<1>  |   13.470|
phase_diff_i<9> |dac_word_o<2>  |   12.938|
phase_diff_i<9> |dac_word_o<3>  |   13.159|
phase_diff_i<9> |dac_word_o<4>  |   12.136|
phase_diff_i<9> |dac_word_o<5>  |   13.230|
phase_diff_i<9> |dac_word_o<6>  |   12.699|
phase_diff_i<9> |dac_word_o<7>  |   12.640|
phase_diff_i<9> |dac_word_o<8>  |   12.478|
phase_diff_i<9> |dac_word_o<9>  |   12.787|
phase_diff_i<9> |dac_word_o<10> |   13.107|
phase_diff_i<9> |dac_word_o<11> |   13.111|
phase_diff_i<9> |dac_word_o<12> |   12.535|
phase_diff_i<9> |dac_word_o<13> |   13.495|
phase_diff_i<9> |dac_word_o<14> |   12.772|
phase_diff_i<9> |dac_word_o<15> |   12.642|
phase_diff_i<10>|dac_word_o<0>  |   12.759|
phase_diff_i<10>|dac_word_o<1>  |   13.177|
phase_diff_i<10>|dac_word_o<2>  |   12.645|
phase_diff_i<10>|dac_word_o<3>  |   12.866|
phase_diff_i<10>|dac_word_o<4>  |   11.843|
phase_diff_i<10>|dac_word_o<5>  |   12.937|
phase_diff_i<10>|dac_word_o<6>  |   12.406|
phase_diff_i<10>|dac_word_o<7>  |   12.347|
phase_diff_i<10>|dac_word_o<8>  |   12.185|
phase_diff_i<10>|dac_word_o<9>  |   12.494|
phase_diff_i<10>|dac_word_o<10> |   12.814|
phase_diff_i<10>|dac_word_o<11> |   12.818|
phase_diff_i<10>|dac_word_o<12> |   12.242|
phase_diff_i<10>|dac_word_o<13> |   13.202|
phase_diff_i<10>|dac_word_o<14> |   12.479|
phase_diff_i<10>|dac_word_o<15> |   12.349|
phase_diff_i<11>|dac_word_o<0>  |   12.930|
phase_diff_i<11>|dac_word_o<1>  |   13.348|
phase_diff_i<11>|dac_word_o<2>  |   12.816|
phase_diff_i<11>|dac_word_o<3>  |   13.037|
phase_diff_i<11>|dac_word_o<4>  |   12.014|
phase_diff_i<11>|dac_word_o<5>  |   13.108|
phase_diff_i<11>|dac_word_o<6>  |   12.577|
phase_diff_i<11>|dac_word_o<7>  |   12.518|
phase_diff_i<11>|dac_word_o<8>  |   12.356|
phase_diff_i<11>|dac_word_o<9>  |   12.665|
phase_diff_i<11>|dac_word_o<10> |   12.985|
phase_diff_i<11>|dac_word_o<11> |   12.989|
phase_diff_i<11>|dac_word_o<12> |   12.413|
phase_diff_i<11>|dac_word_o<13> |   13.373|
phase_diff_i<11>|dac_word_o<14> |   12.650|
phase_diff_i<11>|dac_word_o<15> |   12.520|
phase_diff_i<12>|dac_word_o<0>  |   13.151|
phase_diff_i<12>|dac_word_o<1>  |   13.569|
phase_diff_i<12>|dac_word_o<2>  |   13.037|
phase_diff_i<12>|dac_word_o<3>  |   13.258|
phase_diff_i<12>|dac_word_o<4>  |   12.235|
phase_diff_i<12>|dac_word_o<5>  |   13.329|
phase_diff_i<12>|dac_word_o<6>  |   12.798|
phase_diff_i<12>|dac_word_o<7>  |   12.739|
phase_diff_i<12>|dac_word_o<8>  |   12.577|
phase_diff_i<12>|dac_word_o<9>  |   12.886|
phase_diff_i<12>|dac_word_o<10> |   13.206|
phase_diff_i<12>|dac_word_o<11> |   13.210|
phase_diff_i<12>|dac_word_o<12> |   12.634|
phase_diff_i<12>|dac_word_o<13> |   13.594|
phase_diff_i<12>|dac_word_o<14> |   12.871|
phase_diff_i<12>|dac_word_o<15> |   12.741|
----------------+---------------+---------+


Analysis completed Tue May 31 12:27:54 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 98 MB



