vhdl xil_defaultlib  \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_0/sim/ads8681_block_1_microblaze_0_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_dlmb_v10_0/sim/ads8681_block_1_dlmb_v10_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_ilmb_v10_0/sim/ads8681_block_1_ilmb_v10_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_dlmb_bram_if_cntlr_0/sim/ads8681_block_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_ilmb_bram_if_cntlr_0/sim/ads8681_block_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_axi_intc_0/sim/ads8681_block_1_microblaze_0_axi_intc_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_mdm_1_0/sim/ads8681_block_1_mdm_1_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_rst_clk_wiz_1_100M_0/sim/ads8681_block_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_axi_uartlite_0_0/sim/ads8681_block_1_axi_uartlite_0_0.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/sim/ads8681_block_1_axi_quad_spi_0_0.vhd" \
"../../../bd/ads8681_block_1/sim/ads8681_block_1.vhd" \
"../../../bd/ads8681_block_1/ip/ads8681_block_1_axi_gpio_0_0/sim/ads8681_block_1_axi_gpio_0_0.vhd" \

# Do not sort compile order
nosort
