

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Tue Jul 25 02:51:38 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.625 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   4433|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   44|    4931|   2815|    -|
|Memory           |       30|    -|       6|      6|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    6797|   1216|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|   45|   11734|   8470|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   20|      11|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_12s_80ns_90_5_1_U35    |mul_12s_80ns_90_5_1    |        0|   4|  441|  256|    0|
    |mul_13s_71s_71_5_1_U37     |mul_13s_71s_71_5_1     |        0|   3|  441|  256|    0|
    |mul_40ns_40ns_80_1_1_U36   |mul_40ns_40ns_80_1_1   |        0|   4|    0|   29|    0|
    |mul_43ns_36ns_79_2_1_U38   |mul_43ns_36ns_79_2_1   |        0|   4|  219|  149|    0|
    |mul_49ns_44ns_93_2_1_U39   |mul_49ns_44ns_93_2_1   |        0|   4|  233|   85|    0|
    |mul_50ns_50ns_100_2_1_U40  |mul_50ns_50ns_100_2_1  |        0|   4|  237|   87|    0|
    |mul_54s_6ns_54_2_1_U27     |mul_54s_6ns_54_2_1     |        0|   2|  273|  161|    0|
    |mul_6ns_73ns_79_5_1_U29    |mul_6ns_73ns_79_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_77ns_83_5_1_U34    |mul_6ns_77ns_83_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_82ns_88_5_1_U33    |mul_6ns_82ns_88_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_87ns_93_5_1_U32    |mul_6ns_87ns_93_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_92ns_98_5_1_U31    |mul_6ns_92ns_98_5_1    |        0|   4|  441|  256|    0|
    |mul_71ns_4ns_75_5_1_U28    |mul_71ns_4ns_75_5_1    |        0|   0|  441|  256|    0|
    |mul_83ns_6ns_89_5_1_U30    |mul_83ns_6ns_89_5_1    |        0|   3|  441|  256|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|  44| 4931| 2815|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U41  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                                      Memory                                                     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U                                        |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U                   |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                                            |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1199_6_fu_1986_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1199_7_fu_1992_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln1199_fu_1560_p2       |         +|   0|  0|  109|         109|         109|
    |add_ln666_1_fu_1450_p2      |         +|   0|  0|  110|         103|         103|
    |add_ln666_2_fu_1498_p2      |         +|   0|  0|  109|         109|         109|
    |add_ln666_3_fu_1504_p2      |         +|   0|  0|  109|          93|          93|
    |add_ln666_4_fu_1456_p2      |         +|   0|  0|   90|          83|          83|
    |add_ln666_5_fu_1513_p2      |         +|   0|  0|  109|          93|          93|
    |add_ln666_7_fu_1813_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln666_9_fu_1890_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln666_fu_1490_p2        |         +|   0|  0|  109|         109|         109|
    |b_exp_1_fu_654_p2           |         +|   0|  0|   12|          12|          11|
    |b_exp_fu_594_p2             |         +|   0|  0|   12|          12|          11|
    |exp_Z1P_m_1_l_V_fu_1899_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1822_p2    |         +|   0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1552_p2      |         +|   0|  0|  109|         109|         109|
    |out_exp_V_fu_2087_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_V_fu_2006_p2          |         +|   0|  0|   14|          13|           2|
    |ret_V_15_fu_1576_p2         |         +|   0|  0|  127|         120|         120|
    |ret_V_17_fu_1650_p2         |         +|   0|  0|   14|          13|           1|
    |ret_V_22_fu_1980_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_23_fu_838_p2          |         +|   0|  0|  109|          76|          76|
    |ret_V_24_fu_921_p2          |         +|   0|  0|  109|          82|          82|
    |ret_V_25_fu_1002_p2         |         +|   0|  0|  109|         102|         102|
    |ret_V_26_fu_1093_p2         |         +|   0|  0|  109|         121|         121|
    |ret_V_27_fu_1180_p2         |         +|   0|  0|  109|         126|         126|
    |ret_V_28_fu_1267_p2         |         +|   0|  0|  109|         131|         131|
    |ret_V_29_fu_1387_p2         |         +|   0|  0|  109|         136|         136|
    |ret_V_32_fu_1766_p2         |         +|   0|  0|   43|          36|          36|
    |ret_V_34_fu_1937_p2         |         +|   0|  0|   65|          58|           5|
    |m_diff_V_fu_1691_p2         |         -|   0|  0|   66|          59|          59|
    |ret_V_10_fu_1197_p2         |         -|   0|  0|  109|         126|         126|
    |ret_V_12_fu_1284_p2         |         -|   0|  0|  109|         131|         131|
    |ret_V_14_fu_1404_p2         |         -|   0|  0|  109|         136|         136|
    |ret_V_2_fu_847_p2           |         -|   0|  0|  109|          76|          76|
    |ret_V_4_fu_938_p2           |         -|   0|  0|  109|          82|          82|
    |ret_V_6_fu_1019_p2          |         -|   0|  0|  109|         102|         102|
    |ret_V_8_fu_1110_p2          |         -|   0|  0|  109|         121|         121|
    |ret_V_fu_1533_p2            |         -|   0|  0|  125|         118|         118|
    |and_ln1038_1_fu_2191_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1038_fu_2186_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_1_fu_697_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_2_fu_715_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_fu_691_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_2107_p2        |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_612_p2            |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_2125_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_624_p2           |       and|   0|  0|    2|           1|           1|
    |icmp_ln1018_1_fu_630_p2     |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1018_fu_606_p2       |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1034_fu_2028_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1038_fu_2049_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln369_fu_600_p2        |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln407_1_fu_685_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_2_fu_703_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_fu_679_p2        |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln856_fu_1644_p2       |      icmp|   0|  0|   13|          18|           1|
    |or_ln407_1_fu_2142_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_2_fu_2155_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_3_fu_709_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_2130_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|          64|
    |b_exp_2_fu_660_p3           |    select|   0|  0|   12|           1|          12|
    |b_frac_V_1_fu_741_p3        |    select|   0|  0|   54|           1|          54|
    |r_exp_V_2_fu_2011_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_31_fu_1664_p3         |    select|   0|  0|   13|           1|          13|
    |select_ln1038_fu_2196_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln1340_fu_820_p3     |    select|   0|  0|   76|           1|          76|
    |select_ln369_fu_2204_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln407_1_fu_2147_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_2_fu_2159_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_3_fu_2167_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_4_fu_2175_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_fu_2135_p3     |    select|   0|  0|   63|           1|          62|
    |select_ln657_fu_2112_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln658_fu_2041_p3     |    select|   0|  0|   63|           1|           1|
    |select_ln855_fu_1656_p3     |    select|   0|  0|   13|           1|          13|
    |tmp_25_fu_2075_p3           |    select|   0|  0|   52|           1|          52|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1022_fu_2120_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln369_fu_673_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln657_fu_2181_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln964_fu_618_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4433|        3479|        4012|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Elog2_V_reg_2641                     |   90|   0|   90|          0|
    |Z2_V_reg_2698                        |    8|   0|    8|          0|
    |Z3_V_reg_2705                        |    8|   0|    8|          0|
    |Z3_V_reg_2705_pp0_iter59_reg         |    8|   0|    8|          0|
    |Z4_reg_2710                          |   35|   0|   35|          0|
    |a_1_reg_2350                         |    6|   0|    6|          0|
    |a_2_reg_2382                         |    6|   0|    6|          0|
    |a_reg_2313                           |    4|   0|    4|          0|
    |add_ln1199_reg_2646                  |  109|   0|  109|          0|
    |add_ln666_1_reg_2611                 |  103|   0|  103|          0|
    |add_ln666_2_reg_2626                 |  109|   0|  109|          0|
    |add_ln666_4_reg_2616                 |   83|   0|   83|          0|
    |add_ln666_5_reg_2631                 |   93|   0|   93|          0|
    |and_ln407_1_reg_2279                 |    1|   0|    1|          0|
    |and_ln407_2_reg_2285                 |    1|   0|    1|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |b_exp_2_reg_2264                     |   12|   0|   12|          0|
    |b_frac_V_1_reg_2291                  |   54|   0|   54|          0|
    |b_frac_tilde_inverse_V_reg_2296      |    6|   0|    6|          0|
    |exp_Z1P_m_1_V_reg_2798               |   50|   0|   50|          0|
    |exp_Z1_V_reg_2793                    |   58|   0|   58|          0|
    |exp_Z1_V_reg_2793_pp0_iter66_reg     |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_2803                 |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_2761               |   44|   0|   44|          0|
    |f_Z3_reg_2731                        |   26|   0|   26|          0|
    |icmp_ln1018_1_reg_2253               |    1|   0|    1|          0|
    |icmp_ln1018_reg_2235                 |    1|   0|    1|          0|
    |icmp_ln1034_reg_2840                 |    1|   0|    1|          0|
    |icmp_ln1038_reg_2845                 |    1|   0|    1|          0|
    |log_sum_V_reg_2591                   |  109|   0|  109|          0|
    |logn_V_3_reg_2601                    |   92|   0|   92|          0|
    |logn_V_4_reg_2606                    |   87|   0|   87|          0|
    |logn_V_reg_2596                      |  105|   0|  105|          0|
    |m_diff_hi_V_reg_2693                 |    8|   0|    8|          0|
    |mul_ln691_reg_2306                   |   54|   0|   54|          0|
    |p_Result_13_reg_2656                 |    1|   0|    1|          0|
    |p_Result_13_reg_2656_pp0_iter50_reg  |    1|   0|    1|          0|
    |p_Result_s_reg_2259                  |    1|   0|    1|          0|
    |r_V_21_reg_2339                      |   75|   0|   75|          0|
    |r_V_22_reg_2371                      |   79|   0|   79|          0|
    |r_V_23_reg_2403                      |   89|   0|   89|          0|
    |r_V_24_reg_2435                      |   98|   0|   98|          0|
    |r_V_25_reg_2467                      |   93|   0|   93|          0|
    |r_V_26_reg_2499                      |   88|   0|   88|          0|
    |r_V_27_reg_2536                      |   83|   0|   83|          0|
    |r_V_reg_2823                         |  100|   0|  100|          0|
    |ret_V_15_reg_2651                    |  120|   0|  120|          0|
    |ret_V_31_reg_2676                    |   13|   0|   13|          0|
    |ret_V_32_reg_2725                    |   36|   0|   36|          0|
    |ret_V_33_reg_2736                    |   34|   0|   43|          9|
    |ret_V_33_reg_2736_pp0_iter61_reg     |   34|   0|   43|          9|
    |ret_V_34_reg_2818                    |   58|   0|   58|          0|
    |ret_V_4_reg_2376                     |   82|   0|   82|          0|
    |rhs_s_reg_2621                       |   79|   0|   79|          0|
    |select_ln657_reg_2850                |   63|   0|   64|          1|
    |tmp_10_reg_2324                      |    1|   0|    1|          0|
    |tmp_11_reg_2483                      |    6|   0|    6|          0|
    |tmp_12_reg_2504                      |   77|   0|   77|          0|
    |tmp_13_reg_2510                      |   71|   0|   71|          0|
    |tmp_14_reg_2515                      |    6|   0|    6|          0|
    |tmp_15_reg_2581                      |   72|   0|   72|          0|
    |tmp_15_reg_2581_pp0_iter46_reg       |   72|   0|   72|          0|
    |tmp_16_reg_2586                      |   40|   0|   40|          0|
    |tmp_17_reg_2767                      |   40|   0|   40|          0|
    |tmp_24_reg_2229                      |   52|   0|   52|          0|
    |tmp_2_reg_2419                       |    6|   0|    6|          0|
    |tmp_3_reg_2440                       |   87|   0|   87|          0|
    |tmp_4_reg_2446                       |   81|   0|   81|          0|
    |tmp_5_reg_2451                       |    6|   0|    6|          0|
    |tmp_6_reg_2472                       |   82|   0|   82|          0|
    |tmp_8_reg_2356                       |   67|   0|   67|          0|
    |tmp_9_reg_2478                       |   76|   0|   76|          0|
    |tmp_s_reg_2414                       |   86|   0|   86|          0|
    |trunc_ln1199_2_reg_2835              |   56|   0|   56|          0|
    |trunc_ln1199_reg_2830                |   57|   0|   57|          0|
    |trunc_ln666_1_reg_2688               |   59|   0|   59|          0|
    |trunc_ln666_2_reg_2788               |   36|   0|   36|          0|
    |trunc_ln666_3_reg_2388               |   76|   0|   76|          0|
    |trunc_ln666_reg_2319                 |   50|   0|   50|          0|
    |trunc_ln666_s_reg_2751               |   20|   0|   20|          0|
    |trunc_ln8_reg_2636                   |   73|   0|   73|          0|
    |trunc_ln9_reg_2666                   |   59|   0|   59|          0|
    |x_is_1_reg_2240                      |    1|   0|    1|          0|
    |x_is_p1_reg_2247                     |    1|   0|    1|          0|
    |z2_V_reg_2344                        |   73|   0|   73|          0|
    |z4_V_reg_2408                        |   92|   0|   92|          0|
    |zext_ln541_reg_2269                  |    6|   0|   64|         58|
    |Z2_V_reg_2698                        |   64|  32|    8|          0|
    |a_1_reg_2350                         |   64|  32|    6|          0|
    |a_2_reg_2382                         |   64|  32|    6|          0|
    |a_reg_2313                           |   64|  32|    4|          0|
    |and_ln407_1_reg_2279                 |   64|  32|    1|          0|
    |and_ln407_2_reg_2285                 |   64|  32|    1|          0|
    |b_exp_2_reg_2264                     |   64|  32|   12|          0|
    |exp_Z2P_m_1_V_reg_2761               |   64|  32|   44|          0|
    |icmp_ln1018_1_reg_2253               |   64|  32|    1|          0|
    |icmp_ln1018_reg_2235                 |   64|  32|    1|          0|
    |m_diff_hi_V_reg_2693                 |   64|  32|    8|          0|
    |mul_ln691_reg_2306                   |   64|  32|   54|          0|
    |ret_V_15_reg_2651                    |   64|  32|  120|          0|
    |ret_V_31_reg_2676                    |   64|  32|   13|          0|
    |ret_V_32_reg_2725                    |   64|  32|   36|          0|
    |ret_V_4_reg_2376                     |   64|  32|   82|          0|
    |tmp_10_reg_2324                      |   64|  32|    1|          0|
    |tmp_11_reg_2483                      |   64|  32|    6|          0|
    |tmp_12_reg_2504                      |   64|  32|   77|          0|
    |tmp_13_reg_2510                      |   64|  32|   71|          0|
    |tmp_14_reg_2515                      |   64|  32|    6|          0|
    |tmp_17_reg_2767                      |   64|  32|   40|          0|
    |tmp_2_reg_2419                       |   64|  32|    6|          0|
    |tmp_3_reg_2440                       |   64|  32|   87|          0|
    |tmp_4_reg_2446                       |   64|  32|   81|          0|
    |tmp_5_reg_2451                       |   64|  32|    6|          0|
    |tmp_6_reg_2472                       |   64|  32|   82|          0|
    |tmp_8_reg_2356                       |   64|  32|   67|          0|
    |tmp_9_reg_2478                       |   64|  32|   76|          0|
    |tmp_s_reg_2414                       |   64|  32|   86|          0|
    |trunc_ln666_3_reg_2388               |   64|  32|   76|          0|
    |trunc_ln666_reg_2319                 |   64|  32|   50|          0|
    |trunc_ln9_reg_2666                   |   64|  32|   59|          0|
    |x_is_1_reg_2240                      |   64|  32|    1|          0|
    |x_is_p1_reg_2247                     |   64|  32|    1|          0|
    |z2_V_reg_2344                        |   64|  32|   73|          0|
    |z4_V_reg_2408                        |   64|  32|   92|          0|
    |zext_ln541_reg_2269                  |   64|  32|   64|         58|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 6797|1216| 5947|        135|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 70


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 1
  Pipeline-0 : II = 1, D = 70, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.56>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 71 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 72 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 73 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 74 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i64 %data_V"   --->   Operation 75 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_23" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 76 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln513, i12 3073" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 77 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.99ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 78 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (2.89ns)   --->   "%icmp_ln1018 = icmp_eq  i52 %tmp_24, i52 0"   --->   Operation 79 'icmp' 'icmp_ln1018' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1018" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 80 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln964 = xor i1 %p_Result_11, i1 1"   --->   Operation 81 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln964" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 82 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.88ns)   --->   "%icmp_ln1018_1 = icmp_eq  i11 %tmp_23, i11 2047"   --->   Operation 83 'icmp' 'icmp_ln1018_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 84 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 85 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln513, i12 3074" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 86 'add' 'b_exp_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 87 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0"   --->   Operation 88 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 89 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 90 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 91 [1/1] (0.97ns)   --->   "%xor_ln369 = xor i1 %x_is_1, i1 1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 91 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.88ns)   --->   "%icmp_ln407 = icmp_ne  i11 %tmp_23, i11 2047" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 92 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.88ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %tmp_23, i11 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 93 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 94 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 95 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.88ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %tmp_23, i11 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 96 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_2)   --->   "%or_ln407_3 = or i1 %icmp_ln1018_1, i1 %icmp_ln407_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 97 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln407_2 = and i1 %or_ln407_3, i1 %xor_ln369" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 98 'and' 'and_ln407_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_12 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_24, i1 0"   --->   Operation 99 'bitconcatenate' 'p_Result_12' <Predicate = (!p_Result_s & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_20 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %tmp_24"   --->   Operation 100 'bitconcatenate' 'r_V_20' <Predicate = (p_Result_s & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1340_1 = zext i53 %r_V_20"   --->   Operation 101 'zext' 'zext_ln1340_1' <Predicate = (p_Result_s & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %p_Result_s, i54 %zext_ln1340_1, i54 %p_Result_12" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 102 'select' 'b_frac_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 103 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 104 'zext' 'zext_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (8.62ns)   --->   "%mul_ln691 = mul i54 %b_frac_V_1, i54 %zext_ln691"   --->   Operation 105 'mul' 'mul_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 106 [1/2] (8.62ns)   --->   "%mul_ln691 = mul i54 %b_frac_V_1, i54 %zext_ln691"   --->   Operation 106 'mul' 'mul_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln691, i32 50, i32 53"   --->   Operation 107 'partselect' 'a' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln666 = trunc i54 %mul_ln691"   --->   Operation 108 'trunc' 'trunc_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln691, i32 53"   --->   Operation 109 'bitselect' 'tmp_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln691, i17 0"   --->   Operation 110 'bitconcatenate' 'z1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1123 = zext i4 %a"   --->   Operation 111 'zext' 'zext_ln1123' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1125 = zext i71 %z1_V"   --->   Operation 112 'zext' 'zext_ln1125' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 113 [5/5] (6.97ns)   --->   "%r_V_21 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 113 'mul' 'r_V_21' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 114 [4/5] (6.97ns)   --->   "%r_V_21 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 114 'mul' 'r_V_21' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 115 [3/5] (6.97ns)   --->   "%r_V_21 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 115 'mul' 'r_V_21' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 116 [2/5] (6.97ns)   --->   "%r_V_21 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 116 'mul' 'r_V_21' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 117 [1/5] (6.97ns)   --->   "%r_V_21 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 117 'mul' 'r_V_21' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.81>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln691, i16 0"   --->   Operation 118 'bitconcatenate' 'sf' <Predicate = (!tmp_10 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln691, i17 0"   --->   Operation 119 'bitconcatenate' 'tmp_7' <Predicate = (tmp_10 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i75 %sf"   --->   Operation 120 'zext' 'zext_ln1340' <Predicate = (!tmp_10 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.15ns)   --->   "%select_ln1340 = select i1 %tmp_10, i76 %tmp_7, i76 %zext_ln1340"   --->   Operation 121 'select' 'select_ln1340' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln666, i25 0"   --->   Operation 122 'bitconcatenate' 'lhs' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1199 = zext i75 %lhs"   --->   Operation 123 'zext' 'zext_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_23 = add i76 %select_ln1340, i76 %zext_ln1199"   --->   Operation 124 'add' 'ret_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1200 = zext i75 %r_V_21"   --->   Operation 125 'zext' 'zext_ln1200' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_23, i76 %zext_ln1200"   --->   Operation 126 'sub' 'ret_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 127 'partselect' 'z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 128 'partselect' 'a_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 129 'partselect' 'tmp_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1123_1 = zext i6 %a_1"   --->   Operation 130 'zext' 'zext_ln1123_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1125_1 = zext i73 %z2_V"   --->   Operation 131 'zext' 'zext_ln1125_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_11 : Operation 132 [5/5] (6.97ns)   --->   "%r_V_22 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 132 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 133 [4/5] (6.97ns)   --->   "%r_V_22 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 133 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 134 [3/5] (6.97ns)   --->   "%r_V_22 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 134 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 135 [2/5] (6.97ns)   --->   "%r_V_22 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 135 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 136 [1/5] (6.97ns)   --->   "%r_V_22 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 136 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.83>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i73 %z2_V"   --->   Operation 137 'zext' 'zext_ln671' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln671"   --->   Operation 138 'bitconcatenate' 'eZ' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_8, i14 0"   --->   Operation 139 'bitconcatenate' 'lhs_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1199_1 = zext i81 %lhs_2"   --->   Operation 140 'zext' 'zext_ln1199_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i81 %eZ"   --->   Operation 141 'zext' 'zext_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i82 %zext_ln666, i82 %zext_ln1199_1"   --->   Operation 142 'add' 'ret_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_22, i1 0"   --->   Operation 143 'bitconcatenate' 'rhs_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1200_1 = zext i80 %rhs_3"   --->   Operation 144 'zext' 'zext_ln1200_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_24, i82 %zext_ln1200_1"   --->   Operation 145 'sub' 'ret_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 146 'partselect' 'a_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln666_3 = trunc i82 %ret_V_4"   --->   Operation 147 'trunc' 'trunc_ln666_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 148 'bitconcatenate' 'z3_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1123_2 = zext i6 %a_2"   --->   Operation 149 'zext' 'zext_ln1123_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1125_2 = zext i83 %z3_V"   --->   Operation 150 'zext' 'zext_ln1125_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 151 [5/5] (6.97ns)   --->   "%r_V_23 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 151 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 152 [4/5] (6.97ns)   --->   "%r_V_23 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 152 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 153 [3/5] (6.97ns)   --->   "%r_V_23 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 153 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 154 [2/5] (6.97ns)   --->   "%r_V_23 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 154 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 155 [1/5] (6.97ns)   --->   "%r_V_23 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 155 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 156 'bitconcatenate' 'eZ_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln666_3, i25 0"   --->   Operation 157 'bitconcatenate' 'lhs_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1199_2 = zext i101 %lhs_4"   --->   Operation 158 'zext' 'zext_ln1199_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i96 %eZ_1"   --->   Operation 159 'zext' 'zext_ln666_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i102 %zext_ln1199_2, i102 %zext_ln666_1"   --->   Operation 160 'add' 'ret_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_23, i6 0"   --->   Operation 161 'bitconcatenate' 'rhs_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1200_2 = zext i95 %rhs_6"   --->   Operation 162 'zext' 'zext_ln1200_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_25, i102 %zext_ln1200_2"   --->   Operation 163 'sub' 'ret_V_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 164 'partselect' 'z4_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 165 'partselect' 'tmp_s' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 166 'partselect' 'tmp_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1123_4 = zext i6 %tmp_2"   --->   Operation 167 'zext' 'zext_ln1123_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1125_6 = zext i92 %z4_V"   --->   Operation 168 'zext' 'zext_ln1125_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 169 [5/5] (6.97ns)   --->   "%r_V_24 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 169 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 170 [4/5] (6.97ns)   --->   "%r_V_24 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 170 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 171 [3/5] (6.97ns)   --->   "%r_V_24 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 171 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 172 [2/5] (6.97ns)   --->   "%r_V_24 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 172 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 173 [1/5] (6.97ns)   --->   "%r_V_24 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 173 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln671_1 = zext i92 %z4_V"   --->   Operation 174 'zext' 'zext_ln671_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln671_1"   --->   Operation 175 'bitconcatenate' 'eZ_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0"   --->   Operation 176 'bitconcatenate' 'lhs_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1199_3 = zext i120 %lhs_6"   --->   Operation 177 'zext' 'zext_ln1199_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln666_2 = zext i110 %eZ_2"   --->   Operation 178 'zext' 'zext_ln666_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i121 %zext_ln1199_3, i121 %zext_ln666_2"   --->   Operation 179 'add' 'ret_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_24, i11 0"   --->   Operation 180 'bitconcatenate' 'rhs_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1200_3 = zext i109 %rhs_9"   --->   Operation 181 'zext' 'zext_ln1200_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_26, i121 %zext_ln1200_3"   --->   Operation 182 'sub' 'ret_V_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 183 'partselect' 'tmp_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 184 'partselect' 'tmp_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 185 'partselect' 'tmp_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1123_5 = zext i6 %tmp_5"   --->   Operation 186 'zext' 'zext_ln1123_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1125_7 = zext i87 %tmp_3"   --->   Operation 187 'zext' 'zext_ln1125_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_29 : Operation 188 [5/5] (6.97ns)   --->   "%r_V_25 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 188 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 189 [4/5] (6.97ns)   --->   "%r_V_25 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 189 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 190 [3/5] (6.97ns)   --->   "%r_V_25 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 190 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 191 [2/5] (6.97ns)   --->   "%r_V_25 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 191 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 192 [1/5] (6.97ns)   --->   "%r_V_25 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 192 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.12>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_3"   --->   Operation 193 'bitconcatenate' 'eZ_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_4, i44 0"   --->   Operation 194 'bitconcatenate' 'lhs_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1199_4 = zext i125 %lhs_8"   --->   Operation 195 'zext' 'zext_ln1199_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln666_3 = zext i110 %eZ_3"   --->   Operation 196 'zext' 'zext_ln666_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i126 %zext_ln1199_4, i126 %zext_ln666_3"   --->   Operation 197 'add' 'ret_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 198 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_25, i16 0"   --->   Operation 198 'bitconcatenate' 'rhs_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1200_4 = zext i109 %rhs_12"   --->   Operation 199 'zext' 'zext_ln1200_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_27, i126 %zext_ln1200_4"   --->   Operation 200 'sub' 'ret_V_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 201 'partselect' 'tmp_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 202 'partselect' 'tmp_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_34 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 203 'partselect' 'tmp_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1123_6 = zext i6 %tmp_11"   --->   Operation 204 'zext' 'zext_ln1123_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1125_8 = zext i82 %tmp_6"   --->   Operation 205 'zext' 'zext_ln1125_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_35 : Operation 206 [5/5] (6.97ns)   --->   "%r_V_26 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 206 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 207 [4/5] (6.97ns)   --->   "%r_V_26 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 207 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.97>
ST_37 : Operation 208 [3/5] (6.97ns)   --->   "%r_V_26 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 208 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 209 [2/5] (6.97ns)   --->   "%r_V_26 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 209 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 210 [1/5] (6.97ns)   --->   "%r_V_26 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 210 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.26>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_6"   --->   Operation 211 'bitconcatenate' 'eZ_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 212 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_9, i54 0"   --->   Operation 212 'bitconcatenate' 'lhs_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1199_5 = zext i130 %lhs_10"   --->   Operation 213 'zext' 'zext_ln1199_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln666_4 = zext i110 %eZ_4"   --->   Operation 214 'zext' 'zext_ln666_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i131 %zext_ln1199_5, i131 %zext_ln666_4"   --->   Operation 215 'add' 'ret_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 216 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_26, i21 0"   --->   Operation 216 'bitconcatenate' 'rhs_15' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1200_5 = zext i109 %rhs_15"   --->   Operation 217 'zext' 'zext_ln1200_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 218 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_28, i131 %zext_ln1200_5"   --->   Operation 218 'sub' 'ret_V_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 219 'partselect' 'tmp_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 220 'partselect' 'tmp_13' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 221 'partselect' 'tmp_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1123_7 = zext i6 %tmp_14"   --->   Operation 222 'zext' 'zext_ln1123_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_41 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1125_9 = zext i77 %tmp_12"   --->   Operation 223 'zext' 'zext_ln1125_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_41 : Operation 224 [5/5] (6.97ns)   --->   "%r_V_27 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 224 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 225 [4/5] (6.97ns)   --->   "%r_V_27 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 225 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.97>
ST_43 : Operation 226 [3/5] (6.97ns)   --->   "%r_V_27 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 226 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 227 [2/5] (6.97ns)   --->   "%r_V_27 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 227 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln666 = sext i12 %b_exp_2"   --->   Operation 228 'sext' 'sext_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_45 : Operation 229 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 229 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 230 [1/5] (6.97ns)   --->   "%r_V_27 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 230 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.42>
ST_46 : Operation 231 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 231 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 232 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 232 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 233 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 233 'load' 'log_sum_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_46 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a"   --->   Operation 234 'zext' 'zext_ln541_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 235 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 235 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 236 [2/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 236 'load' 'logn_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_46 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i6 %a_1"   --->   Operation 237 'zext' 'zext_ln541_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 238 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64 0, i64 %zext_ln541_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 238 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 239 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 239 'load' 'logn_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_46 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i6 %a_2"   --->   Operation 240 'zext' 'zext_ln541_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 241 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64 0, i64 %zext_ln541_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 241 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 242 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 242 'load' 'logn_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_46 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i6 %tmp_2"   --->   Operation 243 'zext' 'zext_ln541_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 244 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64 0, i64 %zext_ln541_8" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 244 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 245 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 245 'load' 'logn_V_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_46 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i6 %tmp_5"   --->   Operation 246 'zext' 'zext_ln541_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 247 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64 0, i64 %zext_ln541_9" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 247 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 248 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 248 'load' 'logn_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_46 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln541_10 = zext i6 %tmp_11"   --->   Operation 249 'zext' 'zext_ln541_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64 0, i64 %zext_ln541_10" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 251 [2/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 251 'load' 'logn_V_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_46 : Operation 252 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_12"   --->   Operation 252 'bitconcatenate' 'eZ_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_13, i64 0"   --->   Operation 253 'bitconcatenate' 'lhs_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1199_6 = zext i135 %lhs_12"   --->   Operation 254 'zext' 'zext_ln1199_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln666_5 = zext i110 %eZ_5"   --->   Operation 255 'zext' 'zext_ln666_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i136 %zext_ln1199_6, i136 %zext_ln666_5"   --->   Operation 256 'add' 'ret_V_29' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 257 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_27, i26 0"   --->   Operation 257 'bitconcatenate' 'rhs_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1200_6 = zext i109 %rhs_18"   --->   Operation 258 'zext' 'zext_ln1200_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 259 [1/1] (7.42ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_29, i136 %zext_ln1200_6"   --->   Operation 259 'sub' 'ret_V_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln541_11 = zext i6 %tmp_14"   --->   Operation 260 'zext' 'zext_ln541_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 261 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64 0, i64 %zext_ln541_11" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 261 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 262 [2/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 262 'load' 'logn_V_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_46 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 263 'partselect' 'tmp_15' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_46 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 264 'partselect' 'tmp_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.51>
ST_47 : Operation 265 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 265 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 266 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 266 'load' 'log_sum_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_47 : Operation 267 [1/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 267 'load' 'logn_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_47 : Operation 268 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 268 'load' 'logn_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_47 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i102 %logn_V_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 269 'zext' 'zext_ln223' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_47 : Operation 270 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 270 'load' 'logn_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_47 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i97 %logn_V_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 271 'zext' 'zext_ln223_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_47 : Operation 272 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 272 'load' 'logn_V_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_47 : Operation 273 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 273 'load' 'logn_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_47 : Operation 274 [1/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 274 'load' 'logn_V_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_47 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i82 %logn_V_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 275 'zext' 'zext_ln223_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_47 : Operation 276 [1/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 276 'load' 'logn_V_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_47 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i77 %logn_V_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 277 'zext' 'zext_ln223_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_47 : Operation 278 [1/1] (4.60ns)   --->   "%add_ln666_1 = add i103 %zext_ln223, i103 %zext_ln223_1"   --->   Operation 278 'add' 'add_ln666_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 279 [1/1] (4.03ns)   --->   "%add_ln666_4 = add i83 %zext_ln223_4, i83 %zext_ln223_5"   --->   Operation 279 'add' 'add_ln666_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1122_2 = zext i40 %tmp_16"   --->   Operation 280 'zext' 'zext_ln1122_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_47 : Operation 281 [1/1] (8.51ns)   --->   "%r_V_28 = mul i80 %zext_ln1122_2, i80 %zext_ln1122_2"   --->   Operation 281 'mul' 'r_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 282 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_28, i32 1, i32 79"   --->   Operation 282 'partselect' 'rhs_s' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 283 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 283 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 284 [1/1] (0.00ns)   --->   "%logn_V_i_cast = zext i105 %logn_V" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 284 'zext' 'logn_V_i_cast' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i92 %logn_V_3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 285 'zext' 'zext_ln223_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i87 %logn_V_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 286 'zext' 'zext_ln223_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln666 = add i109 %log_sum_V, i109 %logn_V_i_cast"   --->   Operation 287 'add' 'add_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln666_6 = zext i103 %add_ln666_1"   --->   Operation 288 'zext' 'zext_ln666_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 289 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln666_2 = add i109 %zext_ln666_6, i109 %add_ln666"   --->   Operation 289 'add' 'add_ln666_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln666_3 = add i93 %zext_ln223_2, i93 %zext_ln223_3"   --->   Operation 290 'add' 'add_ln666_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln666_7 = zext i83 %add_ln666_4"   --->   Operation 291 'zext' 'zext_ln666_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 292 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln666_5 = add i93 %zext_ln666_7, i93 %add_ln666_3"   --->   Operation 292 'add' 'add_ln666_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 293 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_15, i45 0"   --->   Operation 293 'bitconcatenate' 'lhs_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1200_7 = zext i117 %lhs_V"   --->   Operation 294 'zext' 'zext_ln1200_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1200_8 = zext i79 %rhs_s"   --->   Operation 295 'zext' 'zext_ln1200_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_48 : Operation 296 [1/1] (5.03ns)   --->   "%ret_V = sub i118 %zext_ln1200_7, i118 %zext_ln1200_8"   --->   Operation 296 'sub' 'ret_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 297 'partselect' 'trunc_ln8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.97>
ST_49 : Operation 298 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 298 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln666_8 = zext i93 %add_ln666_5"   --->   Operation 299 'zext' 'zext_ln666_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln666_8, i109 %add_ln666_2"   --->   Operation 300 'add' 'log_sum_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1199 = sext i73 %trunc_ln8"   --->   Operation 301 'sext' 'sext_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 302 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln1199 = add i109 %log_sum_V_1, i109 %sext_ln1199"   --->   Operation 302 'add' 'add_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 6.17>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 303 'bitconcatenate' 'lhs_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1199_1 = sext i109 %add_ln1199"   --->   Operation 304 'sext' 'sext_ln1199_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 305 [1/1] (5.12ns)   --->   "%ret_V_15 = add i120 %sext_ln1199_1, i120 %lhs_V_2"   --->   Operation 305 'add' 'ret_V_15' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 306 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_15, i32 104, i32 119"   --->   Operation 306 'partselect' 'm_fix_hi_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 307 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_15, i32 119"   --->   Operation 307 'bitselect' 'p_Result_13' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1123 = sext i16 %m_fix_hi_V"   --->   Operation 308 'sext' 'sext_ln1123' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 309 [3/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_29 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 309 'mul' 'r_V_29' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_15, i32 49, i32 107"   --->   Operation 310 'partselect' 'trunc_ln9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 1.05>
ST_51 : Operation 311 [2/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_29 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 311 'mul' 'r_V_29' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 2.10>
ST_52 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_29 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 312 'mul' 'r_V_29' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 313 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_13, i18 131072"   --->   Operation 313 'bitconcatenate' 'rhs_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1199_2 = sext i19 %rhs_19"   --->   Operation 314 'sext' 'sext_ln1199_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 315 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_29, i31 %sext_ln1199_2"   --->   Operation 315 'add' 'ret_V_30' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 5.23>
ST_53 : Operation 316 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_29, i31 %sext_ln1199_2"   --->   Operation 316 'add' 'ret_V_30' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_30, i32 18, i32 30"   --->   Operation 317 'partselect' 'trunc_ln' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_53 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_30, i32 30"   --->   Operation 318 'bitselect' 'p_Result_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_53 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln856 = trunc i31 %ret_V_30"   --->   Operation 319 'trunc' 'trunc_ln856' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_53 : Operation 320 [1/1] (2.43ns)   --->   "%icmp_ln856 = icmp_eq  i18 %trunc_ln856, i18 0"   --->   Operation 320 'icmp' 'icmp_ln856' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 321 [1/1] (1.67ns)   --->   "%ret_V_17 = add i13 %trunc_ln, i13 1"   --->   Operation 321 'add' 'ret_V_17' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%select_ln855 = select i1 %icmp_ln856, i13 %trunc_ln, i13 %ret_V_17"   --->   Operation 322 'select' 'select_ln855' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 323 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_31 = select i1 %p_Result_5, i13 %select_ln855, i13 %trunc_ln"   --->   Operation 323 'select' 'ret_V_31' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.97>
ST_54 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1122 = sext i13 %ret_V_31"   --->   Operation 324 'sext' 'sext_ln1122' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_54 : Operation 325 [5/5] (6.97ns)   --->   "%r_V_14 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 325 'mul' 'r_V_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 326 [4/5] (6.97ns)   --->   "%r_V_14 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 326 'mul' 'r_V_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.97>
ST_56 : Operation 327 [3/5] (6.97ns)   --->   "%r_V_14 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 327 'mul' 'r_V_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 328 [2/5] (6.97ns)   --->   "%r_V_14 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 328 'mul' 'r_V_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 329 [1/5] (6.97ns)   --->   "%r_V_14 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 329 'mul' 'r_V_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln666_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_14, i32 12, i32 70"   --->   Operation 330 'partselect' 'trunc_ln666_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 6.64>
ST_59 : Operation 331 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln9, i59 %trunc_ln666_1"   --->   Operation 331 'sub' 'm_diff_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 332 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 332 'partselect' 'm_diff_hi_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 333 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 333 'partselect' 'Z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 334 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 334 'partselect' 'Z3_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 335 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 335 'trunc' 'Z4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 336 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 336 'partselect' 'Z4_ind' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z4_ind"   --->   Operation 337 'zext' 'zext_ln541_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 338 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 338 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 339 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 339 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_59 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %Z3_V"   --->   Operation 340 'zext' 'zext_ln541_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 341 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_4"   --->   Operation 341 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_59 : Operation 342 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 342 'load' 'f_Z3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 60 <SV = 59> <Delay = 5.92>
ST_60 : Operation 343 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 343 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_60 : Operation 344 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 344 'partselect' 'r' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_60 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln666_9 = zext i35 %Z4"   --->   Operation 345 'zext' 'zext_ln666_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_60 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln666_10 = zext i10 %r"   --->   Operation 346 'zext' 'zext_ln666_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_60 : Operation 347 [1/1] (2.67ns)   --->   "%ret_V_32 = add i36 %zext_ln666_9, i36 %zext_ln666_10"   --->   Operation 347 'add' 'ret_V_32' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 348 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 348 'load' 'f_Z3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 61 <SV = 60> <Delay = 8.05>
ST_61 : Operation 349 [1/1] (0.00ns)   --->   "%ret_V_33 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 349 'bitconcatenate' 'ret_V_33' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_61 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1122 = zext i43 %ret_V_33"   --->   Operation 350 'zext' 'zext_ln1122' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_61 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1125_3 = zext i36 %ret_V_32"   --->   Operation 351 'zext' 'zext_ln1125_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_61 : Operation 352 [2/2] (8.05ns)   --->   "%r_V_16 = mul i79 %zext_ln1122, i79 %zext_ln1125_3"   --->   Operation 352 'mul' 'r_V_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.05>
ST_62 : Operation 353 [1/2] (8.05ns)   --->   "%r_V_16 = mul i79 %zext_ln1122, i79 %zext_ln1125_3"   --->   Operation 353 'mul' 'r_V_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln666_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_16, i32 59, i32 78"   --->   Operation 354 'partselect' 'trunc_ln666_s' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_62 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %Z2_V"   --->   Operation 355 'zext' 'zext_ln541_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_62 : Operation 356 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_5"   --->   Operation 356 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_62 : Operation 357 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 357 'load' 'f_Z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 63 <SV = 62> <Delay = 5.67>
ST_63 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1199_7 = zext i43 %ret_V_33"   --->   Operation 358 'zext' 'zext_ln1199_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln666_11 = zext i20 %trunc_ln666_s"   --->   Operation 359 'zext' 'zext_ln666_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 360 [1/1] (2.71ns)   --->   "%add_ln666_7 = add i36 %ret_V_32, i36 %zext_ln666_11"   --->   Operation 360 'add' 'add_ln666_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln666_12 = zext i36 %add_ln666_7"   --->   Operation 361 'zext' 'zext_ln666_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 362 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln666_12, i44 %zext_ln1199_7"   --->   Operation 362 'add' 'exp_Z2P_m_1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 363 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 363 'load' 'f_Z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_63 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 364 'partselect' 'tmp_17' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 8.62>
ST_64 : Operation 365 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_17"   --->   Operation 365 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_64 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1122_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 366 'zext' 'zext_ln1122_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_64 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1125_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 367 'zext' 'zext_ln1125_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_64 : Operation 368 [2/2] (8.62ns)   --->   "%r_V_18 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_4"   --->   Operation 368 'mul' 'r_V_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.62>
ST_65 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %m_diff_hi_V"   --->   Operation 369 'zext' 'zext_ln541_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_65 : Operation 370 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 370 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_65 : Operation 371 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 371 'load' 'exp_Z1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_65 : Operation 372 [1/2] (8.62ns)   --->   "%r_V_18 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_4"   --->   Operation 372 'mul' 'r_V_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln666_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_18, i32 57, i32 92"   --->   Operation 373 'partselect' 'trunc_ln666_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 6.17>
ST_66 : Operation 374 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 374 'load' 'exp_Z1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_66 : Operation 375 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_17, i2 0"   --->   Operation 375 'bitconcatenate' 'lhs_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_66 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1199_8 = zext i51 %lhs_V_4"   --->   Operation 376 'zext' 'zext_ln1199_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_66 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln666_13 = zext i36 %trunc_ln666_2"   --->   Operation 377 'zext' 'zext_ln666_13' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_66 : Operation 378 [1/1] (2.98ns)   --->   "%add_ln666_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln666_13"   --->   Operation 378 'add' 'add_ln666_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln666_14 = zext i44 %add_ln666_9"   --->   Operation 379 'zext' 'zext_ln666_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_66 : Operation 380 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln666_14, i52 %zext_ln1199_8"   --->   Operation 380 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 381 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 381 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_66 : Operation 382 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 382 'partselect' 'exp_Z1_hi_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 8.62>
ST_67 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1123_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 383 'zext' 'zext_ln1123_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_67 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1125_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 384 'zext' 'zext_ln1125_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_67 : Operation 385 [2/2] (8.62ns)   --->   "%r_V = mul i100 %zext_ln1123_3, i100 %zext_ln1125_5"   --->   Operation 385 'mul' 'r_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.62>
ST_68 : Operation 386 [1/1] (3.36ns)   --->   "%ret_V_34 = add i58 %exp_Z1_V, i58 16"   --->   Operation 386 'add' 'ret_V_34' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 387 [1/2] (8.62ns)   --->   "%r_V = mul i100 %zext_ln1123_3, i100 %zext_ln1125_5"   --->   Operation 387 'mul' 'r_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln1199 = trunc i58 %ret_V_34"   --->   Operation 388 'trunc' 'trunc_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_68 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln1199_2 = trunc i58 %ret_V_34"   --->   Operation 389 'trunc' 'trunc_ln1199_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 8.57>
ST_69 : Operation 390 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_34, i49 0"   --->   Operation 390 'bitconcatenate' 'lhs_V_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1199_9 = zext i100 %r_V"   --->   Operation 391 'zext' 'zext_ln1199_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1199, i49 0"   --->   Operation 392 'bitconcatenate' 'trunc_ln1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1199_10 = zext i100 %r_V"   --->   Operation 393 'zext' 'zext_ln1199_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln1199_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1199_2, i49 0"   --->   Operation 394 'bitconcatenate' 'trunc_ln1199_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln1199_11 = zext i100 %r_V"   --->   Operation 395 'zext' 'zext_ln1199_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 396 [1/1] (4.75ns)   --->   "%ret_V_22 = add i107 %lhs_V_7, i107 %zext_ln1199_9"   --->   Operation 396 'add' 'ret_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 397 [1/1] (4.69ns)   --->   "%add_ln1199_6 = add i105 %trunc_ln1199_1, i105 %zext_ln1199_11"   --->   Operation 397 'add' 'add_ln1199_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 398 [1/1] (4.72ns)   --->   "%add_ln1199_7 = add i106 %trunc_ln1, i106 %zext_ln1199_10"   --->   Operation 398 'add' 'add_ln1199_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_22, i32 106"   --->   Operation 399 'bitselect' 'tmp_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 400 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_31, i13 8191"   --->   Operation 400 'add' 'r_exp_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 401 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_19, i13 %ret_V_31, i13 %r_exp_V" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 401 'select' 'r_exp_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 402 'partselect' 'tmp_20' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 403 [1/1] (1.13ns)   --->   "%icmp_ln1034 = icmp_sgt  i3 %tmp_20, i3 0"   --->   Operation 403 'icmp' 'icmp_ln1034' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_15, i32 119"   --->   Operation 404 'bitselect' 'tmp_21' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_21, i64 0, i64 inf" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 405 'select' 'select_ln658' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 406 [1/1] (2.09ns)   --->   "%icmp_ln1038 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 406 'icmp' 'icmp_ln1038' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1199_7, i32 54, i32 105"   --->   Operation 407 'partselect' 'tmp' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1199_6, i32 53, i32 104"   --->   Operation 408 'partselect' 'tmp_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_25 = select i1 %tmp_19, i52 %tmp, i52 %tmp_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 409 'select' 'tmp_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i13 %r_exp_V_2"   --->   Operation 410 'trunc' 'trunc_ln183' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 411 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln183, i11 1023"   --->   Operation 411 'add' 'out_exp_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_25"   --->   Operation 412 'bitconcatenate' 'p_Result_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln524 = bitcast i64 %p_Result_14" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:524]   --->   Operation 413 'bitcast' 'bitcast_ln524' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln1034" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 414 'and' 'and_ln657' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 415 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln524" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 415 'select' 'select_ln657' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.90>
ST_70 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7"   --->   Operation 416 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1022 = xor i1 %icmp_ln1018, i1 1"   --->   Operation 417 'xor' 'xor_ln1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1018_1, i1 %xor_ln1022" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 418 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 419 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 420 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 421 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 422 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 422 'select' 'select_ln407_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln1018_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 423 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64 inf" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 424 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 425 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 425 'select' 'select_ln407_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln407_4 = select i1 %and_ln407_2, i64 %select_ln407_3, i64 %select_ln657" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 426 'select' 'select_ln407_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%xor_ln657 = xor i1 %icmp_ln1034, i1 1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 427 'xor' 'xor_ln657' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%and_ln1038 = and i1 %icmp_ln1038, i1 %xor_ln657"   --->   Operation 428 'and' 'and_ln1038' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%and_ln1038_1 = and i1 %and_ln1038, i1 %and_ln407_1"   --->   Operation 429 'and' 'and_ln1038_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 430 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1038 = select i1 %and_ln1038_1, i64 0, i64 %select_ln407_4"   --->   Operation 430 'select' 'select_ln1038' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_5)   --->   "%select_ln369 = select i1 %x_is_1, i64 %select_ln407_1, i64 %select_ln1038" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 431 'select' 'select_ln369' <Predicate = (!and_ln407_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 432 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_5 = select i1 %and_ln407_2, i64 %select_ln407_3, i64 %select_ln369" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 432 'select' 'select_ln407_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 433 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln407_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 433 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                                                          (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                                                                                             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_11                                                                                                        (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                                                                                                             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                                                                                                             (trunc         ) [ 01100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln513                                                                                                         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
b_exp                                                                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln369                                                                                                         (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1018                                                                                                        (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
x_is_1                                                                                                             (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln964                                                                                                          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                                                                                                            (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln1018_1                                                                                                      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
p_Result_s                                                                                                         (bitselect     ) [ 01100000000000000000000000000000000000000000000000000000000000000000000]
index0                                                                                                             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_1                                                                                                            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_2                                                                                                            (select        ) [ 01111111111111111111111111111111111111111111110000000000000000000000000]
zext_ln541                                                                                                         (zext          ) [ 01111111111111111111111111111111111111111111111000000000000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr                                       (getelementptr ) [ 01100000000000000000000000000000000000000000000000000000000000000000000]
xor_ln369                                                                                                          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln407                                                                                                         (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln407_1                                                                                                       (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407                                                                                                          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407_1                                                                                                        (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln407_2                                                                                                       (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_3                                                                                                         (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407_2                                                                                                        (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
p_Result_12                                                                                                        (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
r_V_20                                                                                                             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340_1                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_V_1                                                                                                         (select        ) [ 01011000000000000000000000000000000000000000000000000000000000000000000]
b_frac_tilde_inverse_V                                                                                             (load          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000]
zext_ln691                                                                                                         (zext          ) [ 01001000000000000000000000000000000000000000000000000000000000000000000]
mul_ln691                                                                                                          (mul           ) [ 01000111111000000000000000000000000000000000000000000000000000000000000]
a                                                                                                                  (partselect    ) [ 01000111111111111111111111111111111111111111111000000000000000000000000]
trunc_ln666                                                                                                        (trunc         ) [ 01000111111000000000000000000000000000000000000000000000000000000000000]
tmp_10                                                                                                             (bitselect     ) [ 01000111111000000000000000000000000000000000000000000000000000000000000]
z1_V                                                                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1123                                                                                                        (zext          ) [ 01000011110000000000000000000000000000000000000000000000000000000000000]
zext_ln1125                                                                                                        (zext          ) [ 01000011110000000000000000000000000000000000000000000000000000000000000]
r_V_21                                                                                                             (mul           ) [ 01000000001000000000000000000000000000000000000000000000000000000000000]
sf                                                                                                                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340                                                                                                        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1340                                                                                                      (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lhs                                                                                                                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199                                                                                                        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_23                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200                                                                                                        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2                                                                                                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
z2_V                                                                                                               (partselect    ) [ 01000000000111111000000000000000000000000000000000000000000000000000000]
a_1                                                                                                                (partselect    ) [ 01000000000111111111111111111111111111111111111000000000000000000000000]
tmp_8                                                                                                              (partselect    ) [ 01000000000111111000000000000000000000000000000000000000000000000000000]
zext_ln1123_1                                                                                                      (zext          ) [ 01000000000011110000000000000000000000000000000000000000000000000000000]
zext_ln1125_1                                                                                                      (zext          ) [ 01000000000011110000000000000000000000000000000000000000000000000000000]
r_V_22                                                                                                             (mul           ) [ 01000000000000001000000000000000000000000000000000000000000000000000000]
zext_ln671                                                                                                         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
eZ                                                                                                                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lhs_2                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_1                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666                                                                                                         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_24                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rhs_3                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_1                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_4                                                                                                            (sub           ) [ 01000000000000000111111000000000000000000000000000000000000000000000000]
a_2                                                                                                                (partselect    ) [ 01000000000000000111111111111111111111111111111000000000000000000000000]
trunc_ln666_3                                                                                                      (trunc         ) [ 01000000000000000111111000000000000000000000000000000000000000000000000]
z3_V                                                                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1123_2                                                                                                      (zext          ) [ 01000000000000000011110000000000000000000000000000000000000000000000000]
zext_ln1125_2                                                                                                      (zext          ) [ 01000000000000000011110000000000000000000000000000000000000000000000000]
r_V_23                                                                                                             (mul           ) [ 01000000000000000000001000000000000000000000000000000000000000000000000]
eZ_1                                                                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lhs_4                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_2                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_1                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_25                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rhs_6                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_2                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_6                                                                                                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
z4_V                                                                                                               (partselect    ) [ 01000000000000000000000111111000000000000000000000000000000000000000000]
tmp_s                                                                                                              (partselect    ) [ 01000000000000000000000111111000000000000000000000000000000000000000000]
tmp_2                                                                                                              (partselect    ) [ 01000000000000000000000111111111111111111111111000000000000000000000000]
zext_ln1123_4                                                                                                      (zext          ) [ 01000000000000000000000011110000000000000000000000000000000000000000000]
zext_ln1125_6                                                                                                      (zext          ) [ 01000000000000000000000011110000000000000000000000000000000000000000000]
r_V_24                                                                                                             (mul           ) [ 01000000000000000000000000001000000000000000000000000000000000000000000]
zext_ln671_1                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
eZ_2                                                                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lhs_6                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_3                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_2                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_26                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rhs_9                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_3                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_8                                                                                                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                                                                                              (partselect    ) [ 01000000000000000000000000000111111000000000000000000000000000000000000]
tmp_4                                                                                                              (partselect    ) [ 01000000000000000000000000000111111000000000000000000000000000000000000]
tmp_5                                                                                                              (partselect    ) [ 01000000000000000000000000000111111111111111111000000000000000000000000]
zext_ln1123_5                                                                                                      (zext          ) [ 01000000000000000000000000000011110000000000000000000000000000000000000]
zext_ln1125_7                                                                                                      (zext          ) [ 01000000000000000000000000000011110000000000000000000000000000000000000]
r_V_25                                                                                                             (mul           ) [ 01000000000000000000000000000000001000000000000000000000000000000000000]
eZ_3                                                                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lhs_8                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_4                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_3                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_27                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rhs_12                                                                                                             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_4                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                                                                                                           (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                                                                                              (partselect    ) [ 01000000000000000000000000000000000111111000000000000000000000000000000]
tmp_9                                                                                                              (partselect    ) [ 01000000000000000000000000000000000111111000000000000000000000000000000]
tmp_11                                                                                                             (partselect    ) [ 01000000000000000000000000000000000111111111111000000000000000000000000]
zext_ln1123_6                                                                                                      (zext          ) [ 01000000000000000000000000000000000011110000000000000000000000000000000]
zext_ln1125_8                                                                                                      (zext          ) [ 01000000000000000000000000000000000011110000000000000000000000000000000]
r_V_26                                                                                                             (mul           ) [ 01000000000000000000000000000000000000001000000000000000000000000000000]
eZ_4                                                                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lhs_10                                                                                                             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_5                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_4                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_28                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rhs_15                                                                                                             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_5                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_12                                                                                                           (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                                                                                             (partselect    ) [ 01000000000000000000000000000000000000000111111000000000000000000000000]
tmp_13                                                                                                             (partselect    ) [ 01000000000000000000000000000000000000000111111000000000000000000000000]
tmp_14                                                                                                             (partselect    ) [ 01000000000000000000000000000000000000000111111000000000000000000000000]
zext_ln1123_7                                                                                                      (zext          ) [ 01000000000000000000000000000000000000000011110000000000000000000000000]
zext_ln1125_9                                                                                                      (zext          ) [ 01000000000000000000000000000000000000000011110000000000000000000000000]
sext_ln666                                                                                                         (sext          ) [ 01000000000000000000000000000000000000000000001111000000000000000000000]
r_V_27                                                                                                             (mul           ) [ 01000000000000000000000000000000000000000000001000000000000000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
zext_ln541_1                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr         (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
zext_ln541_6                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr         (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
zext_ln541_7                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr        (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
zext_ln541_8                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr        (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
zext_ln541_9                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr        (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
zext_ln541_10                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr        (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
eZ_5                                                                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lhs_12                                                                                                             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_6                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_5                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_29                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rhs_18                                                                                                             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_6                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                                                                                                           (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_11                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr        (getelementptr ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
tmp_15                                                                                                             (partselect    ) [ 01000000000000000000000000000000000000000000000110000000000000000000000]
tmp_16                                                                                                             (partselect    ) [ 01000000000000000000000000000000000000000000000100000000000000000000000]
log_sum_V                                                                                                          (load          ) [ 01000000000000000000000000000000000000000000000010000000000000000000000]
logn_V                                                                                                             (load          ) [ 01000000000000000000000000000000000000000000000010000000000000000000000]
logn_V_1                                                                                                           (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223                                                                                                         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_2                                                                                                           (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_1                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_3                                                                                                           (load          ) [ 01000000000000000000000000000000000000000000000010000000000000000000000]
logn_V_4                                                                                                           (load          ) [ 01000000000000000000000000000000000000000000000010000000000000000000000]
logn_V_5                                                                                                           (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_4                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_6                                                                                                           (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_5                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_1                                                                                                        (add           ) [ 01000000000000000000000000000000000000000000000010000000000000000000000]
add_ln666_4                                                                                                        (add           ) [ 01000000000000000000000000000000000000000000000010000000000000000000000]
zext_ln1122_2                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
r_V_28                                                                                                             (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rhs_s                                                                                                              (partselect    ) [ 01000000000000000000000000000000000000000000000010000000000000000000000]
logn_V_i_cast                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_2                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_3                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666                                                                                                          (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_6                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_2                                                                                                        (add           ) [ 01000000000000000000000000000000000000000000000001000000000000000000000]
add_ln666_3                                                                                                        (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_7                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_5                                                                                                        (add           ) [ 01000000000000000000000000000000000000000000000001000000000000000000000]
lhs_V                                                                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_7                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_8                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                                                                                                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8                                                                                                          (partselect    ) [ 01000000000000000000000000000000000000000000000001000000000000000000000]
Elog2_V                                                                                                            (mul           ) [ 01000000000000000000000000000000000000000000000000100000000000000000000]
zext_ln666_8                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
log_sum_V_1                                                                                                        (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1199                                                                                                        (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1199                                                                                                         (add           ) [ 01000000000000000000000000000000000000000000000000100000000000000000000]
lhs_V_2                                                                                                            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1199_1                                                                                                      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_15                                                                                                           (add           ) [ 01000000000000000000000000000000000000000000000000011111111111111111110]
m_fix_hi_V                                                                                                         (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_13                                                                                                        (bitselect     ) [ 01000000000000000000000000000000000000000000000000011000000000000000000]
sext_ln1123                                                                                                        (sext          ) [ 01000000000000000000000000000000000000000000000000011000000000000000000]
trunc_ln9                                                                                                          (partselect    ) [ 01000000000000000000000000000000000000000000000000011111111100000000000]
r_V_29                                                                                                             (mul           ) [ 01000000000000000000000000000000000000000000000000000100000000000000000]
rhs_19                                                                                                             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1199_2                                                                                                      (sext          ) [ 01000000000000000000000000000000000000000000000000000100000000000000000]
ret_V_30                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                                                                                                           (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_5                                                                                                         (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln856                                                                                                        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln856                                                                                                         (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_17                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln855                                                                                                       (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_31                                                                                                           (select        ) [ 01000000000000000000000000000000000000000000000000000011111111111111110]
sext_ln1122                                                                                                        (sext          ) [ 01000000000000000000000000000000000000000000000000000001111000000000000]
r_V_14                                                                                                             (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln666_1                                                                                                      (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000100000000000]
m_diff_V                                                                                                           (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi_V                                                                                                        (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000011111100000]
Z2_V                                                                                                               (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000011111110000]
Z3_V                                                                                                               (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000011000000000]
Z4                                                                                                                 (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000010000000000]
Z4_ind                                                                                                             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_3                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000010000000000]
zext_ln541_4                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1                  (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000010000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load                    (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
r                                                                                                                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_9                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_10                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_32                                                                                                           (add           ) [ 01000000000000000000000000000000000000000000000000000000000001110000000]
f_Z3                                                                                                               (load          ) [ 01000000000000000000000000000000000000000000000000000000000001000000000]
ret_V_33                                                                                                           (bitconcatenate) [ 01000000000000000000000000000000000000000000000000000000000000110000000]
zext_ln1122                                                                                                        (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000100000000]
zext_ln1125_3                                                                                                      (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000100000000]
r_V_16                                                                                                             (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln666_s                                                                                                      (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000010000000]
zext_ln541_5                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000010000000]
zext_ln1199_7                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_11                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_7                                                                                                        (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_12                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1_V                                                                                                      (add           ) [ 01000000000000000000000000000000000000000000000000000000000000001110000]
f_Z2_V                                                                                                             (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                                                                                                             (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000001110000]
exp_Z2_m_1_V                                                                                                       (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1122_1                                                                                                      (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000100000]
zext_ln1125_4                                                                                                      (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000100000]
zext_ln541_2                                                                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                  (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000010000]
r_V_18                                                                                                             (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln666_2                                                                                                      (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000010000]
exp_Z1_V                                                                                                           (load          ) [ 01000000000000000000000000000000000000000000000000000000000000000001100]
lhs_V_4                                                                                                            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_8                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_13                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_9                                                                                                        (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_14                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                                                                    (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_V                                                                                                      (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000001000]
exp_Z1_hi_V                                                                                                        (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000001000]
zext_ln1123_3                                                                                                      (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln1125_5                                                                                                      (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000100]
ret_V_34                                                                                                           (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000010]
r_V                                                                                                                (mul           ) [ 01000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1199                                                                                                       (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1199_2                                                                                                     (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000000010]
lhs_V_7                                                                                                            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_9                                                                                                      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                                                                                                          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_10                                                                                                     (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1199_1                                                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_11                                                                                                     (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_22                                                                                                           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1199_6                                                                                                       (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1199_7                                                                                                       (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                                                                                                             (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V                                                                                                            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V_2                                                                                                          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                                                                                                             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1034                                                                                                        (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000000000001]
tmp_21                                                                                                             (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln658                                                                                                       (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1038                                                                                                        (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000000000001]
tmp                                                                                                                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                                                                                              (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                                                                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln183                                                                                                        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
out_exp_V                                                                                                          (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_14                                                                                                        (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln524                                                                                                      (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln657                                                                                                          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln657                                                                                                       (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln0                                                                                                   (specpipeline  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1022                                                                                                         (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
x_is_NaN                                                                                                           (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407                                                                                                           (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407                                                                                                       (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_1                                                                                                         (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_1                                                                                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_2                                                                                                         (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_2                                                                                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_3                                                                                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_4                                                                                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln657                                                                                                          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1038                                                                                                         (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1038_1                                                                                                       (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1038                                                                                                      (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln369                                                                                                       (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_5                                                                                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln690                                                                                                          (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i5.i76"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i8.i102"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1004" name="base_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="109" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="45"/>
<pin id="413" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/46 "/>
</bind>
</comp>

<comp id="422" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="105" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr/46 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/46 "/>
</bind>
</comp>

<comp id="435" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="102" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/46 "/>
</bind>
</comp>

<comp id="448" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="97" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/46 "/>
</bind>
</comp>

<comp id="461" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="92" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/46 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="87" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/46 "/>
</bind>
</comp>

<comp id="487" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="82" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_5/46 "/>
</bind>
</comp>

<comp id="500" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="77" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_6/46 "/>
</bind>
</comp>

<comp id="513" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="26" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/59 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="0"/>
<pin id="525" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="26" slack="1"/>
<pin id="528" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/59 f_Z3/59 "/>
</bind>
</comp>

<comp id="530" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="26" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/59 "/>
</bind>
</comp>

<comp id="538" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="42" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/62 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/62 "/>
</bind>
</comp>

<comp id="551" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="58" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/65 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/65 "/>
</bind>
</comp>

<comp id="564" class="1004" name="data_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Result_11_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_23_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_24_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln513_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="b_exp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln369_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="0"/>
<pin id="602" dir="0" index="1" bw="12" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln1018_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="52" slack="0"/>
<pin id="608" dir="0" index="1" bw="52" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1018/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="x_is_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln964_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="x_is_p1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="69"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln1018_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1018_1/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Result_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="index0_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="0" index="3" bw="7" slack="0"/>
<pin id="649" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="b_exp_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="11" slack="0"/>
<pin id="657" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="b_exp_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="0" index="2" bw="12" slack="0"/>
<pin id="664" dir="1" index="3" bw="12" slack="44"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln541_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln369_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln369/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln407_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="0"/>
<pin id="681" dir="0" index="1" bw="11" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln407_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="11" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_1/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="and_ln407_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="and_ln407_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="68"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_1/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln407_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_2/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln407_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_3/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln407_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_2/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_12_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="54" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="52" slack="1"/>
<pin id="725" dir="0" index="3" bw="1" slack="0"/>
<pin id="726" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="r_V_20_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="53" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="52" slack="1"/>
<pin id="734" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln1340_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="53" slack="0"/>
<pin id="739" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_1/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="b_frac_V_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="0" index="1" bw="54" slack="0"/>
<pin id="744" dir="0" index="2" bw="54" slack="0"/>
<pin id="745" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln691_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="1"/>
<pin id="750" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="54" slack="1"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="a_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="0" index="1" bw="54" slack="0"/>
<pin id="759" dir="0" index="2" bw="7" slack="0"/>
<pin id="760" dir="0" index="3" bw="7" slack="0"/>
<pin id="761" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="trunc_ln666_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="54" slack="0"/>
<pin id="768" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln666/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_10_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="54" slack="0"/>
<pin id="773" dir="0" index="2" bw="7" slack="0"/>
<pin id="774" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="z1_V_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="71" slack="0"/>
<pin id="780" dir="0" index="1" bw="54" slack="1"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln1123_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="1"/>
<pin id="787" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln1125_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="71" slack="0"/>
<pin id="790" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="71" slack="0"/>
<pin id="794" dir="0" index="1" bw="4" slack="0"/>
<pin id="795" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sf_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="75" slack="0"/>
<pin id="800" dir="0" index="1" bw="5" slack="0"/>
<pin id="801" dir="0" index="2" bw="54" slack="6"/>
<pin id="802" dir="0" index="3" bw="1" slack="0"/>
<pin id="803" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_7_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="76" slack="0"/>
<pin id="809" dir="0" index="1" bw="5" slack="0"/>
<pin id="810" dir="0" index="2" bw="54" slack="6"/>
<pin id="811" dir="0" index="3" bw="1" slack="0"/>
<pin id="812" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln1340_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="75" slack="0"/>
<pin id="818" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln1340_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="6"/>
<pin id="822" dir="0" index="1" bw="76" slack="0"/>
<pin id="823" dir="0" index="2" bw="76" slack="0"/>
<pin id="824" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1340/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="lhs_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="75" slack="0"/>
<pin id="829" dir="0" index="1" bw="50" slack="6"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/10 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln1199_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="75" slack="0"/>
<pin id="836" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="ret_V_23_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="76" slack="0"/>
<pin id="840" dir="0" index="1" bw="75" slack="0"/>
<pin id="841" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln1200_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="75" slack="1"/>
<pin id="846" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="ret_V_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="76" slack="0"/>
<pin id="849" dir="0" index="1" bw="75" slack="0"/>
<pin id="850" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="z2_V_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="73" slack="0"/>
<pin id="855" dir="0" index="1" bw="76" slack="0"/>
<pin id="856" dir="0" index="2" bw="3" slack="0"/>
<pin id="857" dir="0" index="3" bw="8" slack="0"/>
<pin id="858" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="a_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="6" slack="0"/>
<pin id="865" dir="0" index="1" bw="76" slack="0"/>
<pin id="866" dir="0" index="2" bw="8" slack="0"/>
<pin id="867" dir="0" index="3" bw="8" slack="0"/>
<pin id="868" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_8_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="67" slack="0"/>
<pin id="875" dir="0" index="1" bw="76" slack="0"/>
<pin id="876" dir="0" index="2" bw="3" slack="0"/>
<pin id="877" dir="0" index="3" bw="8" slack="0"/>
<pin id="878" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln1123_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="6" slack="1"/>
<pin id="885" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_1/11 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln1125_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="73" slack="1"/>
<pin id="888" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_1/11 "/>
</bind>
</comp>

<comp id="889" class="1004" name="grp_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="6" slack="0"/>
<pin id="891" dir="0" index="1" bw="73" slack="0"/>
<pin id="892" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/11 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln671_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="73" slack="6"/>
<pin id="897" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/16 "/>
</bind>
</comp>

<comp id="898" class="1004" name="eZ_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="81" slack="0"/>
<pin id="900" dir="0" index="1" bw="5" slack="0"/>
<pin id="901" dir="0" index="2" bw="73" slack="0"/>
<pin id="902" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/16 "/>
</bind>
</comp>

<comp id="906" class="1004" name="lhs_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="81" slack="0"/>
<pin id="908" dir="0" index="1" bw="67" slack="6"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/16 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln1199_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="81" slack="0"/>
<pin id="915" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_1/16 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln666_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="81" slack="0"/>
<pin id="919" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666/16 "/>
</bind>
</comp>

<comp id="921" class="1004" name="ret_V_24_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="81" slack="0"/>
<pin id="923" dir="0" index="1" bw="81" slack="0"/>
<pin id="924" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/16 "/>
</bind>
</comp>

<comp id="927" class="1004" name="rhs_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="80" slack="0"/>
<pin id="929" dir="0" index="1" bw="79" slack="1"/>
<pin id="930" dir="0" index="2" bw="1" slack="0"/>
<pin id="931" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/16 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln1200_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="80" slack="0"/>
<pin id="936" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_1/16 "/>
</bind>
</comp>

<comp id="938" class="1004" name="ret_V_4_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="82" slack="0"/>
<pin id="940" dir="0" index="1" bw="80" slack="0"/>
<pin id="941" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/16 "/>
</bind>
</comp>

<comp id="944" class="1004" name="a_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="0"/>
<pin id="946" dir="0" index="1" bw="82" slack="0"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="0" index="3" bw="8" slack="0"/>
<pin id="949" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/16 "/>
</bind>
</comp>

<comp id="954" class="1004" name="trunc_ln666_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="82" slack="0"/>
<pin id="956" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln666_3/16 "/>
</bind>
</comp>

<comp id="958" class="1004" name="z3_V_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="83" slack="0"/>
<pin id="960" dir="0" index="1" bw="82" slack="1"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3_V/17 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln1123_2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="1"/>
<pin id="967" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_2/17 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln1125_2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="83" slack="0"/>
<pin id="970" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_2/17 "/>
</bind>
</comp>

<comp id="972" class="1004" name="grp_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="83" slack="0"/>
<pin id="974" dir="0" index="1" bw="6" slack="0"/>
<pin id="975" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/17 "/>
</bind>
</comp>

<comp id="978" class="1004" name="eZ_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="96" slack="0"/>
<pin id="980" dir="0" index="1" bw="13" slack="0"/>
<pin id="981" dir="0" index="2" bw="82" slack="6"/>
<pin id="982" dir="0" index="3" bw="1" slack="0"/>
<pin id="983" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/22 "/>
</bind>
</comp>

<comp id="987" class="1004" name="lhs_4_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="101" slack="0"/>
<pin id="989" dir="0" index="1" bw="76" slack="6"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/22 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln1199_2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="101" slack="0"/>
<pin id="996" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_2/22 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln666_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="96" slack="0"/>
<pin id="1000" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_1/22 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="ret_V_25_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="101" slack="0"/>
<pin id="1004" dir="0" index="1" bw="96" slack="0"/>
<pin id="1005" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/22 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="rhs_6_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="95" slack="0"/>
<pin id="1010" dir="0" index="1" bw="89" slack="1"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_6/22 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="zext_ln1200_2_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="95" slack="0"/>
<pin id="1017" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_2/22 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="ret_V_6_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="102" slack="0"/>
<pin id="1021" dir="0" index="1" bw="95" slack="0"/>
<pin id="1022" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/22 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="z4_V_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="92" slack="0"/>
<pin id="1027" dir="0" index="1" bw="102" slack="0"/>
<pin id="1028" dir="0" index="2" bw="5" slack="0"/>
<pin id="1029" dir="0" index="3" bw="8" slack="0"/>
<pin id="1030" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4_V/22 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_s_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="86" slack="0"/>
<pin id="1037" dir="0" index="1" bw="102" slack="0"/>
<pin id="1038" dir="0" index="2" bw="5" slack="0"/>
<pin id="1039" dir="0" index="3" bw="8" slack="0"/>
<pin id="1040" dir="1" index="4" bw="86" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="6" slack="0"/>
<pin id="1047" dir="0" index="1" bw="102" slack="0"/>
<pin id="1048" dir="0" index="2" bw="8" slack="0"/>
<pin id="1049" dir="0" index="3" bw="8" slack="0"/>
<pin id="1050" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/22 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln1123_4_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="1"/>
<pin id="1057" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_4/23 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln1125_6_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="92" slack="1"/>
<pin id="1060" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_6/23 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="grp_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="0"/>
<pin id="1063" dir="0" index="1" bw="92" slack="0"/>
<pin id="1064" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/23 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="zext_ln671_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="92" slack="6"/>
<pin id="1069" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_1/28 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="eZ_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="110" slack="0"/>
<pin id="1072" dir="0" index="1" bw="8" slack="0"/>
<pin id="1073" dir="0" index="2" bw="92" slack="0"/>
<pin id="1074" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/28 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="lhs_6_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="120" slack="0"/>
<pin id="1080" dir="0" index="1" bw="86" slack="6"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/28 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln1199_3_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="120" slack="0"/>
<pin id="1087" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_3/28 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln666_2_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="110" slack="0"/>
<pin id="1091" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_2/28 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="ret_V_26_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="120" slack="0"/>
<pin id="1095" dir="0" index="1" bw="110" slack="0"/>
<pin id="1096" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/28 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="rhs_9_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="109" slack="0"/>
<pin id="1101" dir="0" index="1" bw="98" slack="1"/>
<pin id="1102" dir="0" index="2" bw="1" slack="0"/>
<pin id="1103" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_9/28 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln1200_3_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="109" slack="0"/>
<pin id="1108" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_3/28 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="ret_V_8_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="121" slack="0"/>
<pin id="1112" dir="0" index="1" bw="109" slack="0"/>
<pin id="1113" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/28 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_3_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="87" slack="0"/>
<pin id="1118" dir="0" index="1" bw="121" slack="0"/>
<pin id="1119" dir="0" index="2" bw="7" slack="0"/>
<pin id="1120" dir="0" index="3" bw="8" slack="0"/>
<pin id="1121" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/28 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_4_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="81" slack="0"/>
<pin id="1128" dir="0" index="1" bw="121" slack="0"/>
<pin id="1129" dir="0" index="2" bw="7" slack="0"/>
<pin id="1130" dir="0" index="3" bw="8" slack="0"/>
<pin id="1131" dir="1" index="4" bw="81" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/28 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_5_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="6" slack="0"/>
<pin id="1138" dir="0" index="1" bw="121" slack="0"/>
<pin id="1139" dir="0" index="2" bw="8" slack="0"/>
<pin id="1140" dir="0" index="3" bw="8" slack="0"/>
<pin id="1141" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/28 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln1123_5_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="6" slack="1"/>
<pin id="1148" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_5/29 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="zext_ln1125_7_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="87" slack="1"/>
<pin id="1151" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_7/29 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="grp_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="6" slack="0"/>
<pin id="1154" dir="0" index="1" bw="87" slack="0"/>
<pin id="1155" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/29 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="eZ_3_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="110" slack="0"/>
<pin id="1160" dir="0" index="1" bw="23" slack="0"/>
<pin id="1161" dir="0" index="2" bw="87" slack="6"/>
<pin id="1162" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/34 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="lhs_8_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="125" slack="0"/>
<pin id="1167" dir="0" index="1" bw="81" slack="6"/>
<pin id="1168" dir="0" index="2" bw="1" slack="0"/>
<pin id="1169" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/34 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="zext_ln1199_4_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="125" slack="0"/>
<pin id="1174" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_4/34 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="zext_ln666_3_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="110" slack="0"/>
<pin id="1178" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_3/34 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="ret_V_27_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="125" slack="0"/>
<pin id="1182" dir="0" index="1" bw="110" slack="0"/>
<pin id="1183" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/34 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="rhs_12_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="109" slack="0"/>
<pin id="1188" dir="0" index="1" bw="93" slack="1"/>
<pin id="1189" dir="0" index="2" bw="1" slack="0"/>
<pin id="1190" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_12/34 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="zext_ln1200_4_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="109" slack="0"/>
<pin id="1195" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_4/34 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="ret_V_10_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="126" slack="0"/>
<pin id="1199" dir="0" index="1" bw="109" slack="0"/>
<pin id="1200" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/34 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="tmp_6_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="82" slack="0"/>
<pin id="1205" dir="0" index="1" bw="126" slack="0"/>
<pin id="1206" dir="0" index="2" bw="7" slack="0"/>
<pin id="1207" dir="0" index="3" bw="8" slack="0"/>
<pin id="1208" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/34 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_9_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="76" slack="0"/>
<pin id="1215" dir="0" index="1" bw="126" slack="0"/>
<pin id="1216" dir="0" index="2" bw="7" slack="0"/>
<pin id="1217" dir="0" index="3" bw="8" slack="0"/>
<pin id="1218" dir="1" index="4" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/34 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_11_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="6" slack="0"/>
<pin id="1225" dir="0" index="1" bw="126" slack="0"/>
<pin id="1226" dir="0" index="2" bw="8" slack="0"/>
<pin id="1227" dir="0" index="3" bw="8" slack="0"/>
<pin id="1228" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/34 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="zext_ln1123_6_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="6" slack="1"/>
<pin id="1235" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_6/35 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="zext_ln1125_8_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="82" slack="1"/>
<pin id="1238" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_8/35 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="grp_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="6" slack="0"/>
<pin id="1241" dir="0" index="1" bw="82" slack="0"/>
<pin id="1242" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/35 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="eZ_4_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="110" slack="0"/>
<pin id="1247" dir="0" index="1" bw="28" slack="0"/>
<pin id="1248" dir="0" index="2" bw="82" slack="6"/>
<pin id="1249" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/40 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="lhs_10_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="130" slack="0"/>
<pin id="1254" dir="0" index="1" bw="76" slack="6"/>
<pin id="1255" dir="0" index="2" bw="1" slack="0"/>
<pin id="1256" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_10/40 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="zext_ln1199_5_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="130" slack="0"/>
<pin id="1261" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_5/40 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="zext_ln666_4_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="110" slack="0"/>
<pin id="1265" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_4/40 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="ret_V_28_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="130" slack="0"/>
<pin id="1269" dir="0" index="1" bw="110" slack="0"/>
<pin id="1270" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/40 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="rhs_15_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="109" slack="0"/>
<pin id="1275" dir="0" index="1" bw="88" slack="1"/>
<pin id="1276" dir="0" index="2" bw="1" slack="0"/>
<pin id="1277" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_15/40 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln1200_5_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="109" slack="0"/>
<pin id="1282" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_5/40 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="ret_V_12_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="131" slack="0"/>
<pin id="1286" dir="0" index="1" bw="109" slack="0"/>
<pin id="1287" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/40 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_12_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="77" slack="0"/>
<pin id="1292" dir="0" index="1" bw="131" slack="0"/>
<pin id="1293" dir="0" index="2" bw="7" slack="0"/>
<pin id="1294" dir="0" index="3" bw="9" slack="0"/>
<pin id="1295" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/40 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="tmp_13_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="71" slack="0"/>
<pin id="1302" dir="0" index="1" bw="131" slack="0"/>
<pin id="1303" dir="0" index="2" bw="7" slack="0"/>
<pin id="1304" dir="0" index="3" bw="8" slack="0"/>
<pin id="1305" dir="1" index="4" bw="71" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/40 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_14_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="0"/>
<pin id="1312" dir="0" index="1" bw="131" slack="0"/>
<pin id="1313" dir="0" index="2" bw="8" slack="0"/>
<pin id="1314" dir="0" index="3" bw="9" slack="0"/>
<pin id="1315" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/40 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln1123_7_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="6" slack="1"/>
<pin id="1322" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_7/41 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="zext_ln1125_9_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="77" slack="1"/>
<pin id="1325" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_9/41 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="grp_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="6" slack="0"/>
<pin id="1328" dir="0" index="1" bw="77" slack="0"/>
<pin id="1329" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/41 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="sext_ln666_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="12" slack="44"/>
<pin id="1334" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln666/45 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="grp_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="12" slack="0"/>
<pin id="1337" dir="0" index="1" bw="80" slack="0"/>
<pin id="1338" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/45 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="zext_ln541_1_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="4" slack="42"/>
<pin id="1343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/46 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="zext_ln541_6_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="6" slack="36"/>
<pin id="1347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_6/46 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="zext_ln541_7_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="6" slack="30"/>
<pin id="1351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_7/46 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="zext_ln541_8_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="6" slack="24"/>
<pin id="1355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_8/46 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="zext_ln541_9_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="18"/>
<pin id="1359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_9/46 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="zext_ln541_10_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="6" slack="12"/>
<pin id="1363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_10/46 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="eZ_5_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="110" slack="0"/>
<pin id="1367" dir="0" index="1" bw="33" slack="0"/>
<pin id="1368" dir="0" index="2" bw="77" slack="6"/>
<pin id="1369" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/46 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="lhs_12_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="135" slack="0"/>
<pin id="1374" dir="0" index="1" bw="71" slack="6"/>
<pin id="1375" dir="0" index="2" bw="1" slack="0"/>
<pin id="1376" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_12/46 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="zext_ln1199_6_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="135" slack="0"/>
<pin id="1381" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_6/46 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="zext_ln666_5_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="110" slack="0"/>
<pin id="1385" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_5/46 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="ret_V_29_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="135" slack="0"/>
<pin id="1389" dir="0" index="1" bw="110" slack="0"/>
<pin id="1390" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/46 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="rhs_18_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="109" slack="0"/>
<pin id="1395" dir="0" index="1" bw="83" slack="1"/>
<pin id="1396" dir="0" index="2" bw="1" slack="0"/>
<pin id="1397" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_18/46 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="zext_ln1200_6_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="109" slack="0"/>
<pin id="1402" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_6/46 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="ret_V_14_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="136" slack="0"/>
<pin id="1406" dir="0" index="1" bw="109" slack="0"/>
<pin id="1407" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/46 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="zext_ln541_11_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="6" slack="6"/>
<pin id="1412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_11/46 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="tmp_15_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="72" slack="0"/>
<pin id="1416" dir="0" index="1" bw="136" slack="0"/>
<pin id="1417" dir="0" index="2" bw="8" slack="0"/>
<pin id="1418" dir="0" index="3" bw="9" slack="0"/>
<pin id="1419" dir="1" index="4" bw="72" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/46 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="tmp_16_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="40" slack="0"/>
<pin id="1426" dir="0" index="1" bw="136" slack="0"/>
<pin id="1427" dir="0" index="2" bw="8" slack="0"/>
<pin id="1428" dir="0" index="3" bw="9" slack="0"/>
<pin id="1429" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/46 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="zext_ln223_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="102" slack="0"/>
<pin id="1436" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/47 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln223_1_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="97" slack="0"/>
<pin id="1440" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/47 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="zext_ln223_4_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="82" slack="0"/>
<pin id="1444" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/47 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="zext_ln223_5_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="77" slack="0"/>
<pin id="1448" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/47 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="add_ln666_1_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="102" slack="0"/>
<pin id="1452" dir="0" index="1" bw="97" slack="0"/>
<pin id="1453" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_1/47 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="add_ln666_4_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="82" slack="0"/>
<pin id="1458" dir="0" index="1" bw="77" slack="0"/>
<pin id="1459" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_4/47 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="zext_ln1122_2_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="40" slack="1"/>
<pin id="1464" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122_2/47 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="r_V_28_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="40" slack="0"/>
<pin id="1467" dir="0" index="1" bw="40" slack="0"/>
<pin id="1468" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/47 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="rhs_s_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="79" slack="0"/>
<pin id="1473" dir="0" index="1" bw="80" slack="0"/>
<pin id="1474" dir="0" index="2" bw="1" slack="0"/>
<pin id="1475" dir="0" index="3" bw="8" slack="0"/>
<pin id="1476" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_s/47 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="logn_V_i_cast_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="105" slack="1"/>
<pin id="1483" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="logn_V_i_cast/48 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="zext_ln223_2_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="92" slack="1"/>
<pin id="1486" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/48 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="zext_ln223_3_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="87" slack="1"/>
<pin id="1489" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/48 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="add_ln666_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="109" slack="1"/>
<pin id="1492" dir="0" index="1" bw="105" slack="0"/>
<pin id="1493" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666/48 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="zext_ln666_6_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="103" slack="1"/>
<pin id="1497" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_6/48 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="add_ln666_2_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="103" slack="0"/>
<pin id="1500" dir="0" index="1" bw="109" slack="0"/>
<pin id="1501" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_2/48 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="add_ln666_3_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="92" slack="0"/>
<pin id="1506" dir="0" index="1" bw="87" slack="0"/>
<pin id="1507" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_3/48 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="zext_ln666_7_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="83" slack="1"/>
<pin id="1512" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_7/48 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="add_ln666_5_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="83" slack="0"/>
<pin id="1515" dir="0" index="1" bw="93" slack="0"/>
<pin id="1516" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_5/48 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="lhs_V_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="117" slack="0"/>
<pin id="1521" dir="0" index="1" bw="72" slack="2"/>
<pin id="1522" dir="0" index="2" bw="1" slack="0"/>
<pin id="1523" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/48 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="zext_ln1200_7_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="117" slack="0"/>
<pin id="1528" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_7/48 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="zext_ln1200_8_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="79" slack="1"/>
<pin id="1532" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_8/48 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="ret_V_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="117" slack="0"/>
<pin id="1535" dir="0" index="1" bw="79" slack="0"/>
<pin id="1536" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/48 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="trunc_ln8_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="73" slack="0"/>
<pin id="1541" dir="0" index="1" bw="118" slack="0"/>
<pin id="1542" dir="0" index="2" bw="7" slack="0"/>
<pin id="1543" dir="0" index="3" bw="8" slack="0"/>
<pin id="1544" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/48 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="zext_ln666_8_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="93" slack="1"/>
<pin id="1551" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_8/49 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="log_sum_V_1_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="93" slack="0"/>
<pin id="1554" dir="0" index="1" bw="109" slack="1"/>
<pin id="1555" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/49 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="sext_ln1199_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="73" slack="1"/>
<pin id="1559" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199/49 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="add_ln1199_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="109" slack="0"/>
<pin id="1562" dir="0" index="1" bw="73" slack="0"/>
<pin id="1563" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199/49 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="lhs_V_2_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="120" slack="0"/>
<pin id="1568" dir="0" index="1" bw="90" slack="1"/>
<pin id="1569" dir="0" index="2" bw="1" slack="0"/>
<pin id="1570" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/50 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="sext_ln1199_1_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="109" slack="1"/>
<pin id="1575" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199_1/50 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="ret_V_15_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="109" slack="0"/>
<pin id="1578" dir="0" index="1" bw="120" slack="0"/>
<pin id="1579" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/50 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="m_fix_hi_V_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="16" slack="0"/>
<pin id="1584" dir="0" index="1" bw="120" slack="0"/>
<pin id="1585" dir="0" index="2" bw="8" slack="0"/>
<pin id="1586" dir="0" index="3" bw="8" slack="0"/>
<pin id="1587" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/50 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="p_Result_13_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="1" slack="0"/>
<pin id="1594" dir="0" index="1" bw="120" slack="0"/>
<pin id="1595" dir="0" index="2" bw="8" slack="0"/>
<pin id="1596" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/50 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="sext_ln1123_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="16" slack="0"/>
<pin id="1602" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1123/50 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="trunc_ln9_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="59" slack="0"/>
<pin id="1606" dir="0" index="1" bw="120" slack="0"/>
<pin id="1607" dir="0" index="2" bw="7" slack="0"/>
<pin id="1608" dir="0" index="3" bw="8" slack="0"/>
<pin id="1609" dir="1" index="4" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/50 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="rhs_19_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="19" slack="0"/>
<pin id="1616" dir="0" index="1" bw="1" slack="2"/>
<pin id="1617" dir="0" index="2" bw="18" slack="0"/>
<pin id="1618" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_19/52 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="sext_ln1199_2_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="19" slack="0"/>
<pin id="1623" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199_2/52 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="trunc_ln_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="13" slack="0"/>
<pin id="1627" dir="0" index="1" bw="31" slack="0"/>
<pin id="1628" dir="0" index="2" bw="6" slack="0"/>
<pin id="1629" dir="0" index="3" bw="6" slack="0"/>
<pin id="1630" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/53 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="p_Result_5_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="0"/>
<pin id="1636" dir="0" index="1" bw="31" slack="0"/>
<pin id="1637" dir="0" index="2" bw="6" slack="0"/>
<pin id="1638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/53 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="trunc_ln856_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="31" slack="0"/>
<pin id="1643" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln856/53 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="icmp_ln856_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="18" slack="0"/>
<pin id="1646" dir="0" index="1" bw="18" slack="0"/>
<pin id="1647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln856/53 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="ret_V_17_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="13" slack="0"/>
<pin id="1652" dir="0" index="1" bw="1" slack="0"/>
<pin id="1653" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/53 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="select_ln855_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="1" slack="0"/>
<pin id="1658" dir="0" index="1" bw="13" slack="0"/>
<pin id="1659" dir="0" index="2" bw="13" slack="0"/>
<pin id="1660" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln855/53 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="ret_V_31_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="0"/>
<pin id="1666" dir="0" index="1" bw="13" slack="0"/>
<pin id="1667" dir="0" index="2" bw="13" slack="0"/>
<pin id="1668" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_31/53 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="sext_ln1122_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="13" slack="1"/>
<pin id="1674" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1122/54 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="grp_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="13" slack="0"/>
<pin id="1677" dir="0" index="1" bw="71" slack="0"/>
<pin id="1678" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/54 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="trunc_ln666_1_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="59" slack="0"/>
<pin id="1683" dir="0" index="1" bw="71" slack="0"/>
<pin id="1684" dir="0" index="2" bw="5" slack="0"/>
<pin id="1685" dir="0" index="3" bw="8" slack="0"/>
<pin id="1686" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_1/58 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="m_diff_V_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="59" slack="9"/>
<pin id="1693" dir="0" index="1" bw="59" slack="1"/>
<pin id="1694" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/59 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="m_diff_hi_V_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="8" slack="0"/>
<pin id="1697" dir="0" index="1" bw="59" slack="0"/>
<pin id="1698" dir="0" index="2" bw="7" slack="0"/>
<pin id="1699" dir="0" index="3" bw="7" slack="0"/>
<pin id="1700" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/59 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="Z2_V_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="8" slack="0"/>
<pin id="1707" dir="0" index="1" bw="59" slack="0"/>
<pin id="1708" dir="0" index="2" bw="7" slack="0"/>
<pin id="1709" dir="0" index="3" bw="7" slack="0"/>
<pin id="1710" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/59 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="Z3_V_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="0"/>
<pin id="1717" dir="0" index="1" bw="59" slack="0"/>
<pin id="1718" dir="0" index="2" bw="7" slack="0"/>
<pin id="1719" dir="0" index="3" bw="7" slack="0"/>
<pin id="1720" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/59 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="Z4_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="59" slack="0"/>
<pin id="1727" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/59 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="Z4_ind_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="8" slack="0"/>
<pin id="1731" dir="0" index="1" bw="59" slack="0"/>
<pin id="1732" dir="0" index="2" bw="6" slack="0"/>
<pin id="1733" dir="0" index="3" bw="7" slack="0"/>
<pin id="1734" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/59 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="zext_ln541_3_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="8" slack="0"/>
<pin id="1741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/59 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="zext_ln541_4_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="8" slack="0"/>
<pin id="1746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/59 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="r_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="10" slack="0"/>
<pin id="1751" dir="0" index="1" bw="26" slack="0"/>
<pin id="1752" dir="0" index="2" bw="6" slack="0"/>
<pin id="1753" dir="0" index="3" bw="6" slack="0"/>
<pin id="1754" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/60 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="zext_ln666_9_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="35" slack="1"/>
<pin id="1761" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_9/60 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="zext_ln666_10_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="10" slack="0"/>
<pin id="1764" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_10/60 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="ret_V_32_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="35" slack="0"/>
<pin id="1768" dir="0" index="1" bw="10" slack="0"/>
<pin id="1769" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/60 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="ret_V_33_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="43" slack="0"/>
<pin id="1774" dir="0" index="1" bw="8" slack="2"/>
<pin id="1775" dir="0" index="2" bw="1" slack="0"/>
<pin id="1776" dir="0" index="3" bw="26" slack="1"/>
<pin id="1777" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_33/61 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="zext_ln1122_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="43" slack="0"/>
<pin id="1782" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122/61 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="zext_ln1125_3_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="36" slack="1"/>
<pin id="1786" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_3/61 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="grp_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="43" slack="0"/>
<pin id="1789" dir="0" index="1" bw="36" slack="0"/>
<pin id="1790" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/61 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="trunc_ln666_s_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="20" slack="0"/>
<pin id="1795" dir="0" index="1" bw="79" slack="0"/>
<pin id="1796" dir="0" index="2" bw="7" slack="0"/>
<pin id="1797" dir="0" index="3" bw="8" slack="0"/>
<pin id="1798" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_s/62 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="zext_ln541_5_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="8" slack="3"/>
<pin id="1805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/62 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="zext_ln1199_7_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="43" slack="2"/>
<pin id="1809" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_7/63 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="zext_ln666_11_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="20" slack="1"/>
<pin id="1812" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_11/63 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="add_ln666_7_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="36" slack="3"/>
<pin id="1815" dir="0" index="1" bw="20" slack="0"/>
<pin id="1816" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_7/63 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="zext_ln666_12_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="36" slack="0"/>
<pin id="1820" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_12/63 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="exp_Z2P_m_1_V_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="36" slack="0"/>
<pin id="1824" dir="0" index="1" bw="43" slack="0"/>
<pin id="1825" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/63 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="tmp_17_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="40" slack="0"/>
<pin id="1830" dir="0" index="1" bw="42" slack="0"/>
<pin id="1831" dir="0" index="2" bw="3" slack="0"/>
<pin id="1832" dir="0" index="3" bw="7" slack="0"/>
<pin id="1833" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/63 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="exp_Z2_m_1_V_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="49" slack="0"/>
<pin id="1840" dir="0" index="1" bw="8" slack="5"/>
<pin id="1841" dir="0" index="2" bw="1" slack="0"/>
<pin id="1842" dir="0" index="3" bw="40" slack="1"/>
<pin id="1843" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/64 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="zext_ln1122_1_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="49" slack="0"/>
<pin id="1848" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122_1/64 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="zext_ln1125_4_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="44" slack="1"/>
<pin id="1852" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_4/64 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="grp_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="49" slack="0"/>
<pin id="1855" dir="0" index="1" bw="44" slack="0"/>
<pin id="1856" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/64 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="zext_ln541_2_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="8" slack="6"/>
<pin id="1861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/65 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="trunc_ln666_2_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="36" slack="0"/>
<pin id="1865" dir="0" index="1" bw="93" slack="0"/>
<pin id="1866" dir="0" index="2" bw="7" slack="0"/>
<pin id="1867" dir="0" index="3" bw="8" slack="0"/>
<pin id="1868" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_2/65 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="lhs_V_4_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="51" slack="0"/>
<pin id="1875" dir="0" index="1" bw="8" slack="7"/>
<pin id="1876" dir="0" index="2" bw="1" slack="0"/>
<pin id="1877" dir="0" index="3" bw="40" slack="3"/>
<pin id="1878" dir="0" index="4" bw="1" slack="0"/>
<pin id="1879" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/66 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="zext_ln1199_8_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="51" slack="0"/>
<pin id="1885" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_8/66 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="zext_ln666_13_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="36" slack="1"/>
<pin id="1889" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_13/66 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="add_ln666_9_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="44" slack="3"/>
<pin id="1892" dir="0" index="1" bw="36" slack="0"/>
<pin id="1893" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_9/66 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="zext_ln666_14_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="44" slack="0"/>
<pin id="1897" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_14/66 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="exp_Z1P_m_1_l_V_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="44" slack="0"/>
<pin id="1901" dir="0" index="1" bw="51" slack="0"/>
<pin id="1902" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/66 "/>
</bind>
</comp>

<comp id="1905" class="1004" name="exp_Z1P_m_1_V_fu_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="50" slack="0"/>
<pin id="1907" dir="0" index="1" bw="52" slack="0"/>
<pin id="1908" dir="0" index="2" bw="3" slack="0"/>
<pin id="1909" dir="0" index="3" bw="7" slack="0"/>
<pin id="1910" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/66 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="exp_Z1_hi_V_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="50" slack="0"/>
<pin id="1917" dir="0" index="1" bw="58" slack="0"/>
<pin id="1918" dir="0" index="2" bw="5" slack="0"/>
<pin id="1919" dir="0" index="3" bw="7" slack="0"/>
<pin id="1920" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/66 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="zext_ln1123_3_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="50" slack="1"/>
<pin id="1927" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_3/67 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="zext_ln1125_5_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="50" slack="1"/>
<pin id="1930" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_5/67 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="grp_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="50" slack="0"/>
<pin id="1933" dir="0" index="1" bw="50" slack="0"/>
<pin id="1934" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/67 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="ret_V_34_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="58" slack="2"/>
<pin id="1939" dir="0" index="1" bw="6" slack="0"/>
<pin id="1940" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/68 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="trunc_ln1199_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="58" slack="0"/>
<pin id="1944" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199/68 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="trunc_ln1199_2_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="58" slack="0"/>
<pin id="1948" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199_2/68 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="lhs_V_7_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="107" slack="0"/>
<pin id="1952" dir="0" index="1" bw="58" slack="1"/>
<pin id="1953" dir="0" index="2" bw="1" slack="0"/>
<pin id="1954" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/69 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="zext_ln1199_9_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="100" slack="1"/>
<pin id="1959" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_9/69 "/>
</bind>
</comp>

<comp id="1960" class="1004" name="trunc_ln1_fu_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="106" slack="0"/>
<pin id="1962" dir="0" index="1" bw="57" slack="1"/>
<pin id="1963" dir="0" index="2" bw="1" slack="0"/>
<pin id="1964" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1/69 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="zext_ln1199_10_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="100" slack="1"/>
<pin id="1969" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_10/69 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="trunc_ln1199_1_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="105" slack="0"/>
<pin id="1972" dir="0" index="1" bw="56" slack="1"/>
<pin id="1973" dir="0" index="2" bw="1" slack="0"/>
<pin id="1974" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1199_1/69 "/>
</bind>
</comp>

<comp id="1977" class="1004" name="zext_ln1199_11_fu_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="100" slack="1"/>
<pin id="1979" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_11/69 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="ret_V_22_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="107" slack="0"/>
<pin id="1982" dir="0" index="1" bw="100" slack="0"/>
<pin id="1983" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/69 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="add_ln1199_6_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="105" slack="0"/>
<pin id="1988" dir="0" index="1" bw="100" slack="0"/>
<pin id="1989" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_6/69 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="add_ln1199_7_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="106" slack="0"/>
<pin id="1994" dir="0" index="1" bw="100" slack="0"/>
<pin id="1995" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_7/69 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="tmp_19_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="0"/>
<pin id="2000" dir="0" index="1" bw="107" slack="0"/>
<pin id="2001" dir="0" index="2" bw="8" slack="0"/>
<pin id="2002" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/69 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="r_exp_V_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="13" slack="16"/>
<pin id="2008" dir="0" index="1" bw="1" slack="0"/>
<pin id="2009" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/69 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="r_exp_V_2_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="1" slack="0"/>
<pin id="2013" dir="0" index="1" bw="13" slack="16"/>
<pin id="2014" dir="0" index="2" bw="13" slack="0"/>
<pin id="2015" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/69 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="tmp_20_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="3" slack="0"/>
<pin id="2020" dir="0" index="1" bw="13" slack="0"/>
<pin id="2021" dir="0" index="2" bw="5" slack="0"/>
<pin id="2022" dir="0" index="3" bw="5" slack="0"/>
<pin id="2023" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/69 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="icmp_ln1034_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="3" slack="0"/>
<pin id="2030" dir="0" index="1" bw="3" slack="0"/>
<pin id="2031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1034/69 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="tmp_21_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="1" slack="0"/>
<pin id="2036" dir="0" index="1" bw="120" slack="19"/>
<pin id="2037" dir="0" index="2" bw="8" slack="0"/>
<pin id="2038" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/69 "/>
</bind>
</comp>

<comp id="2041" class="1004" name="select_ln658_fu_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="1" slack="0"/>
<pin id="2043" dir="0" index="1" bw="64" slack="0"/>
<pin id="2044" dir="0" index="2" bw="64" slack="0"/>
<pin id="2045" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/69 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="icmp_ln1038_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="13" slack="0"/>
<pin id="2051" dir="0" index="1" bw="13" slack="0"/>
<pin id="2052" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1038/69 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="tmp_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="52" slack="0"/>
<pin id="2057" dir="0" index="1" bw="106" slack="0"/>
<pin id="2058" dir="0" index="2" bw="7" slack="0"/>
<pin id="2059" dir="0" index="3" bw="8" slack="0"/>
<pin id="2060" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/69 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="tmp_1_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="52" slack="0"/>
<pin id="2067" dir="0" index="1" bw="105" slack="0"/>
<pin id="2068" dir="0" index="2" bw="7" slack="0"/>
<pin id="2069" dir="0" index="3" bw="8" slack="0"/>
<pin id="2070" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/69 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="tmp_25_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="1" slack="0"/>
<pin id="2077" dir="0" index="1" bw="52" slack="0"/>
<pin id="2078" dir="0" index="2" bw="52" slack="0"/>
<pin id="2079" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/69 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="trunc_ln183_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="13" slack="0"/>
<pin id="2085" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183/69 "/>
</bind>
</comp>

<comp id="2087" class="1004" name="out_exp_V_fu_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="11" slack="0"/>
<pin id="2089" dir="0" index="1" bw="11" slack="0"/>
<pin id="2090" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/69 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="p_Result_14_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="64" slack="0"/>
<pin id="2095" dir="0" index="1" bw="1" slack="0"/>
<pin id="2096" dir="0" index="2" bw="11" slack="0"/>
<pin id="2097" dir="0" index="3" bw="52" slack="0"/>
<pin id="2098" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/69 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="bitcast_ln524_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="64" slack="0"/>
<pin id="2105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln524/69 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="and_ln657_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="1" slack="68"/>
<pin id="2109" dir="0" index="1" bw="1" slack="0"/>
<pin id="2110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/69 "/>
</bind>
</comp>

<comp id="2112" class="1004" name="select_ln657_fu_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="1" slack="0"/>
<pin id="2114" dir="0" index="1" bw="64" slack="0"/>
<pin id="2115" dir="0" index="2" bw="64" slack="0"/>
<pin id="2116" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/69 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="xor_ln1022_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="1" slack="69"/>
<pin id="2122" dir="0" index="1" bw="1" slack="0"/>
<pin id="2123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1022/70 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="x_is_NaN_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="1" slack="69"/>
<pin id="2127" dir="0" index="1" bw="1" slack="0"/>
<pin id="2128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/70 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="or_ln407_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="1" slack="69"/>
<pin id="2132" dir="0" index="1" bw="1" slack="0"/>
<pin id="2133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/70 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="select_ln407_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="1" slack="69"/>
<pin id="2137" dir="0" index="1" bw="64" slack="0"/>
<pin id="2138" dir="0" index="2" bw="64" slack="0"/>
<pin id="2139" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/70 "/>
</bind>
</comp>

<comp id="2142" class="1004" name="or_ln407_1_fu_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="1" slack="69"/>
<pin id="2144" dir="0" index="1" bw="1" slack="0"/>
<pin id="2145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/70 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="select_ln407_1_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="1" slack="0"/>
<pin id="2149" dir="0" index="1" bw="64" slack="0"/>
<pin id="2150" dir="0" index="2" bw="64" slack="0"/>
<pin id="2151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/70 "/>
</bind>
</comp>

<comp id="2155" class="1004" name="or_ln407_2_fu_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="1" slack="69"/>
<pin id="2157" dir="0" index="1" bw="1" slack="69"/>
<pin id="2158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_2/70 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="select_ln407_2_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="1" slack="0"/>
<pin id="2161" dir="0" index="1" bw="64" slack="0"/>
<pin id="2162" dir="0" index="2" bw="64" slack="0"/>
<pin id="2163" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/70 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="select_ln407_3_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="1" slack="0"/>
<pin id="2169" dir="0" index="1" bw="64" slack="0"/>
<pin id="2170" dir="0" index="2" bw="64" slack="0"/>
<pin id="2171" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/70 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="select_ln407_4_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="1" slack="69"/>
<pin id="2177" dir="0" index="1" bw="64" slack="0"/>
<pin id="2178" dir="0" index="2" bw="64" slack="1"/>
<pin id="2179" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_4/70 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="xor_ln657_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="1" slack="1"/>
<pin id="2183" dir="0" index="1" bw="1" slack="0"/>
<pin id="2184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/70 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="and_ln1038_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="1" slack="1"/>
<pin id="2188" dir="0" index="1" bw="1" slack="0"/>
<pin id="2189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1038/70 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="and_ln1038_1_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="1" slack="0"/>
<pin id="2193" dir="0" index="1" bw="1" slack="69"/>
<pin id="2194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1038_1/70 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="select_ln1038_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="1" slack="0"/>
<pin id="2198" dir="0" index="1" bw="64" slack="0"/>
<pin id="2199" dir="0" index="2" bw="64" slack="0"/>
<pin id="2200" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1038/70 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="select_ln369_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="1" slack="69"/>
<pin id="2206" dir="0" index="1" bw="64" slack="0"/>
<pin id="2207" dir="0" index="2" bw="64" slack="0"/>
<pin id="2208" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln369/70 "/>
</bind>
</comp>

<comp id="2211" class="1004" name="select_ln407_5_fu_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="1" slack="69"/>
<pin id="2213" dir="0" index="1" bw="64" slack="0"/>
<pin id="2214" dir="0" index="2" bw="64" slack="0"/>
<pin id="2215" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_5/70 "/>
</bind>
</comp>

<comp id="2218" class="1007" name="grp_fu_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="16" slack="0"/>
<pin id="2220" dir="0" index="1" bw="15" slack="0"/>
<pin id="2221" dir="0" index="2" bw="19" slack="0"/>
<pin id="2222" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_29/50 ret_V_30/52 "/>
</bind>
</comp>

<comp id="2229" class="1005" name="tmp_24_reg_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="52" slack="1"/>
<pin id="2231" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2235" class="1005" name="icmp_ln1018_reg_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="1" slack="69"/>
<pin id="2237" dir="1" index="1" bw="1" slack="69"/>
</pin_list>
<bind>
<opset="icmp_ln1018 "/>
</bind>
</comp>

<comp id="2240" class="1005" name="x_is_1_reg_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="1" slack="1"/>
<pin id="2242" dir="1" index="1" bw="1" slack="69"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="2247" class="1005" name="x_is_p1_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="1" slack="69"/>
<pin id="2249" dir="1" index="1" bw="1" slack="69"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2253" class="1005" name="icmp_ln1018_1_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="1" slack="69"/>
<pin id="2255" dir="1" index="1" bw="1" slack="69"/>
</pin_list>
<bind>
<opset="icmp_ln1018_1 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="p_Result_s_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="1" slack="1"/>
<pin id="2261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2264" class="1005" name="b_exp_2_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="12" slack="44"/>
<pin id="2266" dir="1" index="1" bw="12" slack="44"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2269" class="1005" name="zext_ln541_reg_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="64" slack="45"/>
<pin id="2271" dir="1" index="1" bw="64" slack="45"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="6" slack="1"/>
<pin id="2276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2279" class="1005" name="and_ln407_1_reg_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="1" slack="68"/>
<pin id="2281" dir="1" index="1" bw="1" slack="68"/>
</pin_list>
<bind>
<opset="and_ln407_1 "/>
</bind>
</comp>

<comp id="2285" class="1005" name="and_ln407_2_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="1" slack="1"/>
<pin id="2287" dir="1" index="1" bw="1" slack="69"/>
</pin_list>
<bind>
<opset="and_ln407_2 "/>
</bind>
</comp>

<comp id="2291" class="1005" name="b_frac_V_1_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="54" slack="1"/>
<pin id="2293" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_V_1 "/>
</bind>
</comp>

<comp id="2296" class="1005" name="b_frac_tilde_inverse_V_reg_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="6" slack="1"/>
<pin id="2298" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse_V "/>
</bind>
</comp>

<comp id="2301" class="1005" name="zext_ln691_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="54" slack="1"/>
<pin id="2303" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln691 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="mul_ln691_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="54" slack="1"/>
<pin id="2308" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln691 "/>
</bind>
</comp>

<comp id="2313" class="1005" name="a_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="4" slack="1"/>
<pin id="2315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2319" class="1005" name="trunc_ln666_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="50" slack="6"/>
<pin id="2321" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln666 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="tmp_10_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="1" slack="6"/>
<pin id="2326" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="zext_ln1123_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="75" slack="1"/>
<pin id="2331" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="zext_ln1125_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="75" slack="1"/>
<pin id="2336" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="r_V_21_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="75" slack="1"/>
<pin id="2341" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="z2_V_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="73" slack="1"/>
<pin id="2346" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="2350" class="1005" name="a_1_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="6" slack="1"/>
<pin id="2352" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="2356" class="1005" name="tmp_8_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="67" slack="6"/>
<pin id="2358" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2361" class="1005" name="zext_ln1123_1_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="79" slack="1"/>
<pin id="2363" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_1 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="zext_ln1125_1_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="79" slack="1"/>
<pin id="2368" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_1 "/>
</bind>
</comp>

<comp id="2371" class="1005" name="r_V_22_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="79" slack="1"/>
<pin id="2373" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="2376" class="1005" name="ret_V_4_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="82" slack="1"/>
<pin id="2378" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="2382" class="1005" name="a_2_reg_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="6" slack="1"/>
<pin id="2384" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="trunc_ln666_3_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="76" slack="6"/>
<pin id="2390" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln666_3 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="zext_ln1123_2_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="89" slack="1"/>
<pin id="2395" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_2 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="zext_ln1125_2_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="89" slack="1"/>
<pin id="2400" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_2 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="r_V_23_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="89" slack="1"/>
<pin id="2405" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="z4_V_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="92" slack="1"/>
<pin id="2410" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4_V "/>
</bind>
</comp>

<comp id="2414" class="1005" name="tmp_s_reg_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="86" slack="6"/>
<pin id="2416" dir="1" index="1" bw="86" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2419" class="1005" name="tmp_2_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="6" slack="1"/>
<pin id="2421" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="zext_ln1123_4_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="98" slack="1"/>
<pin id="2427" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_4 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="zext_ln1125_6_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="98" slack="1"/>
<pin id="2432" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_6 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="r_V_24_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="98" slack="1"/>
<pin id="2437" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2440" class="1005" name="tmp_3_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="87" slack="1"/>
<pin id="2442" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="tmp_4_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="81" slack="6"/>
<pin id="2448" dir="1" index="1" bw="81" slack="6"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2451" class="1005" name="tmp_5_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="6" slack="1"/>
<pin id="2453" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="zext_ln1123_5_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="93" slack="1"/>
<pin id="2459" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_5 "/>
</bind>
</comp>

<comp id="2462" class="1005" name="zext_ln1125_7_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="93" slack="1"/>
<pin id="2464" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_7 "/>
</bind>
</comp>

<comp id="2467" class="1005" name="r_V_25_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="93" slack="1"/>
<pin id="2469" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="2472" class="1005" name="tmp_6_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="82" slack="1"/>
<pin id="2474" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="tmp_9_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="76" slack="6"/>
<pin id="2480" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2483" class="1005" name="tmp_11_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="6" slack="1"/>
<pin id="2485" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2489" class="1005" name="zext_ln1123_6_reg_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="88" slack="1"/>
<pin id="2491" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_6 "/>
</bind>
</comp>

<comp id="2494" class="1005" name="zext_ln1125_8_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="88" slack="1"/>
<pin id="2496" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_8 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="r_V_26_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="88" slack="1"/>
<pin id="2501" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="2504" class="1005" name="tmp_12_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="77" slack="1"/>
<pin id="2506" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2510" class="1005" name="tmp_13_reg_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="71" slack="6"/>
<pin id="2512" dir="1" index="1" bw="71" slack="6"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2515" class="1005" name="tmp_14_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="6" slack="1"/>
<pin id="2517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="zext_ln1123_7_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="83" slack="1"/>
<pin id="2523" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_7 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="zext_ln1125_9_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="83" slack="1"/>
<pin id="2528" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_9 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="sext_ln666_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="90" slack="1"/>
<pin id="2533" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln666 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="r_V_27_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="83" slack="1"/>
<pin id="2538" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="2541" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="6" slack="1"/>
<pin id="2543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2546" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="4" slack="1"/>
<pin id="2548" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="2551" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="6" slack="1"/>
<pin id="2553" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2556" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="6" slack="1"/>
<pin id="2558" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2561" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="6" slack="1"/>
<pin id="2563" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2566" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="6" slack="1"/>
<pin id="2568" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2571" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="6" slack="1"/>
<pin id="2573" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2576" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="6" slack="1"/>
<pin id="2578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2581" class="1005" name="tmp_15_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="72" slack="2"/>
<pin id="2583" dir="1" index="1" bw="72" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2586" class="1005" name="tmp_16_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="40" slack="1"/>
<pin id="2588" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2591" class="1005" name="log_sum_V_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="109" slack="1"/>
<pin id="2593" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2596" class="1005" name="logn_V_reg_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="105" slack="1"/>
<pin id="2598" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="logn_V "/>
</bind>
</comp>

<comp id="2601" class="1005" name="logn_V_3_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="92" slack="1"/>
<pin id="2603" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_3 "/>
</bind>
</comp>

<comp id="2606" class="1005" name="logn_V_4_reg_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="87" slack="1"/>
<pin id="2608" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_4 "/>
</bind>
</comp>

<comp id="2611" class="1005" name="add_ln666_1_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="103" slack="1"/>
<pin id="2613" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_1 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="add_ln666_4_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="83" slack="1"/>
<pin id="2618" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_4 "/>
</bind>
</comp>

<comp id="2621" class="1005" name="rhs_s_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="79" slack="1"/>
<pin id="2623" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="rhs_s "/>
</bind>
</comp>

<comp id="2626" class="1005" name="add_ln666_2_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="109" slack="1"/>
<pin id="2628" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_2 "/>
</bind>
</comp>

<comp id="2631" class="1005" name="add_ln666_5_reg_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="93" slack="1"/>
<pin id="2633" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_5 "/>
</bind>
</comp>

<comp id="2636" class="1005" name="trunc_ln8_reg_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="73" slack="1"/>
<pin id="2638" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="Elog2_V_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="90" slack="1"/>
<pin id="2643" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2646" class="1005" name="add_ln1199_reg_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="109" slack="1"/>
<pin id="2648" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1199 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="ret_V_15_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="120" slack="19"/>
<pin id="2653" dir="1" index="1" bw="120" slack="19"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

<comp id="2656" class="1005" name="p_Result_13_reg_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="1" slack="2"/>
<pin id="2658" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="2661" class="1005" name="sext_ln1123_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="31" slack="1"/>
<pin id="2663" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1123 "/>
</bind>
</comp>

<comp id="2666" class="1005" name="trunc_ln9_reg_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="59" slack="9"/>
<pin id="2668" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="2671" class="1005" name="sext_ln1199_2_reg_2671">
<pin_list>
<pin id="2672" dir="0" index="0" bw="31" slack="1"/>
<pin id="2673" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1199_2 "/>
</bind>
</comp>

<comp id="2676" class="1005" name="ret_V_31_reg_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="13" slack="1"/>
<pin id="2678" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="sext_ln1122_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="71" slack="1"/>
<pin id="2685" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1122 "/>
</bind>
</comp>

<comp id="2688" class="1005" name="trunc_ln666_1_reg_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="59" slack="1"/>
<pin id="2690" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_1 "/>
</bind>
</comp>

<comp id="2693" class="1005" name="m_diff_hi_V_reg_2693">
<pin_list>
<pin id="2694" dir="0" index="0" bw="8" slack="6"/>
<pin id="2695" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2698" class="1005" name="Z2_V_reg_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="8" slack="3"/>
<pin id="2700" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="2705" class="1005" name="Z3_V_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="8" slack="2"/>
<pin id="2707" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="2710" class="1005" name="Z4_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="35" slack="1"/>
<pin id="2712" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="8" slack="1"/>
<pin id="2717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2720" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="8" slack="1"/>
<pin id="2722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="ret_V_32_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="36" slack="1"/>
<pin id="2727" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="2731" class="1005" name="f_Z3_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="26" slack="1"/>
<pin id="2733" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="2736" class="1005" name="ret_V_33_reg_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="43" slack="2"/>
<pin id="2738" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="2741" class="1005" name="zext_ln1122_reg_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="79" slack="1"/>
<pin id="2743" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1122 "/>
</bind>
</comp>

<comp id="2746" class="1005" name="zext_ln1125_3_reg_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="79" slack="1"/>
<pin id="2748" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_3 "/>
</bind>
</comp>

<comp id="2751" class="1005" name="trunc_ln666_s_reg_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="20" slack="1"/>
<pin id="2753" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_s "/>
</bind>
</comp>

<comp id="2756" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2756">
<pin_list>
<pin id="2757" dir="0" index="0" bw="8" slack="1"/>
<pin id="2758" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2761" class="1005" name="exp_Z2P_m_1_V_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="44" slack="1"/>
<pin id="2763" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="2767" class="1005" name="tmp_17_reg_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="40" slack="1"/>
<pin id="2769" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2773" class="1005" name="zext_ln1122_1_reg_2773">
<pin_list>
<pin id="2774" dir="0" index="0" bw="93" slack="1"/>
<pin id="2775" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1122_1 "/>
</bind>
</comp>

<comp id="2778" class="1005" name="zext_ln1125_4_reg_2778">
<pin_list>
<pin id="2779" dir="0" index="0" bw="93" slack="1"/>
<pin id="2780" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_4 "/>
</bind>
</comp>

<comp id="2783" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="8" slack="1"/>
<pin id="2785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2788" class="1005" name="trunc_ln666_2_reg_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="36" slack="1"/>
<pin id="2790" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_2 "/>
</bind>
</comp>

<comp id="2793" class="1005" name="exp_Z1_V_reg_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="58" slack="2"/>
<pin id="2795" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="2798" class="1005" name="exp_Z1P_m_1_V_reg_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="50" slack="1"/>
<pin id="2800" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="2803" class="1005" name="exp_Z1_hi_V_reg_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="50" slack="1"/>
<pin id="2805" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="2808" class="1005" name="zext_ln1123_3_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="100" slack="1"/>
<pin id="2810" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_3 "/>
</bind>
</comp>

<comp id="2813" class="1005" name="zext_ln1125_5_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="100" slack="1"/>
<pin id="2815" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_5 "/>
</bind>
</comp>

<comp id="2818" class="1005" name="ret_V_34_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="58" slack="1"/>
<pin id="2820" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="2823" class="1005" name="r_V_reg_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="100" slack="1"/>
<pin id="2825" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="2830" class="1005" name="trunc_ln1199_reg_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="57" slack="1"/>
<pin id="2832" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1199 "/>
</bind>
</comp>

<comp id="2835" class="1005" name="trunc_ln1199_2_reg_2835">
<pin_list>
<pin id="2836" dir="0" index="0" bw="56" slack="1"/>
<pin id="2837" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1199_2 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="icmp_ln1034_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="1" slack="1"/>
<pin id="2842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1034 "/>
</bind>
</comp>

<comp id="2845" class="1005" name="icmp_ln1038_reg_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="1" slack="1"/>
<pin id="2847" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1038 "/>
</bind>
</comp>

<comp id="2850" class="1005" name="select_ln657_reg_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="64" slack="1"/>
<pin id="2852" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln657 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="394"><net_src comp="26" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="4" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="6" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="8" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="10" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="14" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="16" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="22" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="56" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="529"><net_src comp="513" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="530" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="543"><net_src comp="24" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="56" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="20" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="56" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="390" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="30" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="582"><net_src comp="32" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="564" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="34" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="589"><net_src comp="564" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="576" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="586" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="600" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="568" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="612" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="576" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="28" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="564" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="564" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="48" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="658"><net_src comp="590" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="636" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="594" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="644" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="677"><net_src comp="612" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="576" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="46" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="576" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="58" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="673" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="679" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="576" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="58" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="630" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="673" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="60" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="44" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="62" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="735"><net_src comp="64" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="44" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="721" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="66" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="751" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="68" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="70" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="769"><net_src comp="751" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="72" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="751" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="70" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="783"><net_src comp="74" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="76" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="791"><net_src comp="778" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="785" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="804"><net_src comp="78" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="80" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="82" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="813"><net_src comp="84" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="80" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="76" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="819"><net_src comp="798" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="807" pin="4"/><net_sink comp="820" pin=1"/></net>

<net id="826"><net_src comp="816" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="832"><net_src comp="86" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="88" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="837"><net_src comp="827" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="820" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="851"><net_src comp="838" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="859"><net_src comp="90" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="92" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="94" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="869"><net_src comp="96" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="847" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="871"><net_src comp="98" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="872"><net_src comp="94" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="879"><net_src comp="100" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="847" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="92" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="882"><net_src comp="102" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="893"><net_src comp="883" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="903"><net_src comp="104" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="80" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="895" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="911"><net_src comp="106" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="108" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="916"><net_src comp="906" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="898" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="913" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="932"><net_src comp="110" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="62" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="937"><net_src comp="927" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="921" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="934" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="950"><net_src comp="112" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="938" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="114" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="116" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="957"><net_src comp="938" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="118" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="62" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="971"><net_src comp="958" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="965" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="984"><net_src comp="120" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="122" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="986"><net_src comp="62" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="992"><net_src comp="124" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="88" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="997"><net_src comp="987" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="978" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="994" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="126" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="128" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1018"><net_src comp="1008" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1002" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1031"><net_src comp="130" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1033"><net_src comp="132" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1034"><net_src comp="134" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1041"><net_src comp="136" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="1019" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1043"><net_src comp="132" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1044"><net_src comp="138" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1051"><net_src comp="140" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1019" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1053"><net_src comp="142" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1054"><net_src comp="134" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1065"><net_src comp="1055" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1075"><net_src comp="144" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="146" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="1067" pin="1"/><net_sink comp="1070" pin=2"/></net>

<net id="1083"><net_src comp="148" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="150" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1088"><net_src comp="1078" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="1070" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1085" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1104"><net_src comp="152" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="58" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1109"><net_src comp="1099" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1093" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1122"><net_src comp="154" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="156" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1125"><net_src comp="158" pin="0"/><net_sink comp="1116" pin=3"/></net>

<net id="1132"><net_src comp="160" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="1110" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1134"><net_src comp="156" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1135"><net_src comp="162" pin="0"/><net_sink comp="1126" pin=3"/></net>

<net id="1142"><net_src comp="164" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="1110" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1144"><net_src comp="166" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1145"><net_src comp="158" pin="0"/><net_sink comp="1136" pin=3"/></net>

<net id="1156"><net_src comp="1146" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1149" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="168" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="170" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1170"><net_src comp="172" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="174" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1175"><net_src comp="1165" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="1158" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1184"><net_src comp="1172" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1176" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1191"><net_src comp="176" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="82" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1196"><net_src comp="1186" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1201"><net_src comp="1180" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1193" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1209"><net_src comp="178" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1211"><net_src comp="180" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1212"><net_src comp="182" pin="0"/><net_sink comp="1203" pin=3"/></net>

<net id="1219"><net_src comp="184" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="1197" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="180" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1222"><net_src comp="186" pin="0"/><net_sink comp="1213" pin=3"/></net>

<net id="1229"><net_src comp="188" pin="0"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="1197" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1231"><net_src comp="158" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1232"><net_src comp="182" pin="0"/><net_sink comp="1223" pin=3"/></net>

<net id="1243"><net_src comp="1233" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1236" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="190" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="192" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1257"><net_src comp="194" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="196" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1262"><net_src comp="1252" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="1245" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="1259" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1278"><net_src comp="198" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="200" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1283"><net_src comp="1273" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="1267" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1280" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1296"><net_src comp="202" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="204" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="206" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1306"><net_src comp="208" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="1284" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1308"><net_src comp="204" pin="0"/><net_sink comp="1300" pin=2"/></net>

<net id="1309"><net_src comp="210" pin="0"/><net_sink comp="1300" pin=3"/></net>

<net id="1316"><net_src comp="212" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="1284" pin="2"/><net_sink comp="1310" pin=1"/></net>

<net id="1318"><net_src comp="182" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1319"><net_src comp="206" pin="0"/><net_sink comp="1310" pin=3"/></net>

<net id="1330"><net_src comp="1320" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1323" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1339"><net_src comp="1332" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="214" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="1341" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1348"><net_src comp="1345" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1352"><net_src comp="1349" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1356"><net_src comp="1353" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1360"><net_src comp="1357" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1364"><net_src comp="1361" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1370"><net_src comp="216" pin="0"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="218" pin="0"/><net_sink comp="1365" pin=1"/></net>

<net id="1377"><net_src comp="220" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="56" pin="0"/><net_sink comp="1372" pin=2"/></net>

<net id="1382"><net_src comp="1372" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="1365" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1391"><net_src comp="1379" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="1383" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="1398"><net_src comp="222" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="224" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1403"><net_src comp="1393" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1408"><net_src comp="1387" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="1400" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1413"><net_src comp="1410" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1420"><net_src comp="226" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="1404" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1422"><net_src comp="228" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1423"><net_src comp="230" pin="0"/><net_sink comp="1414" pin=3"/></net>

<net id="1430"><net_src comp="232" pin="0"/><net_sink comp="1424" pin=0"/></net>

<net id="1431"><net_src comp="1404" pin="2"/><net_sink comp="1424" pin=1"/></net>

<net id="1432"><net_src comp="142" pin="0"/><net_sink comp="1424" pin=2"/></net>

<net id="1433"><net_src comp="230" pin="0"/><net_sink comp="1424" pin=3"/></net>

<net id="1437"><net_src comp="442" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1441"><net_src comp="455" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1445"><net_src comp="494" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1449"><net_src comp="507" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1454"><net_src comp="1434" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1455"><net_src comp="1438" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1460"><net_src comp="1442" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1461"><net_src comp="1446" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1469"><net_src comp="1462" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1470"><net_src comp="1462" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1477"><net_src comp="234" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1478"><net_src comp="1465" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1479"><net_src comp="236" pin="0"/><net_sink comp="1471" pin=2"/></net>

<net id="1480"><net_src comp="238" pin="0"/><net_sink comp="1471" pin=3"/></net>

<net id="1494"><net_src comp="1481" pin="1"/><net_sink comp="1490" pin=1"/></net>

<net id="1502"><net_src comp="1495" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="1490" pin="2"/><net_sink comp="1498" pin=1"/></net>

<net id="1508"><net_src comp="1484" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="1487" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1518"><net_src comp="1504" pin="2"/><net_sink comp="1513" pin=1"/></net>

<net id="1524"><net_src comp="240" pin="0"/><net_sink comp="1519" pin=0"/></net>

<net id="1525"><net_src comp="242" pin="0"/><net_sink comp="1519" pin=2"/></net>

<net id="1529"><net_src comp="1519" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1537"><net_src comp="1526" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1538"><net_src comp="1530" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="1545"><net_src comp="244" pin="0"/><net_sink comp="1539" pin=0"/></net>

<net id="1546"><net_src comp="1533" pin="2"/><net_sink comp="1539" pin=1"/></net>

<net id="1547"><net_src comp="246" pin="0"/><net_sink comp="1539" pin=2"/></net>

<net id="1548"><net_src comp="248" pin="0"/><net_sink comp="1539" pin=3"/></net>

<net id="1556"><net_src comp="1549" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1564"><net_src comp="1552" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="1557" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="1571"><net_src comp="250" pin="0"/><net_sink comp="1566" pin=0"/></net>

<net id="1572"><net_src comp="252" pin="0"/><net_sink comp="1566" pin=2"/></net>

<net id="1580"><net_src comp="1573" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1581"><net_src comp="1566" pin="3"/><net_sink comp="1576" pin=1"/></net>

<net id="1588"><net_src comp="254" pin="0"/><net_sink comp="1582" pin=0"/></net>

<net id="1589"><net_src comp="1576" pin="2"/><net_sink comp="1582" pin=1"/></net>

<net id="1590"><net_src comp="256" pin="0"/><net_sink comp="1582" pin=2"/></net>

<net id="1591"><net_src comp="186" pin="0"/><net_sink comp="1582" pin=3"/></net>

<net id="1597"><net_src comp="258" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="1576" pin="2"/><net_sink comp="1592" pin=1"/></net>

<net id="1599"><net_src comp="186" pin="0"/><net_sink comp="1592" pin=2"/></net>

<net id="1603"><net_src comp="1582" pin="4"/><net_sink comp="1600" pin=0"/></net>

<net id="1610"><net_src comp="262" pin="0"/><net_sink comp="1604" pin=0"/></net>

<net id="1611"><net_src comp="1576" pin="2"/><net_sink comp="1604" pin=1"/></net>

<net id="1612"><net_src comp="264" pin="0"/><net_sink comp="1604" pin=2"/></net>

<net id="1613"><net_src comp="266" pin="0"/><net_sink comp="1604" pin=3"/></net>

<net id="1619"><net_src comp="268" pin="0"/><net_sink comp="1614" pin=0"/></net>

<net id="1620"><net_src comp="270" pin="0"/><net_sink comp="1614" pin=2"/></net>

<net id="1624"><net_src comp="1614" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1631"><net_src comp="272" pin="0"/><net_sink comp="1625" pin=0"/></net>

<net id="1632"><net_src comp="274" pin="0"/><net_sink comp="1625" pin=2"/></net>

<net id="1633"><net_src comp="276" pin="0"/><net_sink comp="1625" pin=3"/></net>

<net id="1639"><net_src comp="278" pin="0"/><net_sink comp="1634" pin=0"/></net>

<net id="1640"><net_src comp="276" pin="0"/><net_sink comp="1634" pin=2"/></net>

<net id="1648"><net_src comp="1641" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1649"><net_src comp="280" pin="0"/><net_sink comp="1644" pin=1"/></net>

<net id="1654"><net_src comp="1625" pin="4"/><net_sink comp="1650" pin=0"/></net>

<net id="1655"><net_src comp="282" pin="0"/><net_sink comp="1650" pin=1"/></net>

<net id="1661"><net_src comp="1644" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1662"><net_src comp="1625" pin="4"/><net_sink comp="1656" pin=1"/></net>

<net id="1663"><net_src comp="1650" pin="2"/><net_sink comp="1656" pin=2"/></net>

<net id="1669"><net_src comp="1634" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1670"><net_src comp="1656" pin="3"/><net_sink comp="1664" pin=1"/></net>

<net id="1671"><net_src comp="1625" pin="4"/><net_sink comp="1664" pin=2"/></net>

<net id="1679"><net_src comp="1672" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="1680"><net_src comp="284" pin="0"/><net_sink comp="1675" pin=1"/></net>

<net id="1687"><net_src comp="286" pin="0"/><net_sink comp="1681" pin=0"/></net>

<net id="1688"><net_src comp="1675" pin="2"/><net_sink comp="1681" pin=1"/></net>

<net id="1689"><net_src comp="288" pin="0"/><net_sink comp="1681" pin=2"/></net>

<net id="1690"><net_src comp="98" pin="0"/><net_sink comp="1681" pin=3"/></net>

<net id="1701"><net_src comp="290" pin="0"/><net_sink comp="1695" pin=0"/></net>

<net id="1702"><net_src comp="1691" pin="2"/><net_sink comp="1695" pin=1"/></net>

<net id="1703"><net_src comp="48" pin="0"/><net_sink comp="1695" pin=2"/></net>

<net id="1704"><net_src comp="292" pin="0"/><net_sink comp="1695" pin=3"/></net>

<net id="1711"><net_src comp="290" pin="0"/><net_sink comp="1705" pin=0"/></net>

<net id="1712"><net_src comp="1691" pin="2"/><net_sink comp="1705" pin=1"/></net>

<net id="1713"><net_src comp="294" pin="0"/><net_sink comp="1705" pin=2"/></net>

<net id="1714"><net_src comp="68" pin="0"/><net_sink comp="1705" pin=3"/></net>

<net id="1721"><net_src comp="290" pin="0"/><net_sink comp="1715" pin=0"/></net>

<net id="1722"><net_src comp="1691" pin="2"/><net_sink comp="1715" pin=1"/></net>

<net id="1723"><net_src comp="296" pin="0"/><net_sink comp="1715" pin=2"/></net>

<net id="1724"><net_src comp="298" pin="0"/><net_sink comp="1715" pin=3"/></net>

<net id="1728"><net_src comp="1691" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1735"><net_src comp="290" pin="0"/><net_sink comp="1729" pin=0"/></net>

<net id="1736"><net_src comp="1691" pin="2"/><net_sink comp="1729" pin=1"/></net>

<net id="1737"><net_src comp="300" pin="0"/><net_sink comp="1729" pin=2"/></net>

<net id="1738"><net_src comp="156" pin="0"/><net_sink comp="1729" pin=3"/></net>

<net id="1742"><net_src comp="1729" pin="4"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1747"><net_src comp="1715" pin="4"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1755"><net_src comp="302" pin="0"/><net_sink comp="1749" pin=0"/></net>

<net id="1756"><net_src comp="520" pin="7"/><net_sink comp="1749" pin=1"/></net>

<net id="1757"><net_src comp="304" pin="0"/><net_sink comp="1749" pin=2"/></net>

<net id="1758"><net_src comp="306" pin="0"/><net_sink comp="1749" pin=3"/></net>

<net id="1765"><net_src comp="1749" pin="4"/><net_sink comp="1762" pin=0"/></net>

<net id="1770"><net_src comp="1759" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="1771"><net_src comp="1762" pin="1"/><net_sink comp="1766" pin=1"/></net>

<net id="1778"><net_src comp="308" pin="0"/><net_sink comp="1772" pin=0"/></net>

<net id="1779"><net_src comp="310" pin="0"/><net_sink comp="1772" pin=2"/></net>

<net id="1783"><net_src comp="1772" pin="4"/><net_sink comp="1780" pin=0"/></net>

<net id="1791"><net_src comp="1780" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1792"><net_src comp="1784" pin="1"/><net_sink comp="1787" pin=1"/></net>

<net id="1799"><net_src comp="312" pin="0"/><net_sink comp="1793" pin=0"/></net>

<net id="1800"><net_src comp="1787" pin="2"/><net_sink comp="1793" pin=1"/></net>

<net id="1801"><net_src comp="314" pin="0"/><net_sink comp="1793" pin=2"/></net>

<net id="1802"><net_src comp="316" pin="0"/><net_sink comp="1793" pin=3"/></net>

<net id="1806"><net_src comp="1803" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1817"><net_src comp="1810" pin="1"/><net_sink comp="1813" pin=1"/></net>

<net id="1821"><net_src comp="1813" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1826"><net_src comp="1818" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="1807" pin="1"/><net_sink comp="1822" pin=1"/></net>

<net id="1834"><net_src comp="318" pin="0"/><net_sink comp="1828" pin=0"/></net>

<net id="1835"><net_src comp="545" pin="3"/><net_sink comp="1828" pin=1"/></net>

<net id="1836"><net_src comp="320" pin="0"/><net_sink comp="1828" pin=2"/></net>

<net id="1837"><net_src comp="322" pin="0"/><net_sink comp="1828" pin=3"/></net>

<net id="1844"><net_src comp="324" pin="0"/><net_sink comp="1838" pin=0"/></net>

<net id="1845"><net_src comp="62" pin="0"/><net_sink comp="1838" pin=2"/></net>

<net id="1849"><net_src comp="1838" pin="4"/><net_sink comp="1846" pin=0"/></net>

<net id="1857"><net_src comp="1846" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="1858"><net_src comp="1850" pin="1"/><net_sink comp="1853" pin=1"/></net>

<net id="1862"><net_src comp="1859" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1869"><net_src comp="326" pin="0"/><net_sink comp="1863" pin=0"/></net>

<net id="1870"><net_src comp="1853" pin="2"/><net_sink comp="1863" pin=1"/></net>

<net id="1871"><net_src comp="328" pin="0"/><net_sink comp="1863" pin=2"/></net>

<net id="1872"><net_src comp="330" pin="0"/><net_sink comp="1863" pin=3"/></net>

<net id="1880"><net_src comp="332" pin="0"/><net_sink comp="1873" pin=0"/></net>

<net id="1881"><net_src comp="62" pin="0"/><net_sink comp="1873" pin=2"/></net>

<net id="1882"><net_src comp="334" pin="0"/><net_sink comp="1873" pin=4"/></net>

<net id="1886"><net_src comp="1873" pin="5"/><net_sink comp="1883" pin=0"/></net>

<net id="1894"><net_src comp="1887" pin="1"/><net_sink comp="1890" pin=1"/></net>

<net id="1898"><net_src comp="1890" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1903"><net_src comp="1895" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="1904"><net_src comp="1883" pin="1"/><net_sink comp="1899" pin=1"/></net>

<net id="1911"><net_src comp="336" pin="0"/><net_sink comp="1905" pin=0"/></net>

<net id="1912"><net_src comp="1899" pin="2"/><net_sink comp="1905" pin=1"/></net>

<net id="1913"><net_src comp="320" pin="0"/><net_sink comp="1905" pin=2"/></net>

<net id="1914"><net_src comp="48" pin="0"/><net_sink comp="1905" pin=3"/></net>

<net id="1921"><net_src comp="338" pin="0"/><net_sink comp="1915" pin=0"/></net>

<net id="1922"><net_src comp="558" pin="3"/><net_sink comp="1915" pin=1"/></net>

<net id="1923"><net_src comp="340" pin="0"/><net_sink comp="1915" pin=2"/></net>

<net id="1924"><net_src comp="328" pin="0"/><net_sink comp="1915" pin=3"/></net>

<net id="1935"><net_src comp="1925" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="1936"><net_src comp="1928" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="1941"><net_src comp="342" pin="0"/><net_sink comp="1937" pin=1"/></net>

<net id="1945"><net_src comp="1937" pin="2"/><net_sink comp="1942" pin=0"/></net>

<net id="1949"><net_src comp="1937" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1955"><net_src comp="344" pin="0"/><net_sink comp="1950" pin=0"/></net>

<net id="1956"><net_src comp="346" pin="0"/><net_sink comp="1950" pin=2"/></net>

<net id="1965"><net_src comp="348" pin="0"/><net_sink comp="1960" pin=0"/></net>

<net id="1966"><net_src comp="346" pin="0"/><net_sink comp="1960" pin=2"/></net>

<net id="1975"><net_src comp="350" pin="0"/><net_sink comp="1970" pin=0"/></net>

<net id="1976"><net_src comp="346" pin="0"/><net_sink comp="1970" pin=2"/></net>

<net id="1984"><net_src comp="1950" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1985"><net_src comp="1957" pin="1"/><net_sink comp="1980" pin=1"/></net>

<net id="1990"><net_src comp="1970" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1991"><net_src comp="1977" pin="1"/><net_sink comp="1986" pin=1"/></net>

<net id="1996"><net_src comp="1960" pin="3"/><net_sink comp="1992" pin=0"/></net>

<net id="1997"><net_src comp="1967" pin="1"/><net_sink comp="1992" pin=1"/></net>

<net id="2003"><net_src comp="352" pin="0"/><net_sink comp="1998" pin=0"/></net>

<net id="2004"><net_src comp="1980" pin="2"/><net_sink comp="1998" pin=1"/></net>

<net id="2005"><net_src comp="354" pin="0"/><net_sink comp="1998" pin=2"/></net>

<net id="2010"><net_src comp="356" pin="0"/><net_sink comp="2006" pin=1"/></net>

<net id="2016"><net_src comp="1998" pin="3"/><net_sink comp="2011" pin=0"/></net>

<net id="2017"><net_src comp="2006" pin="2"/><net_sink comp="2011" pin=2"/></net>

<net id="2024"><net_src comp="358" pin="0"/><net_sink comp="2018" pin=0"/></net>

<net id="2025"><net_src comp="2011" pin="3"/><net_sink comp="2018" pin=1"/></net>

<net id="2026"><net_src comp="132" pin="0"/><net_sink comp="2018" pin=2"/></net>

<net id="2027"><net_src comp="288" pin="0"/><net_sink comp="2018" pin=3"/></net>

<net id="2032"><net_src comp="2018" pin="4"/><net_sink comp="2028" pin=0"/></net>

<net id="2033"><net_src comp="360" pin="0"/><net_sink comp="2028" pin=1"/></net>

<net id="2039"><net_src comp="258" pin="0"/><net_sink comp="2034" pin=0"/></net>

<net id="2040"><net_src comp="186" pin="0"/><net_sink comp="2034" pin=2"/></net>

<net id="2046"><net_src comp="2034" pin="3"/><net_sink comp="2041" pin=0"/></net>

<net id="2047"><net_src comp="362" pin="0"/><net_sink comp="2041" pin=1"/></net>

<net id="2048"><net_src comp="364" pin="0"/><net_sink comp="2041" pin=2"/></net>

<net id="2053"><net_src comp="2011" pin="3"/><net_sink comp="2049" pin=0"/></net>

<net id="2054"><net_src comp="366" pin="0"/><net_sink comp="2049" pin=1"/></net>

<net id="2061"><net_src comp="368" pin="0"/><net_sink comp="2055" pin=0"/></net>

<net id="2062"><net_src comp="1992" pin="2"/><net_sink comp="2055" pin=1"/></net>

<net id="2063"><net_src comp="204" pin="0"/><net_sink comp="2055" pin=2"/></net>

<net id="2064"><net_src comp="370" pin="0"/><net_sink comp="2055" pin=3"/></net>

<net id="2071"><net_src comp="372" pin="0"/><net_sink comp="2065" pin=0"/></net>

<net id="2072"><net_src comp="1986" pin="2"/><net_sink comp="2065" pin=1"/></net>

<net id="2073"><net_src comp="70" pin="0"/><net_sink comp="2065" pin=2"/></net>

<net id="2074"><net_src comp="256" pin="0"/><net_sink comp="2065" pin=3"/></net>

<net id="2080"><net_src comp="1998" pin="3"/><net_sink comp="2075" pin=0"/></net>

<net id="2081"><net_src comp="2055" pin="4"/><net_sink comp="2075" pin=1"/></net>

<net id="2082"><net_src comp="2065" pin="4"/><net_sink comp="2075" pin=2"/></net>

<net id="2086"><net_src comp="2011" pin="3"/><net_sink comp="2083" pin=0"/></net>

<net id="2091"><net_src comp="2083" pin="1"/><net_sink comp="2087" pin=0"/></net>

<net id="2092"><net_src comp="374" pin="0"/><net_sink comp="2087" pin=1"/></net>

<net id="2099"><net_src comp="376" pin="0"/><net_sink comp="2093" pin=0"/></net>

<net id="2100"><net_src comp="62" pin="0"/><net_sink comp="2093" pin=1"/></net>

<net id="2101"><net_src comp="2087" pin="2"/><net_sink comp="2093" pin=2"/></net>

<net id="2102"><net_src comp="2075" pin="3"/><net_sink comp="2093" pin=3"/></net>

<net id="2106"><net_src comp="2093" pin="4"/><net_sink comp="2103" pin=0"/></net>

<net id="2111"><net_src comp="2028" pin="2"/><net_sink comp="2107" pin=1"/></net>

<net id="2117"><net_src comp="2107" pin="2"/><net_sink comp="2112" pin=0"/></net>

<net id="2118"><net_src comp="2041" pin="3"/><net_sink comp="2112" pin=1"/></net>

<net id="2119"><net_src comp="2103" pin="1"/><net_sink comp="2112" pin=2"/></net>

<net id="2124"><net_src comp="44" pin="0"/><net_sink comp="2120" pin=1"/></net>

<net id="2129"><net_src comp="2120" pin="2"/><net_sink comp="2125" pin=1"/></net>

<net id="2134"><net_src comp="2125" pin="2"/><net_sink comp="2130" pin=1"/></net>

<net id="2140"><net_src comp="386" pin="0"/><net_sink comp="2135" pin=1"/></net>

<net id="2141"><net_src comp="388" pin="0"/><net_sink comp="2135" pin=2"/></net>

<net id="2146"><net_src comp="2125" pin="2"/><net_sink comp="2142" pin=1"/></net>

<net id="2152"><net_src comp="2130" pin="2"/><net_sink comp="2147" pin=0"/></net>

<net id="2153"><net_src comp="2135" pin="3"/><net_sink comp="2147" pin=1"/></net>

<net id="2154"><net_src comp="386" pin="0"/><net_sink comp="2147" pin=2"/></net>

<net id="2164"><net_src comp="2142" pin="2"/><net_sink comp="2159" pin=0"/></net>

<net id="2165"><net_src comp="2147" pin="3"/><net_sink comp="2159" pin=1"/></net>

<net id="2166"><net_src comp="364" pin="0"/><net_sink comp="2159" pin=2"/></net>

<net id="2172"><net_src comp="2155" pin="2"/><net_sink comp="2167" pin=0"/></net>

<net id="2173"><net_src comp="2159" pin="3"/><net_sink comp="2167" pin=1"/></net>

<net id="2174"><net_src comp="362" pin="0"/><net_sink comp="2167" pin=2"/></net>

<net id="2180"><net_src comp="2167" pin="3"/><net_sink comp="2175" pin=1"/></net>

<net id="2185"><net_src comp="44" pin="0"/><net_sink comp="2181" pin=1"/></net>

<net id="2190"><net_src comp="2181" pin="2"/><net_sink comp="2186" pin=1"/></net>

<net id="2195"><net_src comp="2186" pin="2"/><net_sink comp="2191" pin=0"/></net>

<net id="2201"><net_src comp="2191" pin="2"/><net_sink comp="2196" pin=0"/></net>

<net id="2202"><net_src comp="362" pin="0"/><net_sink comp="2196" pin=1"/></net>

<net id="2203"><net_src comp="2175" pin="3"/><net_sink comp="2196" pin=2"/></net>

<net id="2209"><net_src comp="2147" pin="3"/><net_sink comp="2204" pin=1"/></net>

<net id="2210"><net_src comp="2196" pin="3"/><net_sink comp="2204" pin=2"/></net>

<net id="2216"><net_src comp="2167" pin="3"/><net_sink comp="2211" pin=1"/></net>

<net id="2217"><net_src comp="2204" pin="3"/><net_sink comp="2211" pin=2"/></net>

<net id="2223"><net_src comp="1600" pin="1"/><net_sink comp="2218" pin=0"/></net>

<net id="2224"><net_src comp="260" pin="0"/><net_sink comp="2218" pin=1"/></net>

<net id="2225"><net_src comp="1621" pin="1"/><net_sink comp="2218" pin=2"/></net>

<net id="2226"><net_src comp="2218" pin="3"/><net_sink comp="1625" pin=1"/></net>

<net id="2227"><net_src comp="2218" pin="3"/><net_sink comp="1634" pin=1"/></net>

<net id="2228"><net_src comp="2218" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="2232"><net_src comp="586" pin="1"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="2234"><net_src comp="2229" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="2238"><net_src comp="606" pin="2"/><net_sink comp="2235" pin=0"/></net>

<net id="2239"><net_src comp="2235" pin="1"/><net_sink comp="2120" pin=0"/></net>

<net id="2243"><net_src comp="612" pin="2"/><net_sink comp="2240" pin=0"/></net>

<net id="2244"><net_src comp="2240" pin="1"/><net_sink comp="2142" pin=0"/></net>

<net id="2245"><net_src comp="2240" pin="1"/><net_sink comp="2155" pin=0"/></net>

<net id="2246"><net_src comp="2240" pin="1"/><net_sink comp="2204" pin=0"/></net>

<net id="2250"><net_src comp="624" pin="2"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2252"><net_src comp="2247" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="2256"><net_src comp="630" pin="2"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="2258"><net_src comp="2253" pin="1"/><net_sink comp="2155" pin=1"/></net>

<net id="2262"><net_src comp="636" pin="3"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="2267"><net_src comp="660" pin="3"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2272"><net_src comp="668" pin="1"/><net_sink comp="2269" pin=0"/></net>

<net id="2273"><net_src comp="2269" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="2277"><net_src comp="396" pin="3"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="2282"><net_src comp="697" pin="2"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="2107" pin=0"/></net>

<net id="2284"><net_src comp="2279" pin="1"/><net_sink comp="2191" pin=1"/></net>

<net id="2288"><net_src comp="715" pin="2"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2290"><net_src comp="2285" pin="1"/><net_sink comp="2211" pin=0"/></net>

<net id="2294"><net_src comp="741" pin="3"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="2299"><net_src comp="403" pin="3"/><net_sink comp="2296" pin=0"/></net>

<net id="2300"><net_src comp="2296" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="2304"><net_src comp="748" pin="1"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="2309"><net_src comp="751" pin="2"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="2311"><net_src comp="2306" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="2312"><net_src comp="2306" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="2316"><net_src comp="756" pin="4"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="2318"><net_src comp="2313" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="2322"><net_src comp="766" pin="1"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="2327"><net_src comp="770" pin="3"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="2332"><net_src comp="785" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="2337"><net_src comp="788" pin="1"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="2342"><net_src comp="792" pin="2"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="2347"><net_src comp="853" pin="4"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="2349"><net_src comp="2344" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="2353"><net_src comp="863" pin="4"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="2355"><net_src comp="2350" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2359"><net_src comp="873" pin="4"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="2364"><net_src comp="883" pin="1"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="2369"><net_src comp="886" pin="1"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="2374"><net_src comp="889" pin="2"/><net_sink comp="2371" pin=0"/></net>

<net id="2375"><net_src comp="2371" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="2379"><net_src comp="938" pin="2"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="2381"><net_src comp="2376" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="2385"><net_src comp="944" pin="4"/><net_sink comp="2382" pin=0"/></net>

<net id="2386"><net_src comp="2382" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="2387"><net_src comp="2382" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="2391"><net_src comp="954" pin="1"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="2396"><net_src comp="965" pin="1"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="2401"><net_src comp="968" pin="1"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="2406"><net_src comp="972" pin="2"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="2411"><net_src comp="1025" pin="4"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="2413"><net_src comp="2408" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="2417"><net_src comp="1035" pin="4"/><net_sink comp="2414" pin=0"/></net>

<net id="2418"><net_src comp="2414" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="2422"><net_src comp="1045" pin="4"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="2424"><net_src comp="2419" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="2428"><net_src comp="1055" pin="1"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="2433"><net_src comp="1058" pin="1"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="2438"><net_src comp="1061" pin="2"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="2443"><net_src comp="1116" pin="4"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="2445"><net_src comp="2440" pin="1"/><net_sink comp="1158" pin=2"/></net>

<net id="2449"><net_src comp="1126" pin="4"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="2454"><net_src comp="1136" pin="4"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="2456"><net_src comp="2451" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="2460"><net_src comp="1146" pin="1"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="2465"><net_src comp="1149" pin="1"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="2470"><net_src comp="1152" pin="2"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="2475"><net_src comp="1203" pin="4"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="2477"><net_src comp="2472" pin="1"/><net_sink comp="1245" pin=2"/></net>

<net id="2481"><net_src comp="1213" pin="4"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="2486"><net_src comp="1223" pin="4"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="2488"><net_src comp="2483" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="2492"><net_src comp="1233" pin="1"/><net_sink comp="2489" pin=0"/></net>

<net id="2493"><net_src comp="2489" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="2497"><net_src comp="1236" pin="1"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="2502"><net_src comp="1239" pin="2"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="2507"><net_src comp="1290" pin="4"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="2509"><net_src comp="2504" pin="1"/><net_sink comp="1365" pin=2"/></net>

<net id="2513"><net_src comp="1300" pin="4"/><net_sink comp="2510" pin=0"/></net>

<net id="2514"><net_src comp="2510" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="2518"><net_src comp="1310" pin="4"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="2520"><net_src comp="2515" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2524"><net_src comp="1320" pin="1"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="2529"><net_src comp="1323" pin="1"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="2534"><net_src comp="1332" pin="1"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="2539"><net_src comp="1326" pin="2"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="2544"><net_src comp="409" pin="3"/><net_sink comp="2541" pin=0"/></net>

<net id="2545"><net_src comp="2541" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="2549"><net_src comp="422" pin="3"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="2554"><net_src comp="435" pin="3"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="2559"><net_src comp="448" pin="3"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="2564"><net_src comp="461" pin="3"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="2569"><net_src comp="474" pin="3"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2574"><net_src comp="487" pin="3"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="2579"><net_src comp="500" pin="3"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2584"><net_src comp="1414" pin="4"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="1519" pin=1"/></net>

<net id="2589"><net_src comp="1424" pin="4"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="2594"><net_src comp="416" pin="3"/><net_sink comp="2591" pin=0"/></net>

<net id="2595"><net_src comp="2591" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="2599"><net_src comp="429" pin="3"/><net_sink comp="2596" pin=0"/></net>

<net id="2600"><net_src comp="2596" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="2604"><net_src comp="468" pin="3"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="2609"><net_src comp="481" pin="3"/><net_sink comp="2606" pin=0"/></net>

<net id="2610"><net_src comp="2606" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="2614"><net_src comp="1450" pin="2"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="2619"><net_src comp="1456" pin="2"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="2624"><net_src comp="1471" pin="4"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="2629"><net_src comp="1498" pin="2"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="1552" pin=1"/></net>

<net id="2634"><net_src comp="1513" pin="2"/><net_sink comp="2631" pin=0"/></net>

<net id="2635"><net_src comp="2631" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="2639"><net_src comp="1539" pin="4"/><net_sink comp="2636" pin=0"/></net>

<net id="2640"><net_src comp="2636" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="2644"><net_src comp="1335" pin="2"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="1566" pin=1"/></net>

<net id="2649"><net_src comp="1560" pin="2"/><net_sink comp="2646" pin=0"/></net>

<net id="2650"><net_src comp="2646" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2654"><net_src comp="1576" pin="2"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="2034" pin=1"/></net>

<net id="2659"><net_src comp="1592" pin="3"/><net_sink comp="2656" pin=0"/></net>

<net id="2660"><net_src comp="2656" pin="1"/><net_sink comp="1614" pin=1"/></net>

<net id="2664"><net_src comp="1600" pin="1"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="2218" pin=0"/></net>

<net id="2669"><net_src comp="1604" pin="4"/><net_sink comp="2666" pin=0"/></net>

<net id="2670"><net_src comp="2666" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="2674"><net_src comp="1621" pin="1"/><net_sink comp="2671" pin=0"/></net>

<net id="2675"><net_src comp="2671" pin="1"/><net_sink comp="2218" pin=1"/></net>

<net id="2679"><net_src comp="1664" pin="3"/><net_sink comp="2676" pin=0"/></net>

<net id="2680"><net_src comp="2676" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="2681"><net_src comp="2676" pin="1"/><net_sink comp="2006" pin=0"/></net>

<net id="2682"><net_src comp="2676" pin="1"/><net_sink comp="2011" pin=1"/></net>

<net id="2686"><net_src comp="1672" pin="1"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="2691"><net_src comp="1681" pin="4"/><net_sink comp="2688" pin=0"/></net>

<net id="2692"><net_src comp="2688" pin="1"/><net_sink comp="1691" pin=1"/></net>

<net id="2696"><net_src comp="1695" pin="4"/><net_sink comp="2693" pin=0"/></net>

<net id="2697"><net_src comp="2693" pin="1"/><net_sink comp="1859" pin=0"/></net>

<net id="2701"><net_src comp="1705" pin="4"/><net_sink comp="2698" pin=0"/></net>

<net id="2702"><net_src comp="2698" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="2703"><net_src comp="2698" pin="1"/><net_sink comp="1838" pin=1"/></net>

<net id="2704"><net_src comp="2698" pin="1"/><net_sink comp="1873" pin=1"/></net>

<net id="2708"><net_src comp="1715" pin="4"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="1772" pin=1"/></net>

<net id="2713"><net_src comp="1725" pin="1"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="2718"><net_src comp="513" pin="3"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="2723"><net_src comp="530" pin="3"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="2728"><net_src comp="1766" pin="2"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="2730"><net_src comp="2725" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="2734"><net_src comp="520" pin="3"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="1772" pin=3"/></net>

<net id="2739"><net_src comp="1772" pin="4"/><net_sink comp="2736" pin=0"/></net>

<net id="2740"><net_src comp="2736" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="2744"><net_src comp="1780" pin="1"/><net_sink comp="2741" pin=0"/></net>

<net id="2745"><net_src comp="2741" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="2749"><net_src comp="1784" pin="1"/><net_sink comp="2746" pin=0"/></net>

<net id="2750"><net_src comp="2746" pin="1"/><net_sink comp="1787" pin=1"/></net>

<net id="2754"><net_src comp="1793" pin="4"/><net_sink comp="2751" pin=0"/></net>

<net id="2755"><net_src comp="2751" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="2759"><net_src comp="538" pin="3"/><net_sink comp="2756" pin=0"/></net>

<net id="2760"><net_src comp="2756" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="2764"><net_src comp="1822" pin="2"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="2766"><net_src comp="2761" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="2770"><net_src comp="1828" pin="4"/><net_sink comp="2767" pin=0"/></net>

<net id="2771"><net_src comp="2767" pin="1"/><net_sink comp="1838" pin=3"/></net>

<net id="2772"><net_src comp="2767" pin="1"/><net_sink comp="1873" pin=3"/></net>

<net id="2776"><net_src comp="1846" pin="1"/><net_sink comp="2773" pin=0"/></net>

<net id="2777"><net_src comp="2773" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="2781"><net_src comp="1850" pin="1"/><net_sink comp="2778" pin=0"/></net>

<net id="2782"><net_src comp="2778" pin="1"/><net_sink comp="1853" pin=1"/></net>

<net id="2786"><net_src comp="551" pin="3"/><net_sink comp="2783" pin=0"/></net>

<net id="2787"><net_src comp="2783" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="2791"><net_src comp="1863" pin="4"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="1887" pin=0"/></net>

<net id="2796"><net_src comp="558" pin="3"/><net_sink comp="2793" pin=0"/></net>

<net id="2797"><net_src comp="2793" pin="1"/><net_sink comp="1937" pin=0"/></net>

<net id="2801"><net_src comp="1905" pin="4"/><net_sink comp="2798" pin=0"/></net>

<net id="2802"><net_src comp="2798" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="2806"><net_src comp="1915" pin="4"/><net_sink comp="2803" pin=0"/></net>

<net id="2807"><net_src comp="2803" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="2811"><net_src comp="1925" pin="1"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="2816"><net_src comp="1928" pin="1"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="2821"><net_src comp="1937" pin="2"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="1950" pin=1"/></net>

<net id="2826"><net_src comp="1931" pin="2"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="1957" pin=0"/></net>

<net id="2828"><net_src comp="2823" pin="1"/><net_sink comp="1967" pin=0"/></net>

<net id="2829"><net_src comp="2823" pin="1"/><net_sink comp="1977" pin=0"/></net>

<net id="2833"><net_src comp="1942" pin="1"/><net_sink comp="2830" pin=0"/></net>

<net id="2834"><net_src comp="2830" pin="1"/><net_sink comp="1960" pin=1"/></net>

<net id="2838"><net_src comp="1946" pin="1"/><net_sink comp="2835" pin=0"/></net>

<net id="2839"><net_src comp="2835" pin="1"/><net_sink comp="1970" pin=1"/></net>

<net id="2843"><net_src comp="2028" pin="2"/><net_sink comp="2840" pin=0"/></net>

<net id="2844"><net_src comp="2840" pin="1"/><net_sink comp="2181" pin=0"/></net>

<net id="2848"><net_src comp="2049" pin="2"/><net_sink comp="2845" pin=0"/></net>

<net id="2849"><net_src comp="2845" pin="1"/><net_sink comp="2186" pin=0"/></net>

<net id="2853"><net_src comp="2112" pin="3"/><net_sink comp="2850" pin=0"/></net>

<net id="2854"><net_src comp="2850" pin="1"/><net_sink comp="2175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {46 47 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {65 66 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {59 60 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {62 63 }
  - Chain level:
	State 1
		p_Result_11 : 1
		tmp_23 : 1
		tmp_24 : 1
		zext_ln513 : 2
		b_exp : 3
		icmp_ln369 : 4
		icmp_ln1018 : 2
		x_is_1 : 5
		xor_ln964 : 2
		x_is_p1 : 5
		icmp_ln1018_1 : 2
		p_Result_s : 1
		index0 : 1
		b_exp_1 : 3
		b_exp_2 : 4
		zext_ln541 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
		xor_ln369 : 5
		icmp_ln407 : 2
		icmp_ln407_1 : 2
		and_ln407 : 5
		and_ln407_1 : 5
		icmp_ln407_2 : 2
		or_ln407_3 : 3
		and_ln407_2 : 5
	State 2
		zext_ln1340_1 : 1
		b_frac_V_1 : 2
	State 3
		mul_ln691 : 1
	State 4
		a : 1
		trunc_ln666 : 1
		tmp_10 : 1
	State 5
		zext_ln1125 : 1
		r_V_21 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		zext_ln1340 : 1
		select_ln1340 : 2
		zext_ln1199 : 1
		ret_V_23 : 3
		ret_V_2 : 4
		z2_V : 5
		a_1 : 5
		tmp_8 : 5
	State 11
		r_V_22 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		eZ : 1
		zext_ln1199_1 : 1
		zext_ln666 : 2
		ret_V_24 : 3
		zext_ln1200_1 : 1
		ret_V_4 : 4
		a_2 : 5
		trunc_ln666_3 : 5
	State 17
		zext_ln1125_2 : 1
		r_V_23 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
		zext_ln1199_2 : 1
		zext_ln666_1 : 1
		ret_V_25 : 2
		zext_ln1200_2 : 1
		ret_V_6 : 3
		z4_V : 4
		tmp_s : 4
		tmp_2 : 4
	State 23
		r_V_24 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
		eZ_2 : 1
		zext_ln1199_3 : 1
		zext_ln666_2 : 2
		ret_V_26 : 3
		zext_ln1200_3 : 1
		ret_V_8 : 4
		tmp_3 : 5
		tmp_4 : 5
		tmp_5 : 5
	State 29
		r_V_25 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
		zext_ln1199_4 : 1
		zext_ln666_3 : 1
		ret_V_27 : 2
		zext_ln1200_4 : 1
		ret_V_10 : 3
		tmp_6 : 4
		tmp_9 : 4
		tmp_11 : 4
	State 35
		r_V_26 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
		zext_ln1199_5 : 1
		zext_ln666_4 : 1
		ret_V_28 : 2
		zext_ln1200_5 : 1
		ret_V_12 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_14 : 4
	State 41
		r_V_27 : 1
	State 42
	State 43
	State 44
	State 45
		Elog2_V : 1
	State 46
		log_sum_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr : 1
		logn_V : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr : 1
		logn_V_5 : 2
		zext_ln1199_6 : 1
		zext_ln666_5 : 1
		ret_V_29 : 2
		zext_ln1200_6 : 1
		ret_V_14 : 3
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr : 1
		logn_V_6 : 2
		tmp_15 : 4
		tmp_16 : 4
	State 47
		zext_ln223 : 1
		zext_ln223_1 : 1
		zext_ln223_4 : 1
		zext_ln223_5 : 1
		add_ln666_1 : 2
		add_ln666_4 : 2
		r_V_28 : 1
		rhs_s : 2
	State 48
		add_ln666 : 1
		add_ln666_2 : 2
		add_ln666_3 : 1
		add_ln666_5 : 2
		zext_ln1200_7 : 1
		ret_V : 2
		trunc_ln8 : 3
	State 49
		log_sum_V_1 : 1
		add_ln1199 : 2
	State 50
		ret_V_15 : 1
		m_fix_hi_V : 2
		p_Result_13 : 2
		sext_ln1123 : 3
		r_V_29 : 4
		trunc_ln9 : 2
	State 51
	State 52
		sext_ln1199_2 : 1
		ret_V_30 : 2
	State 53
		trunc_ln : 1
		p_Result_5 : 1
		trunc_ln856 : 1
		icmp_ln856 : 2
		ret_V_17 : 2
		select_ln855 : 3
		ret_V_31 : 4
	State 54
		r_V_14 : 1
	State 55
	State 56
	State 57
	State 58
		trunc_ln666_1 : 1
	State 59
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln541_3 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 4
		zext_ln541_4 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 3
		f_Z3 : 4
	State 60
		r : 1
		zext_ln666_10 : 2
		ret_V_32 : 3
	State 61
		zext_ln1122 : 1
		r_V_16 : 2
	State 62
		trunc_ln666_s : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 63
		add_ln666_7 : 1
		zext_ln666_12 : 2
		exp_Z2P_m_1_V : 3
		tmp_17 : 1
	State 64
		zext_ln1122_1 : 1
		r_V_18 : 2
	State 65
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln666_2 : 1
	State 66
		zext_ln1199_8 : 1
		add_ln666_9 : 1
		zext_ln666_14 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 67
		r_V : 1
	State 68
		trunc_ln1199 : 1
		trunc_ln1199_2 : 1
	State 69
		ret_V_22 : 1
		add_ln1199_6 : 1
		add_ln1199_7 : 1
		tmp_19 : 2
		r_exp_V_2 : 3
		tmp_20 : 4
		icmp_ln1034 : 5
		select_ln658 : 1
		icmp_ln1038 : 4
		tmp : 2
		tmp_1 : 2
		tmp_25 : 3
		trunc_ln183 : 4
		out_exp_V : 5
		p_Result_14 : 6
		bitcast_ln524 : 7
		and_ln657 : 6
		select_ln657 : 8
	State 70
		select_ln407_2 : 1
		select_ln407_3 : 2
		select_ln407_4 : 3
		select_ln1038 : 4
		select_ln369 : 5
		select_ln407_5 : 6
		ret_ln690 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_751       |    2    |   273   |   161   |
|          |        grp_fu_792       |    0    |   441   |   256   |
|          |        grp_fu_889       |    3    |   441   |   256   |
|          |        grp_fu_972       |    3    |   441   |   256   |
|          |       grp_fu_1061       |    4    |   441   |   256   |
|          |       grp_fu_1152       |    3    |   441   |   256   |
|    mul   |       grp_fu_1239       |    3    |   441   |   256   |
|          |       grp_fu_1326       |    3    |   441   |   256   |
|          |       grp_fu_1335       |    4    |   441   |   256   |
|          |      r_V_28_fu_1465     |    4    |    0    |    29   |
|          |       grp_fu_1675       |    3    |   441   |   256   |
|          |       grp_fu_1787       |    4    |   219   |   149   |
|          |       grp_fu_1853       |    4    |   233   |    85   |
|          |       grp_fu_1931       |    4    |   237   |    87   |
|----------|-------------------------|---------|---------|---------|
|          |       b_exp_fu_594      |    0    |    0    |    12   |
|          |      b_exp_1_fu_654     |    0    |    0    |    12   |
|          |     ret_V_23_fu_838     |    0    |    0    |   109   |
|          |     ret_V_24_fu_921     |    0    |    0    |   109   |
|          |     ret_V_25_fu_1002    |    0    |    0    |   109   |
|          |     ret_V_26_fu_1093    |    0    |    0    |   109   |
|          |     ret_V_27_fu_1180    |    0    |    0    |   109   |
|          |     ret_V_28_fu_1267    |    0    |    0    |   109   |
|          |     ret_V_29_fu_1387    |    0    |    0    |   109   |
|          |   add_ln666_1_fu_1450   |    0    |    0    |   109   |
|          |   add_ln666_4_fu_1456   |    0    |    0    |    89   |
|          |    add_ln666_fu_1490    |    0    |    0    |   109   |
|          |   add_ln666_2_fu_1498   |    0    |    0    |   109   |
|          |   add_ln666_3_fu_1504   |    0    |    0    |   109   |
|    add   |   add_ln666_5_fu_1513   |    0    |    0    |   109   |
|          |   log_sum_V_1_fu_1552   |    0    |    0    |   109   |
|          |    add_ln1199_fu_1560   |    0    |    0    |   109   |
|          |     ret_V_15_fu_1576    |    0    |    0    |   127   |
|          |     ret_V_17_fu_1650    |    0    |    0    |    14   |
|          |     ret_V_32_fu_1766    |    0    |    0    |    42   |
|          |   add_ln666_7_fu_1813   |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_1822  |    0    |    0    |    50   |
|          |   add_ln666_9_fu_1890   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_1899 |    0    |    0    |    58   |
|          |     ret_V_34_fu_1937    |    0    |    0    |    65   |
|          |     ret_V_22_fu_1980    |    0    |    0    |   114   |
|          |   add_ln1199_6_fu_1986  |    0    |    0    |   112   |
|          |   add_ln1199_7_fu_1992  |    0    |    0    |   113   |
|          |     r_exp_V_fu_2006     |    0    |    0    |    14   |
|          |    out_exp_V_fu_2087    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_2_fu_847     |    0    |    0    |   109   |
|          |      ret_V_4_fu_938     |    0    |    0    |   109   |
|          |     ret_V_6_fu_1019     |    0    |    0    |   109   |
|          |     ret_V_8_fu_1110     |    0    |    0    |   109   |
|    sub   |     ret_V_10_fu_1197    |    0    |    0    |   109   |
|          |     ret_V_12_fu_1284    |    0    |    0    |   109   |
|          |     ret_V_14_fu_1404    |    0    |    0    |   109   |
|          |      ret_V_fu_1533      |    0    |    0    |   124   |
|          |     m_diff_V_fu_1691    |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |      b_exp_2_fu_660     |    0    |    0    |    12   |
|          |    b_frac_V_1_fu_741    |    0    |    0    |    54   |
|          |   select_ln1340_fu_820  |    0    |    0    |    76   |
|          |   select_ln855_fu_1656  |    0    |    0    |    13   |
|          |     ret_V_31_fu_1664    |    0    |    0    |    13   |
|          |    r_exp_V_2_fu_2011    |    0    |    0    |    13   |
|          |   select_ln658_fu_2041  |    0    |    0    |    64   |
|          |      tmp_25_fu_2075     |    0    |    0    |    52   |
|  select  |   select_ln657_fu_2112  |    0    |    0    |    64   |
|          |   select_ln407_fu_2135  |    0    |    0    |    64   |
|          |  select_ln407_1_fu_2147 |    0    |    0    |    64   |
|          |  select_ln407_2_fu_2159 |    0    |    0    |    64   |
|          |  select_ln407_3_fu_2167 |    0    |    0    |    64   |
|          |  select_ln407_4_fu_2175 |    0    |    0    |    64   |
|          |  select_ln1038_fu_2196  |    0    |    0    |    64   |
|          |   select_ln369_fu_2204  |    0    |    0    |    64   |
|          |  select_ln407_5_fu_2211 |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln369_fu_600    |    0    |    0    |    12   |
|          |    icmp_ln1018_fu_606   |    0    |    0    |    24   |
|          |   icmp_ln1018_1_fu_630  |    0    |    0    |    11   |
|          |    icmp_ln407_fu_679    |    0    |    0    |    11   |
|   icmp   |   icmp_ln407_1_fu_685   |    0    |    0    |    11   |
|          |   icmp_ln407_2_fu_703   |    0    |    0    |    11   |
|          |    icmp_ln856_fu_1644   |    0    |    0    |    13   |
|          |   icmp_ln1034_fu_2028   |    0    |    0    |    8    |
|          |   icmp_ln1038_fu_2049   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      x_is_1_fu_612      |    0    |    0    |    2    |
|          |      x_is_p1_fu_624     |    0    |    0    |    2    |
|          |     and_ln407_fu_691    |    0    |    0    |    2    |
|          |    and_ln407_1_fu_697   |    0    |    0    |    2    |
|    and   |    and_ln407_2_fu_715   |    0    |    0    |    2    |
|          |    and_ln657_fu_2107    |    0    |    0    |    2    |
|          |     x_is_NaN_fu_2125    |    0    |    0    |    2    |
|          |    and_ln1038_fu_2186   |    0    |    0    |    2    |
|          |   and_ln1038_1_fu_2191  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln964_fu_618    |    0    |    0    |    2    |
|    xor   |     xor_ln369_fu_673    |    0    |    0    |    2    |
|          |    xor_ln1022_fu_2120   |    0    |    0    |    2    |
|          |    xor_ln657_fu_2181    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    or_ln407_3_fu_709    |    0    |    0    |    2    |
|    or    |     or_ln407_fu_2130    |    0    |    0    |    2    |
|          |    or_ln407_1_fu_2142   |    0    |    0    |    2    |
|          |    or_ln407_2_fu_2155   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_2218       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_390  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_11_fu_568   |    0    |    0    |    0    |
|          |    p_Result_s_fu_636    |    0    |    0    |    0    |
|          |      tmp_10_fu_770      |    0    |    0    |    0    |
| bitselect|   p_Result_13_fu_1592   |    0    |    0    |    0    |
|          |    p_Result_5_fu_1634   |    0    |    0    |    0    |
|          |      tmp_19_fu_1998     |    0    |    0    |    0    |
|          |      tmp_21_fu_2034     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_23_fu_576      |    0    |    0    |    0    |
|          |      index0_fu_644      |    0    |    0    |    0    |
|          |         a_fu_756        |    0    |    0    |    0    |
|          |       z2_V_fu_853       |    0    |    0    |    0    |
|          |        a_1_fu_863       |    0    |    0    |    0    |
|          |       tmp_8_fu_873      |    0    |    0    |    0    |
|          |        a_2_fu_944       |    0    |    0    |    0    |
|          |       z4_V_fu_1025      |    0    |    0    |    0    |
|          |      tmp_s_fu_1035      |    0    |    0    |    0    |
|          |      tmp_2_fu_1045      |    0    |    0    |    0    |
|          |      tmp_3_fu_1116      |    0    |    0    |    0    |
|          |      tmp_4_fu_1126      |    0    |    0    |    0    |
|          |      tmp_5_fu_1136      |    0    |    0    |    0    |
|          |      tmp_6_fu_1203      |    0    |    0    |    0    |
|          |      tmp_9_fu_1213      |    0    |    0    |    0    |
|          |      tmp_11_fu_1223     |    0    |    0    |    0    |
|          |      tmp_12_fu_1290     |    0    |    0    |    0    |
|          |      tmp_13_fu_1300     |    0    |    0    |    0    |
|          |      tmp_14_fu_1310     |    0    |    0    |    0    |
|partselect|      tmp_15_fu_1414     |    0    |    0    |    0    |
|          |      tmp_16_fu_1424     |    0    |    0    |    0    |
|          |      rhs_s_fu_1471      |    0    |    0    |    0    |
|          |    trunc_ln8_fu_1539    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_1582   |    0    |    0    |    0    |
|          |    trunc_ln9_fu_1604    |    0    |    0    |    0    |
|          |     trunc_ln_fu_1625    |    0    |    0    |    0    |
|          |  trunc_ln666_1_fu_1681  |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1695   |    0    |    0    |    0    |
|          |       Z2_V_fu_1705      |    0    |    0    |    0    |
|          |       Z3_V_fu_1715      |    0    |    0    |    0    |
|          |      Z4_ind_fu_1729     |    0    |    0    |    0    |
|          |        r_fu_1749        |    0    |    0    |    0    |
|          |  trunc_ln666_s_fu_1793  |    0    |    0    |    0    |
|          |      tmp_17_fu_1828     |    0    |    0    |    0    |
|          |  trunc_ln666_2_fu_1863  |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1905  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_1915   |    0    |    0    |    0    |
|          |      tmp_20_fu_2018     |    0    |    0    |    0    |
|          |       tmp_fu_2055       |    0    |    0    |    0    |
|          |      tmp_1_fu_2065      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_24_fu_586      |    0    |    0    |    0    |
|          |    trunc_ln666_fu_766   |    0    |    0    |    0    |
|          |   trunc_ln666_3_fu_954  |    0    |    0    |    0    |
|   trunc  |   trunc_ln856_fu_1641   |    0    |    0    |    0    |
|          |        Z4_fu_1725       |    0    |    0    |    0    |
|          |   trunc_ln1199_fu_1942  |    0    |    0    |    0    |
|          |  trunc_ln1199_2_fu_1946 |    0    |    0    |    0    |
|          |   trunc_ln183_fu_2083   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln513_fu_590    |    0    |    0    |    0    |
|          |    zext_ln541_fu_668    |    0    |    0    |    0    |
|          |   zext_ln1340_1_fu_737  |    0    |    0    |    0    |
|          |    zext_ln691_fu_748    |    0    |    0    |    0    |
|          |    zext_ln1123_fu_785   |    0    |    0    |    0    |
|          |    zext_ln1125_fu_788   |    0    |    0    |    0    |
|          |    zext_ln1340_fu_816   |    0    |    0    |    0    |
|          |    zext_ln1199_fu_834   |    0    |    0    |    0    |
|          |    zext_ln1200_fu_844   |    0    |    0    |    0    |
|          |   zext_ln1123_1_fu_883  |    0    |    0    |    0    |
|          |   zext_ln1125_1_fu_886  |    0    |    0    |    0    |
|          |    zext_ln671_fu_895    |    0    |    0    |    0    |
|          |   zext_ln1199_1_fu_913  |    0    |    0    |    0    |
|          |    zext_ln666_fu_917    |    0    |    0    |    0    |
|          |   zext_ln1200_1_fu_934  |    0    |    0    |    0    |
|          |   zext_ln1123_2_fu_965  |    0    |    0    |    0    |
|          |   zext_ln1125_2_fu_968  |    0    |    0    |    0    |
|          |   zext_ln1199_2_fu_994  |    0    |    0    |    0    |
|          |   zext_ln666_1_fu_998   |    0    |    0    |    0    |
|          |  zext_ln1200_2_fu_1015  |    0    |    0    |    0    |
|          |  zext_ln1123_4_fu_1055  |    0    |    0    |    0    |
|          |  zext_ln1125_6_fu_1058  |    0    |    0    |    0    |
|          |   zext_ln671_1_fu_1067  |    0    |    0    |    0    |
|          |  zext_ln1199_3_fu_1085  |    0    |    0    |    0    |
|          |   zext_ln666_2_fu_1089  |    0    |    0    |    0    |
|          |  zext_ln1200_3_fu_1106  |    0    |    0    |    0    |
|          |  zext_ln1123_5_fu_1146  |    0    |    0    |    0    |
|          |  zext_ln1125_7_fu_1149  |    0    |    0    |    0    |
|          |  zext_ln1199_4_fu_1172  |    0    |    0    |    0    |
|          |   zext_ln666_3_fu_1176  |    0    |    0    |    0    |
|          |  zext_ln1200_4_fu_1193  |    0    |    0    |    0    |
|          |  zext_ln1123_6_fu_1233  |    0    |    0    |    0    |
|          |  zext_ln1125_8_fu_1236  |    0    |    0    |    0    |
|          |  zext_ln1199_5_fu_1259  |    0    |    0    |    0    |
|          |   zext_ln666_4_fu_1263  |    0    |    0    |    0    |
|          |  zext_ln1200_5_fu_1280  |    0    |    0    |    0    |
|          |  zext_ln1123_7_fu_1320  |    0    |    0    |    0    |
|          |  zext_ln1125_9_fu_1323  |    0    |    0    |    0    |
|          |   zext_ln541_1_fu_1341  |    0    |    0    |    0    |
|          |   zext_ln541_6_fu_1345  |    0    |    0    |    0    |
|   zext   |   zext_ln541_7_fu_1349  |    0    |    0    |    0    |
|          |   zext_ln541_8_fu_1353  |    0    |    0    |    0    |
|          |   zext_ln541_9_fu_1357  |    0    |    0    |    0    |
|          |  zext_ln541_10_fu_1361  |    0    |    0    |    0    |
|          |  zext_ln1199_6_fu_1379  |    0    |    0    |    0    |
|          |   zext_ln666_5_fu_1383  |    0    |    0    |    0    |
|          |  zext_ln1200_6_fu_1400  |    0    |    0    |    0    |
|          |  zext_ln541_11_fu_1410  |    0    |    0    |    0    |
|          |    zext_ln223_fu_1434   |    0    |    0    |    0    |
|          |   zext_ln223_1_fu_1438  |    0    |    0    |    0    |
|          |   zext_ln223_4_fu_1442  |    0    |    0    |    0    |
|          |   zext_ln223_5_fu_1446  |    0    |    0    |    0    |
|          |  zext_ln1122_2_fu_1462  |    0    |    0    |    0    |
|          |  logn_V_i_cast_fu_1481  |    0    |    0    |    0    |
|          |   zext_ln223_2_fu_1484  |    0    |    0    |    0    |
|          |   zext_ln223_3_fu_1487  |    0    |    0    |    0    |
|          |   zext_ln666_6_fu_1495  |    0    |    0    |    0    |
|          |   zext_ln666_7_fu_1510  |    0    |    0    |    0    |
|          |  zext_ln1200_7_fu_1526  |    0    |    0    |    0    |
|          |  zext_ln1200_8_fu_1530  |    0    |    0    |    0    |
|          |   zext_ln666_8_fu_1549  |    0    |    0    |    0    |
|          |   zext_ln541_3_fu_1739  |    0    |    0    |    0    |
|          |   zext_ln541_4_fu_1744  |    0    |    0    |    0    |
|          |   zext_ln666_9_fu_1759  |    0    |    0    |    0    |
|          |  zext_ln666_10_fu_1762  |    0    |    0    |    0    |
|          |   zext_ln1122_fu_1780   |    0    |    0    |    0    |
|          |  zext_ln1125_3_fu_1784  |    0    |    0    |    0    |
|          |   zext_ln541_5_fu_1803  |    0    |    0    |    0    |
|          |  zext_ln1199_7_fu_1807  |    0    |    0    |    0    |
|          |  zext_ln666_11_fu_1810  |    0    |    0    |    0    |
|          |  zext_ln666_12_fu_1818  |    0    |    0    |    0    |
|          |  zext_ln1122_1_fu_1846  |    0    |    0    |    0    |
|          |  zext_ln1125_4_fu_1850  |    0    |    0    |    0    |
|          |   zext_ln541_2_fu_1859  |    0    |    0    |    0    |
|          |  zext_ln1199_8_fu_1883  |    0    |    0    |    0    |
|          |  zext_ln666_13_fu_1887  |    0    |    0    |    0    |
|          |  zext_ln666_14_fu_1895  |    0    |    0    |    0    |
|          |  zext_ln1123_3_fu_1925  |    0    |    0    |    0    |
|          |  zext_ln1125_5_fu_1928  |    0    |    0    |    0    |
|          |  zext_ln1199_9_fu_1957  |    0    |    0    |    0    |
|          |  zext_ln1199_10_fu_1967 |    0    |    0    |    0    |
|          |  zext_ln1199_11_fu_1977 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_12_fu_721   |    0    |    0    |    0    |
|          |      r_V_20_fu_730      |    0    |    0    |    0    |
|          |       z1_V_fu_778       |    0    |    0    |    0    |
|          |        sf_fu_798        |    0    |    0    |    0    |
|          |       tmp_7_fu_807      |    0    |    0    |    0    |
|          |        lhs_fu_827       |    0    |    0    |    0    |
|          |        eZ_fu_898        |    0    |    0    |    0    |
|          |       lhs_2_fu_906      |    0    |    0    |    0    |
|          |       rhs_3_fu_927      |    0    |    0    |    0    |
|          |       z3_V_fu_958       |    0    |    0    |    0    |
|          |       eZ_1_fu_978       |    0    |    0    |    0    |
|          |       lhs_4_fu_987      |    0    |    0    |    0    |
|          |      rhs_6_fu_1008      |    0    |    0    |    0    |
|          |       eZ_2_fu_1070      |    0    |    0    |    0    |
|          |      lhs_6_fu_1078      |    0    |    0    |    0    |
|          |      rhs_9_fu_1099      |    0    |    0    |    0    |
|          |       eZ_3_fu_1158      |    0    |    0    |    0    |
|bitconcatenate|      lhs_8_fu_1165      |    0    |    0    |    0    |
|          |      rhs_12_fu_1186     |    0    |    0    |    0    |
|          |       eZ_4_fu_1245      |    0    |    0    |    0    |
|          |      lhs_10_fu_1252     |    0    |    0    |    0    |
|          |      rhs_15_fu_1273     |    0    |    0    |    0    |
|          |       eZ_5_fu_1365      |    0    |    0    |    0    |
|          |      lhs_12_fu_1372     |    0    |    0    |    0    |
|          |      rhs_18_fu_1393     |    0    |    0    |    0    |
|          |      lhs_V_fu_1519      |    0    |    0    |    0    |
|          |     lhs_V_2_fu_1566     |    0    |    0    |    0    |
|          |      rhs_19_fu_1614     |    0    |    0    |    0    |
|          |     ret_V_33_fu_1772    |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_1838  |    0    |    0    |    0    |
|          |     lhs_V_4_fu_1873     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_1950     |    0    |    0    |    0    |
|          |    trunc_ln1_fu_1960    |    0    |    0    |    0    |
|          |  trunc_ln1199_1_fu_1970 |    0    |    0    |    0    |
|          |   p_Result_14_fu_2093   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln666_fu_1332   |    0    |    0    |    0    |
|          |   sext_ln1199_fu_1557   |    0    |    0    |    0    |
|   sext   |  sext_ln1199_1_fu_1573  |    0    |    0    |    0    |
|          |   sext_ln1123_fu_1600   |    0    |    0    |    0    |
|          |  sext_ln1199_2_fu_1621  |    0    |    0    |    0    |
|          |   sext_ln1122_fu_1672   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    45   |   4931  |   7242  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                           |   FF   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                      Elog2_V_reg_2641                                                     |   90   |
|                                                       Z2_V_reg_2698                                                       |    8   |
|                                                       Z3_V_reg_2705                                                       |    8   |
|                                                        Z4_reg_2710                                                        |   35   |
|                                                        a_1_reg_2350                                                       |    6   |
|                                                        a_2_reg_2382                                                       |    6   |
|                                                         a_reg_2313                                                        |    4   |
|                                                    add_ln1199_reg_2646                                                    |   109  |
|                                                    add_ln666_1_reg_2611                                                   |   103  |
|                                                    add_ln666_2_reg_2626                                                   |   109  |
|                                                    add_ln666_4_reg_2616                                                   |   83   |
|                                                    add_ln666_5_reg_2631                                                   |   93   |
|                                                    and_ln407_1_reg_2279                                                   |    1   |
|                                                    and_ln407_2_reg_2285                                                   |    1   |
|                                                      b_exp_2_reg_2264                                                     |   12   |
|                                                    b_frac_V_1_reg_2291                                                    |   54   |
|                                              b_frac_tilde_inverse_V_reg_2296                                              |    6   |
|                                                   exp_Z1P_m_1_V_reg_2798                                                  |   50   |
|                                                     exp_Z1_V_reg_2793                                                     |   58   |
|                                                    exp_Z1_hi_V_reg_2803                                                   |   50   |
|                                                   exp_Z2P_m_1_V_reg_2761                                                  |   44   |
|                                                       f_Z3_reg_2731                                                       |   26   |
|                                                   icmp_ln1018_1_reg_2253                                                  |    1   |
|                                                    icmp_ln1018_reg_2235                                                   |    1   |
|                                                    icmp_ln1034_reg_2840                                                   |    1   |
|                                                    icmp_ln1038_reg_2845                                                   |    1   |
|                                                     log_sum_V_reg_2591                                                    |   109  |
|                                                     logn_V_3_reg_2601                                                     |   92   |
|                                                     logn_V_4_reg_2606                                                     |   87   |
|                                                      logn_V_reg_2596                                                      |   105  |
|                                                    m_diff_hi_V_reg_2693                                                   |    8   |
|                                                     mul_ln691_reg_2306                                                    |   54   |
|                                                    p_Result_13_reg_2656                                                   |    1   |
|                                                    p_Result_s_reg_2259                                                    |    1   |
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2541|    6   |
|                   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2274                   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2556   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2561   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2566   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2571   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2576   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2546    |    4   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2551    |    6   |
|         pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2783        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2756         |    8   |
|         pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2720        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2715         |    8   |
|                                                      r_V_21_reg_2339                                                      |   75   |
|                                                      r_V_22_reg_2371                                                      |   79   |
|                                                      r_V_23_reg_2403                                                      |   89   |
|                                                      r_V_24_reg_2435                                                      |   98   |
|                                                      r_V_25_reg_2467                                                      |   93   |
|                                                      r_V_26_reg_2499                                                      |   88   |
|                                                      r_V_27_reg_2536                                                      |   83   |
|                                                        r_V_reg_2823                                                       |   100  |
|                                                     ret_V_15_reg_2651                                                     |   120  |
|                                                     ret_V_31_reg_2676                                                     |   13   |
|                                                     ret_V_32_reg_2725                                                     |   36   |
|                                                     ret_V_33_reg_2736                                                     |   43   |
|                                                     ret_V_34_reg_2818                                                     |   58   |
|                                                      ret_V_4_reg_2376                                                     |   82   |
|                                                       rhs_s_reg_2621                                                      |   79   |
|                                                   select_ln657_reg_2850                                                   |   64   |
|                                                    sext_ln1122_reg_2683                                                   |   71   |
|                                                    sext_ln1123_reg_2661                                                   |   31   |
|                                                   sext_ln1199_2_reg_2671                                                  |   31   |
|                                                    sext_ln666_reg_2531                                                    |   90   |
|                                                      tmp_10_reg_2324                                                      |    1   |
|                                                      tmp_11_reg_2483                                                      |    6   |
|                                                      tmp_12_reg_2504                                                      |   77   |
|                                                      tmp_13_reg_2510                                                      |   71   |
|                                                      tmp_14_reg_2515                                                      |    6   |
|                                                      tmp_15_reg_2581                                                      |   72   |
|                                                      tmp_16_reg_2586                                                      |   40   |
|                                                      tmp_17_reg_2767                                                      |   40   |
|                                                      tmp_24_reg_2229                                                      |   52   |
|                                                       tmp_2_reg_2419                                                      |    6   |
|                                                       tmp_3_reg_2440                                                      |   87   |
|                                                       tmp_4_reg_2446                                                      |   81   |
|                                                       tmp_5_reg_2451                                                      |    6   |
|                                                       tmp_6_reg_2472                                                      |   82   |
|                                                       tmp_8_reg_2356                                                      |   67   |
|                                                       tmp_9_reg_2478                                                      |   76   |
|                                                       tmp_s_reg_2414                                                      |   86   |
|                                                  trunc_ln1199_2_reg_2835                                                  |   56   |
|                                                   trunc_ln1199_reg_2830                                                   |   57   |
|                                                   trunc_ln666_1_reg_2688                                                  |   59   |
|                                                   trunc_ln666_2_reg_2788                                                  |   36   |
|                                                   trunc_ln666_3_reg_2388                                                  |   76   |
|                                                    trunc_ln666_reg_2319                                                   |   50   |
|                                                   trunc_ln666_s_reg_2751                                                  |   20   |
|                                                     trunc_ln8_reg_2636                                                    |   73   |
|                                                     trunc_ln9_reg_2666                                                    |   59   |
|                                                      x_is_1_reg_2240                                                      |    1   |
|                                                      x_is_p1_reg_2247                                                     |    1   |
|                                                       z2_V_reg_2344                                                       |   73   |
|                                                       z4_V_reg_2408                                                       |   92   |
|                                                   zext_ln1122_1_reg_2773                                                  |   93   |
|                                                    zext_ln1122_reg_2741                                                   |   79   |
|                                                   zext_ln1123_1_reg_2361                                                  |   79   |
|                                                   zext_ln1123_2_reg_2393                                                  |   89   |
|                                                   zext_ln1123_3_reg_2808                                                  |   100  |
|                                                   zext_ln1123_4_reg_2425                                                  |   98   |
|                                                   zext_ln1123_5_reg_2457                                                  |   93   |
|                                                   zext_ln1123_6_reg_2489                                                  |   88   |
|                                                   zext_ln1123_7_reg_2521                                                  |   83   |
|                                                    zext_ln1123_reg_2329                                                   |   75   |
|                                                   zext_ln1125_1_reg_2366                                                  |   79   |
|                                                   zext_ln1125_2_reg_2398                                                  |   89   |
|                                                   zext_ln1125_3_reg_2746                                                  |   79   |
|                                                   zext_ln1125_4_reg_2778                                                  |   93   |
|                                                   zext_ln1125_5_reg_2813                                                  |   100  |
|                                                   zext_ln1125_6_reg_2430                                                  |   98   |
|                                                   zext_ln1125_7_reg_2462                                                  |   93   |
|                                                   zext_ln1125_8_reg_2494                                                  |   88   |
|                                                   zext_ln1125_9_reg_2526                                                  |   83   |
|                                                    zext_ln1125_reg_2334                                                   |   75   |
|                                                    zext_ln541_reg_2269                                                    |   64   |
|                                                    zext_ln691_reg_2301                                                    |   54   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                           Total                                                           |  6305  |
+---------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_403 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_416 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_429 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_442 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_481 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_494 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_507 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_520 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_545 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_558 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_751    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_792    |  p0  |   2  |  71  |   142  ||    9    |
|     grp_fu_792    |  p1  |   2  |   4  |    8   ||    9    |
|     grp_fu_889    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_889    |  p1  |   2  |  73  |   146  ||    9    |
|     grp_fu_972    |  p0  |   2  |  83  |   166  ||    9    |
|     grp_fu_972    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1061    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1061    |  p1  |   2  |  92  |   184  ||    9    |
|    grp_fu_1152    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1152    |  p1  |   2  |  87  |   174  ||    9    |
|    grp_fu_1239    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1239    |  p1  |   2  |  82  |   164  ||    9    |
|    grp_fu_1326    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1326    |  p1  |   2  |  77  |   154  ||    9    |
|    grp_fu_1335    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1675    |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_1787    |  p0  |   2  |  43  |   86   ||    9    |
|    grp_fu_1787    |  p1  |   2  |  36  |   72   ||    9    |
|    grp_fu_1853    |  p0  |   2  |  49  |   98   ||    9    |
|    grp_fu_1853    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_1931    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_1931    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_2218    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_2218    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2030  ||  60.344 ||   342   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |    -   |  4931  |  7242  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   60   |    -   |   342  |
|  Register |    -   |    -   |  6305  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   60   |  11236 |  7584  |
+-----------+--------+--------+--------+--------+
