(edif Clocked_Logic
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2018 8 14 21 55 52)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "L-2016.09L+ice40, mapper maplat, Build 1612R"))
     )
   )
  (library sb_ice
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell pre_io (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port (array (rename cbit "cbit[5:0]") 6) (direction INPUT))
           (port hold (direction INPUT))
           (port rstio (direction INPUT))
           (port bs_en (direction INPUT))
           (port shift (direction INPUT))
           (port tclk (direction INPUT))
           (port inclk (direction INPUT))
           (port outclk (direction INPUT))
           (port update (direction INPUT))
           (port oepin (direction INPUT))
           (port sdi (direction INPUT))
           (port mode (direction INPUT))
           (port hiz_b (direction INPUT))
           (port sdo (direction OUTPUT))
           (port dout1 (direction OUTPUT))
           (port dout0 (direction OUTPUT))
           (port ddr1 (direction INPUT))
           (port ddr0 (direction INPUT))
           (port padin (direction INPUT))
           (port padout (direction OUTPUT))
           (port padoen (direction OUTPUT))
         )
       )
    )
    (cell SB_IO (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port PACKAGE_PIN (direction INOUT))
           (port LATCH_INPUT_VALUE (direction INPUT))
           (port CLOCK_ENABLE (direction INPUT))
           (port INPUT_CLK (direction INPUT))
           (port OUTPUT_CLK (direction INPUT))
           (port OUTPUT_ENABLE (direction INPUT))
           (port D_OUT_1 (direction INPUT))
           (port D_OUT_0 (direction INPUT))
           (port D_IN_1 (direction OUTPUT))
           (port D_IN_0 (direction OUTPUT))
         )
       )
    )
    (cell GND (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "0"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
    (cell VCC (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "1"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell Clocked_Logic (cellType GENERIC)
       (view verilog (viewType NETLIST)
         (interface
           (port i_Clk (direction INPUT))
           (port i_Switch_1 (direction INPUT))
           (port o_LED_1 (direction OUTPUT))
         )
         (contents
          (instance o_LED_1_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance VCC (viewRef PRIM (cellRef VCC (libraryRef sb_ice)))          )
          (instance GND (viewRef PRIM (cellRef GND (libraryRef sb_ice)))          )
          (net (rename GNDZ0 "GND") (joined
           (portRef Y (instanceRef GND))
           (portRef D_OUT_0 (instanceRef o_LED_1_obuf))
          ))
          (net (rename VCCZ0 "VCC") (joined
           (portRef Y (instanceRef VCC))
          ))
          (net (rename i_clk "i_Clk") (joined
           (portRef i_Clk)
          ))
          (net (rename i_switch_1 "i_Switch_1") (joined
           (portRef i_Switch_1)
          ))
          (net (rename o_led_1 "o_LED_1") (joined
           (portRef PACKAGE_PIN (instanceRef o_LED_1_obuf))
           (portRef o_LED_1)
          ))
         )
        (property orig_inst_of (string "Clocked_Logic"))
       )
    )
  )
  (design Clocked_Logic (cellRef Clocked_Logic (libraryRef work))
	(property PART (string "ice40hx1kvq100") (owner "Lattice")))
)
