vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\register.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\MicroprocessorMisc.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\demo_rom.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\writeback.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\memory.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\instruction_fetch.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\control.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\ALU.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\cpu_top_level.vhd"
