`default_nettype none

module cpu_test(
  input wire clk,
  output wire result_out,
  output reg done
  );


cpu cpu (
  .i_clk(clk),
  .cpu_output(out_data));

wire [7:0] out_data;
reg [7:0] expected = 8'h00;

wire [31:0] result = out_data - expected;
reg output_valid = 1'b1;
assign result_out = 1'b0; // |result & output_valid;

initial begin
done = 1'b0;
output_valid = 0;

#100
output_valid = 1'b0;
done = 1'b1;
end

endmodule
