{
  "Top": "master",
  "RtlTop": "master",
  "RtlPrefix": "",
  "RtlSubPrefix": "master_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvf1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_r_address1",
          "name": "input_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce1",
          "name": "input_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q1",
          "name": "input_r_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r_address0",
          "name": "out_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ce0",
          "name": "out_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_we0",
          "name": "out_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_d0",
          "name": "out_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top master -name master",
      "set_directive_top master -name master",
      "set_directive_top master -name master"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "master"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "142340 ~ 442812",
    "Latency": "142339"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "master",
    "Version": "1.0",
    "DisplayName": "Master",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_master_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/model_functions.c",
      "..\/master.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/master_conv1.vhd",
      "impl\/vhdl\/master_conv2_0.vhd",
      "impl\/vhdl\/master_convolution1_1.vhd",
      "impl\/vhdl\/master_convolution1_1_firstBias.vhd",
      "impl\/vhdl\/master_convolution1_1_firstKernel.vhd",
      "impl\/vhdl\/master_convolution2.vhd",
      "impl\/vhdl\/master_convolution2_Pipeline_VITIS_LOOP_49_4.vhd",
      "impl\/vhdl\/master_convolution2_Pipeline_VITIS_LOOP_49_4_secondKernel.vhd",
      "impl\/vhdl\/master_convolution2_Pipeline_VITIS_LOOP_54_5.vhd",
      "impl\/vhdl\/master_convolution2_Pipeline_VITIS_LOOP_59_6.vhd",
      "impl\/vhdl\/master_convolution2_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/master_convolution2_secondBias.vhd",
      "impl\/vhdl\/master_convolution2_secondKernel.vhd",
      "impl\/vhdl\/master_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/master_ddiv_64ns_64ns_64_17_no_dsp_1.vhd",
      "impl\/vhdl\/master_den1_0.vhd",
      "impl\/vhdl\/master_dexp_64ns_64ns_64_11_full_dsp_1.vhd",
      "impl\/vhdl\/master_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/master_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/master_firstDense.vhd",
      "impl\/vhdl\/master_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/master_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/master_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/master_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4_firstDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4_firstDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4_firstDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4_firstDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4_firstDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_111_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_111_1_secondDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_112_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_112_1_secondDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_114_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_114_1_secondDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_114_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_114_2_secondDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_115_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_115_1_secondDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_120_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_120_1_secondDense.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_124_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_125_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_127_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_128_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_128_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_129_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_131_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_132_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_133_1.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_137_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_140_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_141_2.vhd",
      "impl\/vhdl\/master_master_Pipeline_VITIS_LOOP_143_2.vhd",
      "impl\/vhdl\/master_max1_0.vhd",
      "impl\/vhdl\/master_max2_0.vhd",
      "impl\/vhdl\/master_maxPool.vhd",
      "impl\/vhdl\/master_maxPool_1.vhd",
      "impl\/vhdl\/master_maxPool_1_Pipeline_VITIS_LOOP_83_3.vhd",
      "impl\/vhdl\/master_maxPool_1_Pipeline_VITIS_LOOP_84_3.vhd",
      "impl\/vhdl\/master_maxPool_1_Pipeline_VITIS_LOOP_86_3.vhd",
      "impl\/vhdl\/master_maxPool_1_Pipeline_VITIS_LOOP_87_3.vhd",
      "impl\/vhdl\/master_maxPool_Pipeline_VITIS_LOOP_83_3.vhd",
      "impl\/vhdl\/master_maxPool_Pipeline_VITIS_LOOP_84_3.vhd",
      "impl\/vhdl\/master_maxPool_Pipeline_VITIS_LOOP_86_3.vhd",
      "impl\/vhdl\/master_maxPool_Pipeline_VITIS_LOOP_87_3.vhd",
      "impl\/vhdl\/master_mul_6ns_8ns_13_1_1.vhd",
      "impl\/vhdl\/master_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/master_mux_42_32_1_1.vhd",
      "impl\/vhdl\/master_secondDense.vhd",
      "impl\/vhdl\/master_thirdBias.vhd",
      "impl\/vhdl\/master_urem_6ns_3ns_2_10_seq_1.vhd",
      "impl\/vhdl\/master_urem_7ns_3ns_2_11_seq_1.vhd",
      "impl\/vhdl\/master.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/master_conv1.v",
      "impl\/verilog\/master_conv2_0.v",
      "impl\/verilog\/master_convolution1_1.v",
      "impl\/verilog\/master_convolution1_1_firstBias.dat",
      "impl\/verilog\/master_convolution1_1_firstBias.v",
      "impl\/verilog\/master_convolution1_1_firstKernel.dat",
      "impl\/verilog\/master_convolution1_1_firstKernel.v",
      "impl\/verilog\/master_convolution2.v",
      "impl\/verilog\/master_convolution2_Pipeline_VITIS_LOOP_49_4.v",
      "impl\/verilog\/master_convolution2_Pipeline_VITIS_LOOP_49_4_secondKernel.dat",
      "impl\/verilog\/master_convolution2_Pipeline_VITIS_LOOP_49_4_secondKernel.v",
      "impl\/verilog\/master_convolution2_Pipeline_VITIS_LOOP_54_5.v",
      "impl\/verilog\/master_convolution2_Pipeline_VITIS_LOOP_59_6.v",
      "impl\/verilog\/master_convolution2_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/master_convolution2_secondBias.dat",
      "impl\/verilog\/master_convolution2_secondBias.v",
      "impl\/verilog\/master_convolution2_secondKernel.dat",
      "impl\/verilog\/master_convolution2_secondKernel.v",
      "impl\/verilog\/master_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/master_ddiv_64ns_64ns_64_17_no_dsp_1.v",
      "impl\/verilog\/master_den1_0.v",
      "impl\/verilog\/master_dexp_64ns_64ns_64_11_full_dsp_1.v",
      "impl\/verilog\/master_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/master_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/master_firstDense.dat",
      "impl\/verilog\/master_firstDense.v",
      "impl\/verilog\/master_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/master_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/master_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/master_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4_firstDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4_firstDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4_firstDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4_firstDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4_firstDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4_firstDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4_firstDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4_firstDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4_firstDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4_firstDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_111_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_111_1_secondDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_111_1_secondDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_112_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_112_1_secondDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_112_1_secondDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_114_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_114_1_secondDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_114_1_secondDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_114_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_114_2_secondDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_114_2_secondDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_115_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_115_1_secondDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_115_1_secondDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_120_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_120_1_secondDense.dat",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_120_1_secondDense.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_124_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_125_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_127_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_128_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_128_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_129_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_131_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_132_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_133_1.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_137_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_140_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_141_2.v",
      "impl\/verilog\/master_master_Pipeline_VITIS_LOOP_143_2.v",
      "impl\/verilog\/master_max1_0.v",
      "impl\/verilog\/master_max2_0.v",
      "impl\/verilog\/master_maxPool.v",
      "impl\/verilog\/master_maxPool_1.v",
      "impl\/verilog\/master_maxPool_1_Pipeline_VITIS_LOOP_83_3.v",
      "impl\/verilog\/master_maxPool_1_Pipeline_VITIS_LOOP_84_3.v",
      "impl\/verilog\/master_maxPool_1_Pipeline_VITIS_LOOP_86_3.v",
      "impl\/verilog\/master_maxPool_1_Pipeline_VITIS_LOOP_87_3.v",
      "impl\/verilog\/master_maxPool_Pipeline_VITIS_LOOP_83_3.v",
      "impl\/verilog\/master_maxPool_Pipeline_VITIS_LOOP_84_3.v",
      "impl\/verilog\/master_maxPool_Pipeline_VITIS_LOOP_86_3.v",
      "impl\/verilog\/master_maxPool_Pipeline_VITIS_LOOP_87_3.v",
      "impl\/verilog\/master_mul_6ns_8ns_13_1_1.v",
      "impl\/verilog\/master_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/master_mux_42_32_1_1.v",
      "impl\/verilog\/master_secondDense.dat",
      "impl\/verilog\/master_secondDense.v",
      "impl\/verilog\/master_thirdBias.dat",
      "impl\/verilog\/master_thirdBias.v",
      "impl\/verilog\/master_urem_6ns_3ns_2_10_seq_1.v",
      "impl\/verilog\/master_urem_7ns_3ns_2_11_seq_1.v",
      "impl\/verilog\/master.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/master_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/master_ddiv_64ns_64ns_64_17_no_dsp_1_ip.tcl",
      "impl\/misc\/master_dexp_64ns_64ns_64_11_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/master_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/master_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/master_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/master.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "master_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_ddiv_64ns_64ns_64_17_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 15 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_ddiv_64ns_64ns_64_17_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_dexp_64ns_64ns_64_11_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_dexp_64ns_64ns_64_11_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name master_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"input_r_address1": "DATA"},
      "ports": ["input_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q1": "DATA"},
      "ports": ["input_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "out_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"out_r_address0": "DATA"},
      "ports": ["out_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "out_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_r_d0": "DATA"},
      "ports": ["out_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "9"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "input_r_address1": {
      "dir": "out",
      "width": "9"
    },
    "input_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q1": {
      "dir": "in",
      "width": "32"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "2"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "master",
      "Instances": [
        {
          "ModuleName": "convolution1_1",
          "InstanceName": "grp_convolution1_1_fu_326"
        },
        {
          "ModuleName": "maxPool_1",
          "InstanceName": "grp_maxPool_1_fu_338"
        },
        {
          "ModuleName": "convolution2",
          "InstanceName": "grp_convolution2_fu_344"
        },
        {
          "ModuleName": "maxPool",
          "InstanceName": "grp_maxPool_fu_354"
        },
        {
          "ModuleName": "master_Pipeline_VITIS_LOOP_143_2",
          "InstanceName": "grp_master_Pipeline_VITIS_LOOP_143_2_fu_360"
        }
      ]
    },
    "Info": {
      "convolution1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxPool_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxPool": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master_Pipeline_VITIS_LOOP_143_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution1_1": {
        "Latency": {
          "LatencyBest": "60441",
          "LatencyAvg": "146457",
          "LatencyWorst": "223257",
          "PipelineIIMin": "60441",
          "PipelineIIMax": "223257",
          "PipelineII": "60441 ~ 223257",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.507"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "8",
            "LatencyMin": "60440",
            "LatencyMax": "223256",
            "Latency": "60440 ~ 223256",
            "PipelineII": "",
            "PipelineDepthMin": "7555",
            "PipelineDepthMax": "27907",
            "PipelineDepth": "7555 ~ 27907",
            "Loops": [{
                "Name": "VITIS_LOOP_11_2",
                "TripCount": "128",
                "LatencyMin": "7552",
                "LatencyMax": "27904",
                "Latency": "7552 ~ 27904",
                "PipelineII": "",
                "PipelineDepthMin": "59",
                "PipelineDepthMax": "218",
                "PipelineDepth": "59 ~ 218",
                "Loops": [{
                    "Name": "VITIS_LOOP_13_3",
                    "TripCount": "3",
                    "LatencyMin": "57",
                    "LatencyMax": "216",
                    "Latency": "57 ~ 216",
                    "PipelineII": "",
                    "PipelineDepthMin": "19",
                    "PipelineDepthMax": "72",
                    "PipelineDepth": "19 ~ 72"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "FF": "1197",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1826",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "maxPool_1": {
        "Latency": {
          "LatencyBest": "249",
          "LatencyAvg": "14865",
          "LatencyWorst": "29713",
          "PipelineIIMin": "249",
          "PipelineIIMax": "29713",
          "PipelineII": "249 ~ 29713",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.549"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_1",
            "TripCount": "8",
            "LatencyMin": "248",
            "LatencyMax": "29712",
            "Latency": "248 ~ 29712",
            "PipelineII": "",
            "PipelineDepthMin": "31",
            "PipelineDepthMax": "3714",
            "PipelineDepth": "31 ~ 3714",
            "Loops": [{
                "Name": "VITIS_LOOP_85_2",
                "TripCount": "",
                "LatencyMin": "29",
                "LatencyMax": "3712",
                "Latency": "29 ~ 3712",
                "PipelineII": "",
                "PipelineDepth": "29",
                "Loops": [{
                    "Name": "VITIS_LOOP_91_3",
                    "TripCount": "3",
                    "Latency": "15",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  }]
              }]
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "354",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "880",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "convolution2": {
        "Latency": {
          "LatencyBest": "46417",
          "LatencyAvg": "104209",
          "LatencyWorst": "154609",
          "PipelineIIMin": "46417",
          "PipelineIIMax": "154609",
          "PipelineII": "46417 ~ 154609",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.186"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_1",
            "TripCount": "16",
            "LatencyMin": "46416",
            "LatencyMax": "154608",
            "Latency": "46416 ~ 154608",
            "PipelineII": "",
            "PipelineDepthMin": "2901",
            "PipelineDepthMax": "9663",
            "PipelineDepth": "2901 ~ 9663",
            "Loops": [{
                "Name": "VITIS_LOOP_48_2",
                "TripCount": "42",
                "LatencyMin": "2898",
                "LatencyMax": "9660",
                "Latency": "2898 ~ 9660",
                "PipelineII": "",
                "PipelineDepthMin": "69",
                "PipelineDepthMax": "230",
                "PipelineDepth": "69 ~ 230",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_54_4",
                    "TripCount": "8",
                    "Latency": "64",
                    "PipelineII": "",
                    "PipelineDepth": "8"
                  },
                  {
                    "Name": "VITIS_LOOP_59_5",
                    "TripCount": "8",
                    "Latency": "64",
                    "PipelineII": "",
                    "PipelineDepth": "8"
                  },
                  {
                    "Name": "VITIS_LOOP_64_6",
                    "TripCount": "8",
                    "Latency": "96",
                    "PipelineII": "",
                    "PipelineDepth": "12"
                  },
                  {
                    "Name": "VITIS_LOOP_68_7",
                    "TripCount": "8",
                    "Latency": "64",
                    "PipelineII": "",
                    "PipelineDepth": "8"
                  }
                ]
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "502",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "845",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "maxPool": {
        "Latency": {
          "LatencyBest": "5409",
          "LatencyAvg": "5409",
          "LatencyWorst": "5409",
          "PipelineII": "5409",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.803"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_1",
            "TripCount": "16",
            "Latency": "5408",
            "PipelineII": "",
            "PipelineDepth": "338",
            "Loops": [{
                "Name": "VITIS_LOOP_85_2",
                "TripCount": "42",
                "Latency": "336",
                "PipelineII": "",
                "PipelineDepth": "8",
                "Loops": [{
                    "Name": "VITIS_LOOP_91_3",
                    "TripCount": "1",
                    "Latency": "4",
                    "PipelineII": "",
                    "PipelineDepth": "4"
                  }]
              }]
          }],
        "Area": {
          "FF": "372",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "746",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "master_Pipeline_VITIS_LOOP_143_2": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.127"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_143_2",
            "TripCount": "4",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "32"
          }],
        "Area": {
          "FF": "325",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "109",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "master": {
        "Latency": {
          "LatencyBest": "142339",
          "LatencyAvg": "300763",
          "LatencyWorst": "442811",
          "PipelineIIMin": "142340",
          "PipelineIIMax": "442812",
          "PipelineII": "142340 ~ 442812",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.507"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_103_1",
            "TripCount": "16",
            "Latency": "29184",
            "PipelineII": "",
            "PipelineDepth": "1824",
            "Loops": [{
                "Name": "VITIS_LOOP_106_2",
                "TripCount": "14",
                "Latency": "1820",
                "PipelineII": "",
                "PipelineDepth": "130",
                "Loops": [{
                    "Name": "VITIS_LOOP_110_4",
                    "TripCount": "16",
                    "Latency": "128",
                    "PipelineII": "",
                    "PipelineDepth": "8"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_124_1",
            "TripCount": "4",
            "Latency": "520",
            "PipelineII": "",
            "PipelineDepth": "130",
            "Loops": [{
                "Name": "VITIS_LOOP_127_2",
                "TripCount": "16",
                "Latency": "128",
                "PipelineII": "",
                "PipelineDepth": "8"
              }]
          },
          {
            "Name": "VITIS_LOOP_138_1",
            "TripCount": "4",
            "Latency": "72",
            "PipelineII": "",
            "PipelineDepth": "18"
          }
        ],
        "Area": {
          "BRAM_18K": "44",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "7",
          "DSP": "37",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "5563",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "9279",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-31 15:50:26 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
