vendor_name = ModelSim
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/ULA.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/somadorGenerico.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/registradorGenerico.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/muxGenerico2x1.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/memoriaROM.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/memoriaRAM.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/flipFlop.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/divisorGenerico_e_Interface.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/divisorGenerico.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/conversorHex7Seg.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/bancoRegistradoresArqRegMem.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/unidControl.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/processador.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/Components/somaConstante.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/relogio.vhd
source_file = 1, /home/borg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/borg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/borg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/borg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/borg/Documents/relogio/Projeto/db/relogio.cbx.xml
design_name = processador
instance = comp, \address[0]~output\, address[0]~output, processador, 1
instance = comp, \address[1]~output\, address[1]~output, processador, 1
instance = comp, \address[2]~output\, address[2]~output, processador, 1
instance = comp, \address[3]~output\, address[3]~output, processador, 1
instance = comp, \address[4]~output\, address[4]~output, processador, 1
instance = comp, \address[5]~output\, address[5]~output, processador, 1
instance = comp, \address[6]~output\, address[6]~output, processador, 1
instance = comp, \address[7]~output\, address[7]~output, processador, 1
instance = comp, \dataOut[0]~output\, dataOut[0]~output, processador, 1
instance = comp, \dataOut[1]~output\, dataOut[1]~output, processador, 1
instance = comp, \dataOut[2]~output\, dataOut[2]~output, processador, 1
instance = comp, \dataOut[3]~output\, dataOut[3]~output, processador, 1
instance = comp, \dataOut[4]~output\, dataOut[4]~output, processador, 1
instance = comp, \dataOut[5]~output\, dataOut[5]~output, processador, 1
instance = comp, \dataOut[6]~output\, dataOut[6]~output, processador, 1
instance = comp, \dataOut[7]~output\, dataOut[7]~output, processador, 1
instance = comp, \writeRam~output\, writeRam~output, processador, 1
instance = comp, \readRam~output\, readRam~output, processador, 1
instance = comp, \dataIn[0]~input\, dataIn[0]~input, processador, 1
instance = comp, \dataIn[1]~input\, dataIn[1]~input, processador, 1
instance = comp, \dataIn[2]~input\, dataIn[2]~input, processador, 1
instance = comp, \dataIn[3]~input\, dataIn[3]~input, processador, 1
instance = comp, \dataIn[4]~input\, dataIn[4]~input, processador, 1
instance = comp, \dataIn[5]~input\, dataIn[5]~input, processador, 1
instance = comp, \dataIn[6]~input\, dataIn[6]~input, processador, 1
instance = comp, \dataIn[7]~input\, dataIn[7]~input, processador, 1
instance = comp, \clk~input\, clk~input, processador, 1
