{
  "design": {
    "design_info": {
      "boundary_crc": "0x6133B0B6650607D6",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../top_level.gen/sources_1/bd/Q_Matrix_AXI",
      "name": "Q_Matrix_AXI",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "action_ram_0": "",
      "action_ram_1": "",
      "action_ram_2": "",
      "action_ram_3": "",
      "axi_aram_ctrl_1": "",
      "axi_aram_ctrl_2": "",
      "axi_aram_ctrl_3": "",
      "axi_aram_ctrl_0": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        }
      },
      "S_AXI_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_1",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        }
      },
      "S_AXI_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_2",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        }
      },
      "S_AXI_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_3",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        }
      }
    },
    "ports": {
      "D_new": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I"
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "wen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "wen0": {
        "direction": "I"
      },
      "wen1": {
        "direction": "I"
      },
      "wen2": {
        "direction": "I"
      },
      "wen3": {
        "direction": "I"
      },
      "wr_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "s_axi_aresetn": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "action_ram_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_action_ram_0_0",
        "xci_path": "ip\\Q_Matrix_AXI_action_ram_0_0\\Q_Matrix_AXI_action_ram_0_0.xci",
        "inst_hier_path": "action_ram_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "action_ram_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_action_ram_1_0",
        "xci_path": "ip\\Q_Matrix_AXI_action_ram_1_0\\Q_Matrix_AXI_action_ram_1_0.xci",
        "inst_hier_path": "action_ram_1",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "action_ram_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_action_ram_2_0",
        "xci_path": "ip\\Q_Matrix_AXI_action_ram_2_0\\Q_Matrix_AXI_action_ram_2_0.xci",
        "inst_hier_path": "action_ram_2",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "action_ram_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_action_ram_3_0",
        "xci_path": "ip\\Q_Matrix_AXI_action_ram_3_0\\Q_Matrix_AXI_action_ram_3_0.xci",
        "inst_hier_path": "action_ram_3",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "axi_aram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_axi_aram_ctrl_0_0",
        "xci_path": "ip\\Q_Matrix_AXI_axi_aram_ctrl_0_0\\Q_Matrix_AXI_axi_aram_ctrl_0_0.xci",
        "inst_hier_path": "axi_aram_ctrl_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_aram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_axi_aram_ctrl_1_0",
        "xci_path": "ip\\Q_Matrix_AXI_axi_aram_ctrl_1_0\\Q_Matrix_AXI_axi_aram_ctrl_1_0.xci",
        "inst_hier_path": "axi_aram_ctrl_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_aram_ctrl_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_axi_aram_ctrl_2_0",
        "xci_path": "ip\\Q_Matrix_AXI_axi_aram_ctrl_2_0\\Q_Matrix_AXI_axi_aram_ctrl_2_0.xci",
        "inst_hier_path": "axi_aram_ctrl_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_aram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_axi_bram_ctrl_0_0",
        "xci_path": "ip\\Q_Matrix_AXI_axi_bram_ctrl_0_0\\Q_Matrix_AXI_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_aram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "axi_aram_ctrl_1/S_AXI"
        ]
      },
      "S_AXI_1_1": {
        "interface_ports": [
          "S_AXI_1",
          "axi_aram_ctrl_0/S_AXI"
        ]
      },
      "S_AXI_2_1": {
        "interface_ports": [
          "S_AXI_2",
          "axi_aram_ctrl_2/S_AXI"
        ]
      },
      "S_AXI_3_1": {
        "interface_ports": [
          "S_AXI_3",
          "axi_aram_ctrl_3/S_AXI"
        ]
      },
      "axi_aram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_0/BRAM_PORTA",
          "action_ram_0/BRAM_PORTB"
        ]
      },
      "axi_aram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_1/BRAM_PORTA",
          "action_ram_1/BRAM_PORTB"
        ]
      },
      "axi_aram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_2/BRAM_PORTA",
          "action_ram_2/BRAM_PORTB"
        ]
      },
      "axi_aram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_3/BRAM_PORTA",
          "action_ram_3/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "wr_addr",
          "action_ram_0/addra",
          "action_ram_1/addra",
          "action_ram_2/addra",
          "action_ram_3/addra"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clk",
          "action_ram_0/clka",
          "action_ram_1/clka",
          "action_ram_2/clka",
          "action_ram_3/clka",
          "axi_aram_ctrl_1/s_axi_aclk",
          "axi_aram_ctrl_2/s_axi_aclk",
          "axi_aram_ctrl_3/s_axi_aclk",
          "axi_aram_ctrl_0/s_axi_aclk"
        ]
      },
      "dina_0_1": {
        "ports": [
          "D_new",
          "action_ram_0/dina",
          "action_ram_1/dina",
          "action_ram_2/dina",
          "action_ram_3/dina"
        ]
      },
      "rsta_0_1": {
        "ports": [
          "rst",
          "action_ram_0/rsta",
          "action_ram_1/rsta",
          "action_ram_2/rsta",
          "action_ram_3/rsta"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "s_axi_aresetn",
          "axi_aram_ctrl_1/s_axi_aresetn",
          "axi_aram_ctrl_2/s_axi_aresetn",
          "axi_aram_ctrl_3/s_axi_aresetn",
          "axi_aram_ctrl_0/s_axi_aresetn"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wen",
          "action_ram_0/wea",
          "action_ram_1/wea",
          "action_ram_2/wea",
          "action_ram_3/wea"
        ]
      },
      "wen0_1": {
        "ports": [
          "wen0",
          "action_ram_0/ena"
        ]
      },
      "wen1_1": {
        "ports": [
          "wen1",
          "action_ram_1/ena"
        ]
      },
      "wen2_1": {
        "ports": [
          "wen2",
          "action_ram_2/ena"
        ]
      },
      "wen3_1": {
        "ports": [
          "wen3",
          "action_ram_3/ena"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_1_Mem0": {
                "address_block": "/axi_aram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          },
          "S_AXI_1": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_0_Mem0": {
                "address_block": "/axi_aram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          },
          "S_AXI_2": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_2_Mem0": {
                "address_block": "/axi_aram_ctrl_2/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          },
          "S_AXI_3": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_3_Mem0": {
                "address_block": "/axi_aram_ctrl_3/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}