# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_function
.inputs clk reset a[0] a[1] b[0] b[1]
.outputs out[0] out[1] out[2] clk_out
.subckt $add A[0]=a[0] A[1]=a[1] B[0]=b[0] B[1]=b[1] Y[0]=b_$add_B_Y[0] Y[1]=b_$add_B_Y[1] Y[2]=b_$add_B_Y[2] Y[3]=b_$add_B_Y[3] Y[4]=b_$add_B_Y[4] Y[5]=b_$add_B_Y[5] Y[6]=b_$add_B_Y[6] Y[7]=b_$add_B_Y[7] Y[8]=b_$add_B_Y[8] Y[9]=b_$add_B_Y[9] Y[10]=b_$add_B_Y[10] Y[11]=b_$add_B_Y[11] Y[12]=b_$add_B_Y[12] Y[13]=b_$add_B_Y[13] Y[14]=b_$add_B_Y[14] Y[15]=b_$add_B_Y[15] Y[16]=b_$add_B_Y[16] Y[17]=b_$add_B_Y[17] Y[18]=b_$add_B_Y[18] Y[19]=b_$add_B_Y[19] Y[20]=b_$add_B_Y[20] Y[21]=b_$add_B_Y[21] Y[22]=b_$add_B_Y[22] Y[23]=b_$add_B_Y[23] Y[24]=b_$add_B_Y[24] Y[25]=b_$add_B_Y[25] Y[26]=b_$add_B_Y[26] Y[27]=b_$add_B_Y[27] Y[28]=b_$add_B_Y[28] Y[29]=b_$add_B_Y[29] Y[30]=b_$add_B_Y[30] Y[31]=b_$add_B_Y[31]
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000100000
.subckt $sdff CLK=clk D[0]=b_$add_B_Y[0] D[1]=b_$add_B_Y[1] D[2]=b_$add_B_Y[2] D[3]=b_$add_B_Y[3] D[4]=b_$add_B_Y[4] D[5]=b_$add_B_Y[5] D[6]=b_$add_B_Y[6] D[7]=b_$add_B_Y[7] D[8]=b_$add_B_Y[8] D[9]=b_$add_B_Y[9] D[10]=b_$add_B_Y[10] D[11]=b_$add_B_Y[11] D[12]=b_$add_B_Y[12] D[13]=b_$add_B_Y[13] D[14]=b_$add_B_Y[14] D[15]=b_$add_B_Y[15] D[16]=b_$add_B_Y[16] D[17]=b_$add_B_Y[17] D[18]=b_$add_B_Y[18] D[19]=b_$add_B_Y[19] D[20]=b_$add_B_Y[20] D[21]=b_$add_B_Y[21] D[22]=b_$add_B_Y[22] D[23]=b_$add_B_Y[23] D[24]=b_$add_B_Y[24] D[25]=b_$add_B_Y[25] D[26]=b_$add_B_Y[26] D[27]=b_$add_B_Y[27] D[28]=b_$add_B_Y[28] D[29]=b_$add_B_Y[29] D[30]=b_$add_B_Y[30] D[31]=b_$add_B_Y[31] Q[0]=output_int[0] Q[1]=output_int[1] Q[2]=output_int[2] Q[3]=output_int[3] Q[4]=output_int[4] Q[5]=output_int[5] Q[6]=output_int[6] Q[7]=output_int[7] Q[8]=output_int[8] Q[9]=output_int[9] Q[10]=output_int[10] Q[11]=output_int[11] Q[12]=output_int[12] Q[13]=output_int[13] Q[14]=output_int[14] Q[15]=output_int[15] Q[16]=output_int[16] Q[17]=output_int[17] Q[18]=output_int[18] Q[19]=output_int[19] Q[20]=output_int[20] Q[21]=output_int[21] Q[22]=output_int[22] Q[23]=output_int[23] Q[24]=output_int[24] Q[25]=output_int[25] Q[26]=output_int[26] Q[27]=output_int[27] Q[28]=output_int[28] Q[29]=output_int[29] Q[30]=output_int[30] Q[31]=output_int[31] SRST=reset
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000001
.param SRST_VALUE 00000000000000000000000000000001
.param WIDTH 00000000000000000000000000100000
.names clk clk_out
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.rst
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[0]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[1]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[2]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[3]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[4]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[5]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[6]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[7]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[8]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[9]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[10]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[11]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[12]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[13]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[14]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[15]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[16]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[17]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[18]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[19]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[20]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[21]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[22]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[23]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[24]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[25]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[26]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[27]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[28]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[29]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[30]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.test_int[31]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.x[0]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.x[1]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.y[0]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/function_hdr.v:24$1205.y[1]
1 1
.names output_int[0] out[0]
1 1
.names output_int[1] out[1]
1 1
.names output_int[2] out[2]
1 1
.names $true test[0]
1 1
.names $false test[1]
1 1
.names $false test[2]
1 1
.names $false test[3]
1 1
.names $false test[4]
1 1
.names $false test[5]
1 1
.names $false test[6]
1 1
.names $false test[7]
1 1
.names $false test[8]
1 1
.names $false test[9]
1 1
.names $false test[10]
1 1
.names $false test[11]
1 1
.names $false test[12]
1 1
.names $false test[13]
1 1
.names $false test[14]
1 1
.names $false test[15]
1 1
.names $false test[16]
1 1
.names $false test[17]
1 1
.names $false test[18]
1 1
.names $false test[19]
1 1
.names $false test[20]
1 1
.names $false test[21]
1 1
.names $false test[22]
1 1
.names $false test[23]
1 1
.names $false test[24]
1 1
.names $false test[25]
1 1
.names $false test[26]
1 1
.names $false test[27]
1 1
.names $false test[28]
1 1
.names $false test[29]
1 1
.names $false test[30]
1 1
.names $false test[31]
1 1
.end
