[submodule "submodules/UART"]
	path = submodules/UART
	url = git@github.com:IObundle/iob-uart.git
[submodule "submodules/FIR"]
	path = submodules/FIR
	url = git@github.com:IObundle/iob-fir.git
[submodule "submodules/CPU"]
	path = submodules/CPU
	url = git@github.com:IObundle/iob-picorv32.git
[submodule "TIMER"]
	path = submodules/TIMER
	url = git@github.com:IObundle/iob-timer.git
	branch = devel
[submodule "MEM"]
	path = submodules/MEM
	url = git@github.com:IObundle/iob-mem.git
[submodule "AXIMEM"]
	path = submodules/AXIMEM
	url = git@github.com:IObundle/verilog-axi.git
