`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  7 2020 22:40:50 KST (Dec  7 2020 13:40:50 UTC)

module st_feature_addr_gen_Equal_16Ux12S_1U_4_1(in2, in1, out1);
  input [15:0] in2;
  input [11:0] in1;
  output out1;
  wire [15:0] in2;
  wire [11:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20;
  NOR4X1 g191(.A (n_20), .B (n_16), .C (in2[15]), .D (in1[11]), .Y
       (out1));
  NAND3BXL g192(.AN (n_19), .B (n_9), .C (n_10), .Y (n_20));
  NAND4XL g193(.A (n_1), .B (n_12), .C (n_11), .D (n_18), .Y (n_19));
  NOR2XL g194(.A (n_15), .B (n_17), .Y (n_18));
  NAND4XL g195(.A (n_13), .B (n_7), .C (n_2), .D (n_0), .Y (n_17));
  NAND4XL g196(.A (n_3), .B (n_6), .C (n_5), .D (n_4), .Y (n_16));
  NAND2X1 g197(.A (n_14), .B (n_8), .Y (n_15));
  XNOR2X1 g208(.A (in2[6]), .B (in1[6]), .Y (n_14));
  XNOR2X1 g205(.A (in2[14]), .B (in1[11]), .Y (n_13));
  XNOR2X1 g198(.A (in2[4]), .B (in1[4]), .Y (n_12));
  XNOR2X1 g206(.A (in2[10]), .B (in1[10]), .Y (n_11));
  XNOR2X1 g199(.A (in2[3]), .B (in1[3]), .Y (n_10));
  XNOR2X1 g207(.A (in2[9]), .B (in1[9]), .Y (n_9));
  XNOR2X1 g204(.A (in2[5]), .B (in1[5]), .Y (n_8));
  XNOR2X1 g211(.A (in2[13]), .B (in1[11]), .Y (n_7));
  XNOR2X1 g209(.A (in2[1]), .B (in1[1]), .Y (n_6));
  XNOR2X1 g210(.A (in2[12]), .B (in1[11]), .Y (n_5));
  XNOR2X1 g201(.A (in2[0]), .B (in1[0]), .Y (n_4));
  XNOR2X1 g200(.A (in2[2]), .B (in1[2]), .Y (n_3));
  XNOR2X1 g212(.A (in2[11]), .B (in1[11]), .Y (n_2));
  XNOR2X1 g202(.A (in2[7]), .B (in1[7]), .Y (n_1));
  XNOR2X1 g203(.A (in2[8]), .B (in1[8]), .Y (n_0));
endmodule


