# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../FPGA_Tamagotchi.srcs/sources_1/ip/clk_wiz_0" \
"../../../../FPGA_Tamagotchi.srcs/sources_1/new/edge_detect.sv" \
"../../../../FPGA_Tamagotchi.srcs/sources_1/new/icon_activity.sv" \
"../../../../FPGA_Tamagotchi.srcs/sim_1/new/icon_activity_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
