5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param11.vcd -o param11.cdd -v param11.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param11.v 1 24 1
2 1 9 8000c 1 3d 121002 0 0 1 2 2 $u0
1 PARM_SIZE 0 80000 1 0 31 0 32 33 10 0 0 0 0 0 0 0
1 PARM_OFFSET 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 FOO 0 80000 1 0 4 1 4 33 45
1 a 7 830004 1 0 0 0 1 33 102
4 1 0 0
3 1 main.$u0 "main.$u0" param11.v 0 13 1
2 2 10 90009 1 0 20008 0 0 32 96 5 0 0 0 0 0 0 0
2 3 10 5000a 1 33 4 0 2 FOO
2 4 10 10001 0 1 400 0 0 a
2 5 10 1000a 1 37 11006 3 4
2 6 11 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 7 11 10002 2 2c 22000a 6 0 32 2 aa aa aa aa aa aa aa aa
2 8 12 a000a 1 0 20008 0 0 32 96 5 0 0 0 0 0 0 0
2 9 12 6000b 1 33 4 0 8 FOO
2 10 12 50005 1 1b 20008 9 0 1 2 1002
2 11 12 10001 0 1 400 0 0 a
2 12 12 1000b 1 37 a 10 11
4 12 0 0
4 7 12 0
4 5 7 7
3 1 main.$u1 "main.$u1" param11.v 0 22 1
