Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 29 12:05:51 2018
| Host         : r103pc01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_reactionTimer_control_sets_placed.rpt
| Design       : TOP_reactionTimer
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           33 |
| Yes          | No                    | No                     |             125 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             623 |          181 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                              Enable Signal                                              |                                          Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/out_audioSd_reg                                               | in_reset_IBUF                                                                                     |                1 |              2 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/animeClockDetector/currentFrame_reg[0][0] | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/currentFrame[2]_i_1__0_n_0          |                1 |              3 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[2]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[3]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/animeClockDetector/E[0]                   | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/animeClockDetector/SS[0]            |                2 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[7]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[4]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[1]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[6]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[5]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[0]                |                                                                                                   |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/counter_reg[0][0]   |                                                                                                   |                1 |              5 |
|  in_100MHzClock_IBUF_BUFG | clock1kHz/E[0]                                                                                          | in_reset_IBUF                                                                                     |                2 |              6 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                         | reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter[7]_i_1_n_0 |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/E[0]                         | reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/currentFrame_reg[7][0] |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/accumulator_0                  | reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter[7]_i_1_n_0 |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                          | reactionTimerProcessor/stateIdleProcessor/idleAnimation/animeClockDetector/SR[0]                  |                3 |              9 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/out_leds[15]_i_1_n_0                                                             | in_reset_IBUF                                                                                     |                5 |             16 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                          | in_reset_IBUF                                                                                     |               12 |             16 |
|  in_100MHzClock_IBUF_BUFG | testButtonDebouncer/intervalCounter                                                                     | testButtonDebouncer/buttonInDetector/intervalCounter_reg[16]                                      |                5 |             17 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[27]_i_1_n_0                     | in_reset_IBUF                                                                                     |               10 |             28 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/currentNumber       |                                                                                                   |                4 |             28 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_resultValid7_out                       | in_reset_IBUF                                                                                     |                6 |             29 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/out_delay[29]_i_1_n_0                                      | in_reset_IBUF                                                                                     |                7 |             30 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/E[0]                           | in_reset_IBUF                                                                                     |               12 |             30 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper2[31]_i_1_n_0                        | in_reset_IBUF                                                                                     |               10 |             31 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/prepareBusyDetector/E[0]                                                         | in_reset_IBUF                                                                                     |                9 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1[31]_i_1_n_0                        | in_reset_IBUF                                                                                     |               13 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/out_bcd_reg[0][0]   | in_reset_IBUF                                                                                     |                4 |             32 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                          | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/clock1Hz/counter[0]_i_1__5_n_0      |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                          | clock1kHz/counter[0]_i_1_n_0                                                                      |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                          | reactionTimerProcessor/stateIdleProcessor/ledAnimeClock/counter[0]_i_1__0_n_0                     |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/idleCounter/counter[0]_i_2__0_n_0                           | reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/counter_reg[31]          |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                          | reactionTimerProcessor/stateResultProcessor/clock1Hz/counter[0]_i_1__2_n_0                        |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/signalDelayer/counter[0]_i_2_n_0                              | reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/clear                    |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/testButton/E[0]                                               | in_reset_IBUF                                                                                     |                7 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultValidDetector/E[0]                                | in_reset_IBUF                                                                                     |                9 |             33 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/E[0]                                                        | in_reset_IBUF                                                                                     |                9 |             33 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/bestTime_reg[27][0]                                         |                                                                                                   |               15 |             60 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                         |                                                                                                   |               26 |             60 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                         | in_reset_IBUF                                                                                     |               30 |             68 |
+---------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     9 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     3 |
| 9      |                     1 |
| 16+    |                    24 |
+--------+-----------------------+


