// Seed: 872445652
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input wire id_7,
    output wor id_8,
    input supply0 id_9,
    input supply0 id_10
);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wor id_6
    , id_9,
    output supply1 id_7
);
  logic id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_6,
      id_3,
      id_2,
      id_6,
      id_3,
      id_1,
      id_2,
      id_3
  );
endmodule
