AMD. 2014. AMD Accelerated Parallel Processing OpenCLTMUser Guide, Version 1.0. Retrieved Aug 10, 2015 from http://amd-dev.wpengine.netdna-cdn.com/wordpress/media/2013/12/AMD_OpenCL_Programming_User_Guide2.pdf.
Asfermi. 2014. Asfermi: An Assembler for the NVIDIA Fermi Instruction Set. Retrieved February 24, 2016 from http://code.google.com/p/asfermi/.
Nicolas Brunie, Sylvain Collange, and Gregory Diamos. 2012. Simultaneous branch and warp interweaving for sustained GPU performance. In Proceedings of the 39th International Symposium on Computer Architecture (ISCA’12). Portland, Oregon, 49--60. DOI:http://dx.doi.org/10.1109/ISCA.2012.6237005.
Ian A. Buck, John R. Nickolls, Michael C. Shebanow, and Lars S. Nyland. 2009. Atomic Memory Operators in a Parallel Processor. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7627723.html. United States Patent No. 7,627,723 B1 (Assignee NVIDIA Corp.), Filed Sept. 21, 2006, Issued Dec. 1, 2009.
Brett W. Coon and John Erik Lindholm. 2008. System and Method for Managing Divergent Threads in a SIMD Architecture. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7353369.html. United States Patent No. 7,353,369 B1 (Assignee NVIDIA Corp.), Filed July 13, 2005, Issued Apr. 1, 2008.
Brett W. Coon, Peter C. Mills, Stuart F. Oberman, and Ming Y. Siu. 2008. Tracking Register Usage During Multithreaded Processing Using A Scoreboard Having Separate Memory Regions and Storing Sequential Register Size Indicators. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7434032.html. United States Patent No. 7,434,032 B1 (Assignee NVIDIA Corp.), Filed Dec 13, 2005, Issued Oct 7, 2008.
David Culler, Richard Karp, David Patterson, Abhijit Sahay, Klaus Erik Schauser, Eunice Santos, Ramesh Subramonian, and Thorsten von Eicken. 1993. LogP: Towards a realistic model of parallel computation. ACM SIGPLAN Notices 28, 7, 1--12. DOI:http://dx.doi.org/10.1145/173284.155333
Walter E. Donovan and John Erik Lindholm. 2010. Programmable Graphics Processor for Generalized Texturing. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7852346.html. United States Patent No. 7,852,346 B1 (Assignee NVIDIA Corp.), Filed Nov. 22, 2005, Issued Dec. 14, 2010.
Jerome F. Duluk Jr. 2010. Predicated Launching of Compute Thread Arrays. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7697007.html. United States Patent No. 7,697,007 B1 (Assignee NVIDIA Corp.), Filed July 12, 2006, Issued Apr. 13, 2010.
Jerome F. Duluk Jr., Stephen D. Lew, and John R. Nickolls. 2009. Counter-Based Delay of Dependent Thread Group Execution. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7526634.html. United States Patent No. 7,526,634 B1 (Assignee NVIDIA Corp.), Filed Sept. 27, 2006, Issued Apr. 28, 2009.
Kayvon Fatahalian and Mike Houston. 2008. A closer look at GPUs. Communications of the ACM 51, 10, 50--57. DOI:http://dx.doi.org/10.1145/1400181.1400197
Steven Fortune and James C. Wyllie. 1978. Parallelism in random access machines. In 10th Annual ACM Symposium on Theory of Computing (STOC’78). ACM, San Diego, CA, 114--118. DOI:http://dx.doi.org/10.1145/800133.804339. May 1--3.
Wilson W. L. Fung and Tor M. Aamodt. 2011. Thread block compaction for efficient SIMT control flow. In Proceedings of the 17th International Symposium on High-Performance Computer Architecture (HPCA’17). San Antonio, TX, 25--36. DOI:http://dx.doi.org/10.1109/HPCA.2011.5749714. Feb 12--16.
Sameh Galal and Mark Horowitz. 2011. Energy-efficient floating-point unit design. IEEE Transactions on Computers 60, 7, 913--922. DOI:http://dx.doi.org/10.1109/TC.2010.121
Mark Gebhart, Daniel R. Johnson, David Tarjan, Stephen W. Keckler, William J. Dally, Erik Lindholm, and Kevin Skadron. 2011. Energy-efficient mechanisms for managing thread context in throughput processors. In Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA’11). San Jose, CA, 235--246. DOI:http://dx.doi.org/10.1145/2000064.2000093. June 4--8.
David B. Glasco, Peter B. Holmqvist, George R. Lynch, Patrick R. Marchand, James Roberts, and John H. Edmondson. 2011. System, Method and Frame Buffer Logic for Evicting Dirty Data from a Cache Using Counters and Data Types. Retrieved February 24, 2016 from http://www.freepatentsonline.com/8060700.html. United States Patent No. 8,060,700 B1 (Assignee NVIDIA Corp.), Filed Dec. 8, 2008, Issued Nov. 15, 2011.
Hervé Guihot. 2012. RenderScript. In Pro Android Apps Performance Optimization. Apress, 231--263. DOI:http://dx.doi.org/10.1007/978-1-4302-4000-6_9.
Per Hammarlund. 2013. 4th Generation Intel CoreTMProcessor, codenamed Haswell. Retrieved Aug 10, 2015 from http://www.hotchips.org/wp-content/uploads/hc_archives/hc25/HC25.80-Processors2-epub/HC25.27.820-Haswell-Hammarlund-Intel.pdf.
Alex Herrera. 2015. NVIDIA GRID vGPU: Delivering Scalable Graphics-rich Virtual Desktops. Retrieved Aug 10, 2015 from http://images.nvidia.com/content/pdf/grid/whitepaper/NVIDIA-GRID-WHITEPAPER-vGPU-Delivering-Scalable-Graphics-Rich-Virtual-Desktops.pdf.
Robert D. Hof. 2014. Neuromorphic chips. MIT Technology Review 117, 3, 56--59.
Kishore Kothapalli, Rishabh Mukherjee, M. Suhail Rehman, Suryakant Patidar, P. J. Narayanan, and Kannan Srinathan. 2009. A performance prediction model for the CUDA GPGPU platform. In 16th International Conference on High Performance Computing (HiPC’09). IEEE, Kochi, India, 463--472. DOI:http://dx.doi.org/10.1109/HIPC.2009.5433179.
John Erik Lindholm, Brett Coon, and Simon S. Moy. 2010. Across-Thread Out-of-Order Instruction Dispatch in a Multithreaded Microprocessor. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7676657.html. United States Patent No. 7,676,657 B2 (Assignee NVIDIA Corp.), Filed Oct. 10, 2006, Issued Mar. 9, 2010.
David Luebke and Greg Humphreys. 2007. How GPUs work. IEEE Computer 40, 2, 96--100. DOI:http://dx.doi.org/10.1109/MC.2007.59
Peter C. Mills, John Erik Lindholm, Brett W. Coon, Gary M. Tarolli, and John Matthew Burgess. 2011. Scheduler In Multi-threaded Processor Prioritizing Instructions Passing Qualification Rule. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7949855.html. United States Patent No. 7,949,855 B1 (Assignee NVIDIA Corp.), Filed Apr. 28, 2008, Issued May 24, 2011.
Simon S. Moy and John Erik Lindholm. 2006. Shader Cache Using a Coherency Protocol. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7103720.html. United States Patent No. 7,103,720 B1 (Assignee NVIDIA Corp.), Filed Oct 29, 2003, Issued Sep 5, 2006.
Arun C. Murthy, Chris Douglas, Mahadev Konar, Owen OMalley, Sanjay Radia, Sharad Agarwal, and Vinod K. V. 2011. Architecture of Next Generation Apache Hadoop Mapreduce Framework. Retrieved February 24, 2016 from https://issues.apache.org/jira/secure/attachment/12486023/MapReduce_NextGen_Architecture.pdf.
John Nickolls and William J. Dally. 2010. The GPU computing era. IEEE Micro 30, 2, 56--69. DOI:http://dx.doi.org/10.1109/MM.2010.41
John R. Nickolls and Stephen D. Lew. 2011. Parallel Data Processing Systems and Methods Using Cooperative Thread Arrays. Retrieved February 24, 2016 from http://www.freepatentsonline.com/y2011/0087860.html. United States Patent Application No. US2011/0087860 A1 (Assignee NVIDIA Corp.), Filed Dec. 17, 2010, Published Apr. 14, 2011.
NVIDIA. 2009a. OpenCL Programming Guide for the CUDA Architecture, Version 2.3. Retrieved February 24, 2016 from http://www.nvidia.com/content/cudazone/download/OpenCL/NVIDIA_OpenCL_ProgrammingGuide.pdf.
NVIDIA. 2009b. Whitepaper: NVIDIA’s Next Generation CUDA Compute Architecture: Fermi. Retrieved February 24, 2016 from http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf.
NVIDIA. 2012a. Cuobjdump. Retrieved February 24, 2016 from http://www.ece.lsu.edu/koppel/gp/refs/cuobjdump.pdf.
NVIDIA. 2012b. Whitepaper: NVIDIA’s Next Generation CUDA Compute Architecture: Kepler GK110. Retrieved February 24, 2016 from http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf.
NVIDIA. 2014. Whitepaper: GeForce GTX 750 Ti: Featuring First-Generation Maxwell GPU Technology, Designed for Extreme Performance per Watt. (Feb 2014). Retrieved February 24, 2016 from http://international.download.nvidia.com/geforce-com/international/pdfs/GeForce-GTX-750-Ti-Whitepaper.pdf.
NVIDIA. 2015a. CUDA C Programming Guide, Version 7.0. Retrieved February 24, 2016 from http://docs.nvidia.com/cuda/pdf/CUDA_C_Programming_Guide.pdf.
NVIDIA. 2015b. CUDA Compiler Driver NVCC, Version 7.0. Retrieved February 24, 2016 from http://docs.nvidia.com/cuda/pdf/CUDA_Compiler_Driver_NVCC.pdf.
NVIDIA. 2015c. Tuning CUDA Applications for Maxwell. Retrieved February 24, 2016 from http://docs.nvidia.com/cuda/pdf/Maxwell_Tuning_Guide.pdf.
Stuart Oberman, Ming Y. Siu, and David C. Tannenbaum. 2012. Fused Multiply-Add Functional Unit. Retrieved February 24, 2016 from http://www.freepatentsonline.com/8106914.html. United States Patent No. 8,106,914 B2 (Assignee NVIDIA Corp.), Filed Dec. 7, 2007, Issued Jan. 31, 2012.
John D. Owens, David Luebke, Naga Govindaraju, Mark Harris, Jens Krüger, Aaron E. Lefohn, and Timothy J. Purcell. 2007. A survey of general-purpose computation on graphics hardware. Computer Graphics Forum 26, 1, 80--113. DOI:http://dx.doi.org/10.1111/j.1467-8659.2007.01012.x.
Qualcomm. 2014. The Rise of Mobile Gaming on Android: Qualcomm Snapdragon Technology Leadership. Retrieved Aug 10, 2015 from www.qualcomm.com/media/documents/files/the-rise-of-mobile-gaming-on-android-qualcomm-snapdragon-technology-leadership.pdf.
Ming Y. Siu and Stuart F. Oberman. 2007. Multi-Purpose Floating Point and Integer Multiply-Add Functional Unit with Multiplication-Comparison Test Addition and Exponent Pipelines. Retrieved February 24, 2016 from http://www.freepatentsonline.com/7225323.html. United States Patent No. 7,225,323 B2 (Assignee NVIDIA Corp.), Filed Nov. 10, 2004, Issued May 29, 2007.
Ryan Smith. 2014. ARMs Mali Midgard Architecture Explored. Retrieved Aug 10, 2015 from http://www.anandtech.com/show/8234/arms-mali-midgard-architecture-explored.
Leslie G. Valiant. 1990. A bridging model for parallel computation. Communications of the ACM 33, 8, 103--111. DOI:http://dx.doi.org/10.1145/79173.79181
Leslie G. Valiant. 2011. A bridging model for multi-core computing. Journal of Computer and System Sciences 77, 1, 154--166. DOI:http://dx.doi.org/10.1016/j.jcss.2010.06.012
Alexandru Voica. 2014. PowerVR Series7XT GPUs Push Graphics and Compute Performance to the Max. Retrieved February 24, 2016 from http://blog.imgtec.com/powervr/powervr-series7xt-gpus-push-graphics-and-compute-performance
Alex Voicu. 2010. NVIDIA Fermi GPU and Architecture Analysis. Retrieved February 24, 2016 from http://www.beyond3d.com/content/reviews/55.
Igor Wallossek. 2014. AMD FirePro W9100 Review: Hawaii Puts On Its Suit And Tie. Retrieved February 24, 2016 from http://www.tomshardware.com/reviews/firepro-w9100-performance,3810.html.
Henry Wong, Misel-Myrto Papadopoulou, Maryam Sadooghi-Alvandi, and Andreas Moshovos. 2010. Demystifying GPU microarchitecture through microbenchmarking. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS’10). IEEE, White Plains, NY, 235--246. DOI:http://dx.doi.org/10.1109/ISPASS.2010.5452013. Mar 28--30.
