Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:18:00 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_routing_timing.rpt
| Design       : fire7_expand1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 layer_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[163].mac_i/mul_out_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.216ns (5.018%)  route 4.088ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3209, unset)         0.508     0.508    clk
    SLICE_X45Y237        FDRE                                         r  layer_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y237        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  layer_en_reg_reg/Q
                         net (fo=192, routed)         4.088     4.812    genblk1[163].mac_i/layer_en_reg
    DSP48_X0Y87          DSP48E1                                      r  genblk1[163].mac_i/mul_out_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3209, unset)         0.483     5.483    genblk1[163].mac_i/clk
    DSP48_X0Y87          DSP48E1                                      r  genblk1[163].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
    DSP48_X0Y87          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.304     5.143    genblk1[163].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  0.331    




