
*** Running vivado
    with args -log Master_Game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Master_Game.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Master_Game.tcl -notrace
Command: synth_design -top Master_Game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 339.277 ; gain = 101.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Master_Game' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Master_Game.v:23]
INFO: [Synth 8-6157] synthesizing module 'Master_State_Machine' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Master_State_Machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Master_State_Machine' (1#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Master_State_Machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Navigation_State_Machine' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Navigation_State_Machine.v:23]
WARNING: [Synth 8-567] referenced signal 'state_snake' should be on the sensitivity list [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Navigation_State_Machine.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Navigation_State_Machine' (2#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Navigation_State_Machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Snake_control' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Snake_control.v:23]
	Parameter MaxY bound to: 120 - type: integer 
	Parameter MaxX bound to: 160 - type: integer 
	Parameter SnakeLength bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Generic_counter' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 26 - type: integer 
	Parameter COUNTER_MAX bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Generic_counter' (3#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'moveSnake' of module 'Generic_counter' requires 5 connections, but only 4 given [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Snake_control.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Snake_control' (4#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Snake_control.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'score' does not match port width (4) of module 'Snake_control' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Master_Game.v:71]
INFO: [Synth 8-6157] synthesizing module 'Target_Generator' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Target_Generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Target_Generator' (5#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Target_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_Interface' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/VGA_Interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_Driver' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/VGA_Driver.v:23]
	Parameter VertTimeToPulseWeidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100100000 
INFO: [Synth 8-6157] synthesizing module 'Generic_counter__parameterized0' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Generic_counter__parameterized0' (5#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'CounterTo3' of module 'Generic_counter' requires 5 connections, but only 4 given [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/VGA_Driver.v:63]
INFO: [Synth 8-6157] synthesizing module 'Generic_counter__parameterized1' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 10'b1100011111 
INFO: [Synth 8-6155] done synthesizing module 'Generic_counter__parameterized1' (5#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Generic_counter__parameterized2' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 10'b1000001000 
INFO: [Synth 8-6155] done synthesizing module 'Generic_counter__parameterized2' (5#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'CounterTo520' of module 'Generic_counter' requires 5 connections, but only 4 given [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/VGA_Driver.v:86]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Driver' (6#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/VGA_Driver.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'ADDRV' does not match port width (10) of module 'VGA_Driver' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/VGA_Interface.v:46]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Interface' (7#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/VGA_Interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'Score_Counter' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Score_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Generic_counter__parameterized3' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
	Parameter COUNTER_MAX bound to: 99999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Generic_counter__parameterized3' (7#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'Bit17Counter' of module 'Generic_counter' requires 5 connections, but only 4 given [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Score_Counter.v:58]
INFO: [Synth 8-6157] synthesizing module 'Generic_counter__parameterized4' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 1 - type: integer 
	Parameter COUNTER_MAX bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Generic_counter__parameterized4' (7#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'Bit2Counter' of module 'Generic_counter' requires 5 connections, but only 4 given [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Score_Counter.v:69]
INFO: [Synth 8-6157] synthesizing module 'Generic_counter__parameterized5' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Generic_counter__parameterized5' (7#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'Bit4Counter3' of module 'Generic_counter' requires 5 connections, but only 4 given [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Score_Counter.v:96]
INFO: [Synth 8-6155] done synthesizing module 'Score_Counter' (8#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Score_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_4way' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Multiplexer_4way.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Multiplexer_4way.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_4way' (9#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Multiplexer_4way.v:23]
INFO: [Synth 8-6157] synthesizing module 'Segment_Display_Interface' [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/7Segment_Display_Interface.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/7Segment_Display_Interface.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/7Segment_Display_Interface.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Segment_Display_Interface' (10#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/7Segment_Display_Interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Master_Game' (11#1) [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Master_Game.v:23]
WARNING: [Synth 8-3331] design Score_Counter has unconnected port master_state[1]
WARNING: [Synth 8-3331] design Score_Counter has unconnected port master_state[0]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[10]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[9]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[1]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[0]
WARNING: [Synth 8-3331] design Navigation_State_Machine has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 395.723 ; gain = 157.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 395.723 ; gain = 157.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 395.723 ; gain = 157.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Holde/snake_for_real/snake_for_real.srcs/constrs_1/imports/new/Snake_Constr.xdc]
Finished Parsing XDC File [C:/Users/Holde/snake_for_real/snake_for_real.srcs/constrs_1/imports/new/Snake_Constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Holde/snake_for_real/snake_for_real.srcs/constrs_1/imports/new/Snake_Constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Master_Game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Master_Game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 729.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.719 ; gain = 491.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.719 ; gain = 491.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.719 ; gain = 491.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_snake_reg' in module 'Navigation_State_Machine'
INFO: [Synth 8-5544] ROM "next_snake" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_snake" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_snake" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SnakeState_X" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SnakeState_X" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SnakeState_X" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SnakeState_Y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               11
                 iSTATE0 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_snake_reg' using encoding 'sequential' in module 'Navigation_State_Machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 729.719 ; gain = 491.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 41    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 42    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Master_State_Machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Navigation_State_Machine 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
Module Generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module Snake_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 40    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 41    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	  37 Input      1 Bit        Muxes := 1     
Module Target_Generator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module Generic_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Generic_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Generic_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module Generic_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Generic_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Multiplexer_4way 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module Segment_Display_Interface 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "SnakeState_X" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element vgai/vga/CounterTo520/Trigger_out_reg was removed.  [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:63]
WARNING: [Synth 8-6014] Unused sequential element sc/Bit2Counter/Trigger_out_reg was removed.  [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:63]
WARNING: [Synth 8-6014] Unused sequential element sc/Bit4Counter3/Trigger_out_reg was removed.  [C:/Users/Holde/snake_for_real/snake_for_real.srcs/sources_1/imports/new/Generic_counter.v:63]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[10]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[9]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[1]
WARNING: [Synth 8-3331] design Snake_control has unconnected port pixel_address[0]
INFO: [Synth 8-3886] merging instance 's/color_reg[0]' (FD) to 's/color_reg[1]'
INFO: [Synth 8-3886] merging instance 's/color_reg[1]' (FD) to 's/color_reg[2]'
INFO: [Synth 8-3886] merging instance 's/color_reg[2]' (FD) to 's/color_reg[3]'
INFO: [Synth 8-3886] merging instance 's/color_reg[4]' (FD) to 's/color_reg[5]'
INFO: [Synth 8-3886] merging instance 's/color_reg[5]' (FD) to 's/color_reg[6]'
INFO: [Synth 8-3886] merging instance 's/color_reg[6]' (FD) to 's/color_reg[7]'
INFO: [Synth 8-3886] merging instance 's/color_reg[8]' (FD) to 's/color_reg[9]'
INFO: [Synth 8-3886] merging instance 's/color_reg[9]' (FD) to 's/color_reg[10]'
INFO: [Synth 8-3886] merging instance 's/color_reg[10]' (FD) to 's/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[0]' (FD) to 'vgai/vga/col_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[1]' (FD) to 'vgai/vga/col_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[2]' (FD) to 'vgai/vga/col_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[4]' (FD) to 'vgai/vga/col_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[5]' (FD) to 'vgai/vga/col_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[6]' (FD) to 'vgai/vga/col_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[8]' (FD) to 'vgai/vga/col_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[9]' (FD) to 'vgai/vga/col_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'vgai/vga/col_out_reg[10]' (FD) to 'vgai/vga/col_out_reg[11]'
WARNING: [Synth 8-3332] Sequential element (s/moveSnake/Trigger_out_reg) is unused and will be removed from module Master_Game.
WARNING: [Synth 8-3332] Sequential element (vgai/vga/VerAddr_reg[9]) is unused and will be removed from module Master_Game.
WARNING: [Synth 8-3332] Sequential element (vgai/vga/VerAddr_reg[1]) is unused and will be removed from module Master_Game.
WARNING: [Synth 8-3332] Sequential element (vgai/vga/VerAddr_reg[0]) is unused and will be removed from module Master_Game.
WARNING: [Synth 8-3332] Sequential element (vgai/vga/HorAddr_reg[1]) is unused and will be removed from module Master_Game.
WARNING: [Synth 8-3332] Sequential element (vgai/vga/HorAddr_reg[0]) is unused and will be removed from module Master_Game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 729.719 ; gain = 491.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 731.551 ; gain = 493.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 733.363 ; gain = 495.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     7|
|4     |LUT2   |    45|
|5     |LUT3   |    36|
|6     |LUT4   |    57|
|7     |LUT5   |   133|
|8     |LUT6   |   520|
|9     |MUXF7  |     4|
|10    |FDRE   |   518|
|11    |FDSE   |   201|
|12    |IBUF   |     6|
|13    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------------------------+------+
|      |Instance           |Module                            |Cells |
+------+-------------------+----------------------------------+------+
|1     |top                |                                  |  1565|
|2     |  msm              |Master_State_Machine              |     7|
|3     |  nsm              |Navigation_State_Machine          |     4|
|4     |  s                |Snake_control                     |   983|
|5     |    moveSnake      |Generic_counter                   |    82|
|6     |  sc               |Score_Counter                     |    78|
|7     |    Bit17Counter   |Generic_counter__parameterized3   |    45|
|8     |    Bit2Counter    |Generic_counter__parameterized4   |     2|
|9     |    Bit4Counter2   |Generic_counter__parameterized5   |    30|
|10    |    Bit4Counter3   |Generic_counter__parameterized4_0 |     1|
|11    |  tg               |Target_Generator                  |    27|
|12    |  vgai             |VGA_Interface                     |   433|
|13    |    vga            |VGA_Driver                        |   433|
|14    |      CounterTo3   |Generic_counter__parameterized0   |     6|
|15    |      CounterTo520 |Generic_counter__parameterized2   |    32|
|16    |      CounterTo799 |Generic_counter__parameterized1   |    34|
+------+-------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 783.180 ; gain = 211.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.180 ; gain = 545.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 783.180 ; gain = 552.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/Holde/snake_for_real/snake_for_real.runs/synth_1/Master_Game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Master_Game_utilization_synth.rpt -pb Master_Game_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 783.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 23:29:02 2023...
