<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>spartan7</ProductFamily>
        <Part>xc7s15-cpga196-2</Part>
        <TopModelName>SABR</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>0.96</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>9.052</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>494961</Best-caseLatency>
            <Average-caseLatency>494961</Average-caseLatency>
            <Worst-caseLatency>494961</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.480 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.480 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.480 ms</Worst-caseRealTimeLatency>
            <Interval-min>494962</Interval-min>
            <Interval-max>494962</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>C:/Users/steve/thesis-monte-carlo/SABR/test.c:9</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>60</BRAM_18K>
            <DSP>164</DSP>
            <FF>52065</FF>
            <LUT>82428</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>20</BRAM_18K>
            <DSP>20</DSP>
            <FF>16000</FF>
            <LUT>8000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>SABR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>SABR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>SABR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>SABR</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184</InstName>
                    <ModuleName>SABR_Pipeline_VITIS_LOOP_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>184</ID>
                    <BindInstances>icmp_ln12_fu_178_p2 add_ln12_fu_184_p2 icmp_ln13_fu_208_p2 select_ln13_fu_252_p3 add_ln13_fu_214_p2 add_ln14_fu_220_p2 select_ln14_fu_315_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194</InstName>
                    <ModuleName>SABR_Pipeline_VITIS_LOOP_17_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>194</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_double_s_fu_920</InstName>
                            <ModuleName>pow_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>920</ID>
                            <BindInstances>b_exp_fu_1323_p2 m_exp_fu_1922_p2 y_is_0_fu_1616_p2 icmp_ln340_fu_1329_p2 icmp_ln340_1_fu_709_p2 x_is_1_fu_1335_p2 xor_ln341_fu_1622_p2 x_is_p1_fu_1627_p2 x_is_n1_fu_1632_p2 icmp_ln18_fu_1636_p2 icmp_ln18_1_fu_1642_p2 y_is_inf_fu_1648_p2 icmp_ln18_2_fu_1654_p2 y_is_NaN_fu_1927_p2 icmp_ln18_3_fu_1340_p2 icmp_ln18_4_fu_714_p2 x_is_NaN_fu_1931_p2 x_is_0_fu_1345_p2 x_is_inf_fu_1660_p2 or_ln357_fu_1664_p2 xor_ln357_fu_1669_p2 x_is_neg_fu_1675_p2 icmp_ln372_fu_1935_p2 add_ln373_fu_1690_p2 lshr_ln373_fu_1700_p2 and_ln373_1_fu_1706_p2 icmp_ln373_fu_1712_p2 or_ln373_fu_1949_p2 xor_ln373_fu_1955_p2 sparsemux_7_2_1_1_0_U22 and_ln378_fu_1718_p2 or_ln378_fu_1724_p2 or_ln378_1_fu_1730_p2 or_ln386_fu_1988_p2 xor_ln386_fu_1993_p2 and_ln386_fu_1999_p2 or_ln386_1_fu_2004_p2 or_ln386_2_fu_2010_p2 y_is_pos_fu_1736_p2 y_is_pinf_fu_1742_p2 y_is_ninf_fu_1748_p2 x_abs_greater_1_fu_1754_p2 icmp_ln421_fu_2056_p2 icmp_ln422_fu_2061_p2 icmp_ln422_1_fu_2066_p2 sub_ln422_fu_1759_p2 bitselect_1ns_52ns_32s_1_1_0_U21 xor_ln421_fu_2071_p2 and_ln422_fu_2077_p2 and_ln422_1_fu_2083_p2 sparsemux_7_2_1_1_0_U23 r_sign_fu_2116_p2 and_ln431_fu_1777_p2 and_ln431_1_fu_1783_p2 and_ln431_2_fu_1788_p2 and_ln431_3_fu_1794_p2 or_ln431_fu_1799_p2 or_ln431_1_fu_1805_p2 or_ln431_2_fu_1811_p2 xor_ln431_fu_2691_p2 and_ln438_fu_1817_p2 and_ln438_1_fu_1822_p2 and_ln438_2_fu_1828_p2 and_ln438_3_fu_1833_p2 or_ln438_fu_1839_p2 or_ln438_1_fu_1845_p2 or_ln438_2_fu_1851_p2 xor_ln438_fu_2696_p2 b_exp_1_fu_1358_p2 b_frac_2_fu_739_p3 b_exp_2_fu_1364_p3 mul_12s_80ns_90_5_0_U6 mul_54s_6ns_54_3_0_U12 select_ln42_fu_814_p3 mul_71ns_4ns_75_5_0_U20 mul_73ns_6ns_79_5_0_U13 mul_83ns_6ns_89_5_0_U17 mul_92ns_6ns_97_5_0_U19 mul_87ns_6ns_92_5_0_U18 mul_82ns_6ns_87_5_0_U16 mul_77ns_6ns_82_5_0_U14 add_ln209_fu_1509_p2 add_ln209_1_fu_1515_p2 add_ln209_4_fu_1480_p2 mul_40ns_40ns_79_2_0_U8 sub_ln522_fu_1573_p2 e_frac_1_fu_1908_p2 e_frac_2_fu_1914_p3 mul_78s_54s_131_5_0_U15 sub_ln545_fu_2024_p2 select_ln545_fu_2121_p3 ashr_ln545_fu_2134_p2 shl_ln545_fu_2139_p2 m_fix_l_fu_2152_p3 shl_ln546_fu_2245_p2 ashr_ln546_fu_2250_p2 m_fix_back_fu_2255_p3 shl_ln552_fu_2166_p2 select_ln553_fu_2041_p3 shl_ln553_fu_2178_p2 ashr_ln553_fu_2183_p2 select_ln553_1_fu_2188_p3 m_fix_0_in_in_v_v_fu_2195_p3 mac_muladd_16s_15ns_19s_31_4_0_U25 mac_muladd_16s_15ns_19s_31_4_0_U25 icmp_ln563_fu_2299_p2 add_ln563_1_fu_2305_p2 select_ln563_fu_2311_p3 r_exp_fu_2319_p3 mul_13s_71s_71_5_0_U7 sub_ln574_fu_2341_p2 exp_Z4_m_1_fu_2416_p2 mul_43ns_36ns_79_2_0_U9 add_ln261_fu_2459_p2 exp_Z2P_m_1_fu_2468_p2 mul_49ns_44ns_93_3_0_U10 add_ln280_fu_2532_p2 exp_Z1P_m_1_l_fu_2541_p2 add_ln616_fu_2575_p2 mul_50ns_50ns_99_3_0_U11 add_ln616_1_fu_2590_p2 r_exp_1_fu_2604_p2 r_exp_2_fu_2609_p3 icmp_ln628_fu_2275_p2 and_ln628_fu_2616_p2 icmp_ln628_1_fu_2630_p2 or_ln628_fu_2636_p2 icmp_ln645_fu_2642_p2 out_sig_fu_2668_p3 out_exp_fu_2723_p2 or_ln386_3_fu_2740_p2 xor_ln386_1_fu_2744_p2 and_ln342_fu_2750_p2 xor_ln386_2_fu_2755_p2 and_ln386_1_fu_2760_p2 xor_ln342_fu_2765_p2 and_ln342_1_fu_2770_p2 and_ln431_4_fu_2776_p2 and_ln431_5_fu_2781_p2 and_ln438_4_fu_2787_p2 and_ln438_5_fu_2792_p2 and_ln628_1_fu_2798_p2 and_ln629_fu_2803_p2 xor_ln629_fu_2808_p2 and_ln629_1_fu_2813_p2 xor_ln628_fu_2819_p2 and_ln645_fu_2824_p2 and_ln645_1_fu_2829_p2 sparsemux_19_8_64_1_0_U24 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln17_fu_1114_p2 add_ln17_fu_1120_p2 empty_fu_1138_p2 empty_317_fu_1143_p2 lshr_ln24_fu_1202_p2 lshr_ln24_1_fu_1284_p2 add_ln21_97_fu_1229_p2 add_ln21_fu_1239_p2 lshr_ln21_fu_1308_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_1_fu_1335_p2 add_ln21_2_fu_1344_p2 lshr_ln21_1_fu_1384_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_3_fu_1411_p2 add_ln21_4_fu_1420_p2 lshr_ln21_2_fu_1460_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_5_fu_1487_p2 add_ln21_6_fu_1496_p2 lshr_ln21_3_fu_1536_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_7_fu_1563_p2 add_ln21_8_fu_1572_p2 lshr_ln21_4_fu_1612_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_9_fu_1639_p2 add_ln21_10_fu_1648_p2 lshr_ln21_5_fu_1688_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_11_fu_1715_p2 add_ln21_12_fu_1724_p2 lshr_ln21_6_fu_1764_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_13_fu_1791_p2 add_ln21_14_fu_1800_p2 lshr_ln21_7_fu_1840_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_15_fu_1867_p2 add_ln21_16_fu_1876_p2 lshr_ln21_8_fu_1916_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_17_fu_1943_p2 add_ln21_18_fu_1952_p2 lshr_ln21_9_fu_1992_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_19_fu_2019_p2 add_ln21_20_fu_2028_p2 lshr_ln21_10_fu_2068_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_21_fu_2095_p2 add_ln21_22_fu_2104_p2 lshr_ln21_11_fu_2144_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_23_fu_2171_p2 add_ln21_24_fu_2180_p2 lshr_ln21_12_fu_2220_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_25_fu_2247_p2 add_ln21_26_fu_2256_p2 lshr_ln21_13_fu_2296_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_27_fu_2323_p2 add_ln21_28_fu_2332_p2 lshr_ln21_14_fu_2372_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_29_fu_2399_p2 add_ln21_30_fu_2408_p2 lshr_ln21_15_fu_2448_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_31_fu_2475_p2 add_ln21_32_fu_2484_p2 lshr_ln21_16_fu_2524_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_33_fu_2551_p2 add_ln21_34_fu_2560_p2 lshr_ln21_17_fu_2600_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_35_fu_2627_p2 add_ln21_36_fu_2636_p2 lshr_ln21_18_fu_2676_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_37_fu_2703_p2 add_ln21_38_fu_2712_p2 lshr_ln21_19_fu_2752_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_39_fu_2779_p2 add_ln21_40_fu_2788_p2 lshr_ln21_20_fu_2828_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_41_fu_2855_p2 add_ln21_42_fu_2864_p2 lshr_ln21_21_fu_2904_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_43_fu_2931_p2 add_ln21_44_fu_2940_p2 lshr_ln21_22_fu_2980_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_45_fu_3007_p2 add_ln21_46_fu_3016_p2 lshr_ln21_23_fu_3056_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_47_fu_3083_p2 add_ln21_48_fu_3092_p2 lshr_ln21_24_fu_3132_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_49_fu_3159_p2 add_ln21_50_fu_3168_p2 lshr_ln21_25_fu_3208_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_51_fu_3235_p2 add_ln21_52_fu_3244_p2 lshr_ln21_26_fu_3284_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_53_fu_3311_p2 add_ln21_54_fu_3320_p2 lshr_ln21_27_fu_3360_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_55_fu_3387_p2 add_ln21_56_fu_3396_p2 lshr_ln21_28_fu_3436_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_57_fu_3463_p2 add_ln21_58_fu_3472_p2 lshr_ln21_29_fu_3512_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_59_fu_3539_p2 add_ln21_60_fu_3548_p2 lshr_ln21_30_fu_3588_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_61_fu_3615_p2 add_ln21_62_fu_3624_p2 lshr_ln21_31_fu_3664_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_63_fu_3691_p2 add_ln21_64_fu_3700_p2 lshr_ln21_32_fu_3740_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_65_fu_3767_p2 add_ln21_66_fu_3776_p2 lshr_ln21_33_fu_3816_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_67_fu_3843_p2 add_ln21_68_fu_3852_p2 lshr_ln21_34_fu_3892_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_69_fu_3919_p2 add_ln21_70_fu_3928_p2 lshr_ln21_35_fu_3968_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_71_fu_3995_p2 add_ln21_72_fu_4004_p2 lshr_ln21_36_fu_4044_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_73_fu_4071_p2 add_ln21_74_fu_4080_p2 lshr_ln21_37_fu_4120_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_75_fu_4147_p2 add_ln21_76_fu_4156_p2 lshr_ln21_38_fu_4196_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_77_fu_4223_p2 add_ln21_78_fu_4232_p2 lshr_ln21_39_fu_4272_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_79_fu_4299_p2 add_ln21_80_fu_4308_p2 lshr_ln21_40_fu_4348_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_81_fu_4375_p2 add_ln21_82_fu_4384_p2 lshr_ln21_41_fu_4424_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_83_fu_4451_p2 add_ln21_84_fu_4460_p2 lshr_ln21_42_fu_4500_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_85_fu_4527_p2 add_ln21_86_fu_4536_p2 lshr_ln21_43_fu_4576_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_87_fu_4603_p2 add_ln21_88_fu_4612_p2 lshr_ln21_44_fu_4804_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_89_fu_4641_p2 add_ln21_90_fu_4650_p2 lshr_ln21_45_fu_4842_p2 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_91_fu_4679_p2 add_ln21_92_fu_4688_p2 lshr_ln21_46_fu_4880_p2 dexp_64ns_64ns_64_18_full_dsp_1_U66 dmul_64ns_64ns_64_6_max_dsp_1_U64 add_ln21_93_fu_4717_p2 add_ln21_94_fu_4726_p2 lshr_ln21_47_fu_4918_p2 dadd_64ns_64ns_64_6_full_dsp_1_U60 dexp_64ns_64ns_64_18_full_dsp_1_U66 add_ln21_95_fu_4745_p2 add_ln21_96_fu_4754_p2 lshr_ln21_48_fu_4948_p2 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U64 dmul_64ns_64ns_64_6_max_dsp_1_U65 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_6_full_dsp_1_U60 dadd_64ns_64ns_64_6_full_dsp_1_U61 dexp_64ns_64ns_64_18_full_dsp_1_U66 shl_ln24_fu_5007_p2 shl_ln24_2_fu_5013_p2 shl_ln24_3_fu_5021_p2 shl_ln24_4_fu_4991_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ddiv_64ns_64ns_64_31_no_dsp_1_U84 dsqrt_64ns_64ns_64_57_no_dsp_1_U85 dmul_64ns_64ns_64_6_max_dsp_1_U82 dadddsub_64ns_64ns_64_6_full_dsp_1_U81 dsqrt_64ns_64ns_64_57_no_dsp_1_U86 dmul_64ns_64ns_64_6_max_dsp_1_U82 dadddsub_64ns_64ns_64_6_full_dsp_1_U81 dmul_64ns_64ns_64_6_max_dsp_1_U82 dmul_64ns_64ns_64_6_max_dsp_1_U83 dmul_64ns_64ns_64_6_max_dsp_1_U82 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SABR_Pipeline_VITIS_LOOP_12_1</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>7.040</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>271</Best-caseLatency>
                    <Average-caseLatency>271</Average-caseLatency>
                    <Worst-caseLatency>271</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>7.04</Slack>
                        <TripCount>100</TripCount>
                        <Latency>269</Latency>
                        <AbsoluteTimeLatency>2.152 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/steve/thesis-monte-carlo/SABR/test.c:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>C:/Users/steve/thesis-monte-carlo/SABR/test.c:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>657</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>833</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>20</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>20</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_178_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_184_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_208_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_fu_252_p3" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:13" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_214_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_220_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_315_p3" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.014</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>78</Best-caseLatency>
                    <Average-caseLatency>78</Average-caseLatency>
                    <Worst-caseLatency>78</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.624 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.624 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.624 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>79</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>20</AVAIL_BRAM>
                    <UTIL_BRAM>150</UTIL_BRAM>
                    <DSP>85</DSP>
                    <AVAIL_DSP>20</AVAIL_DSP>
                    <UTIL_DSP>425</UTIL_DSP>
                    <FF>14067</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>87</UTIL_FF>
                    <LUT>13220</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>165</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_1323_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="b_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_1922_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_0_fu_1616_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_fu_1329_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln340" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_1_fu_709_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln340_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_1_fu_1335_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln341_fu_1622_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln341" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_p1_fu_1627_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_p1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_n1_fu_1632_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_n1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_1636_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_1_fu_1642_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_inf_fu_1648_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_2_fu_1654_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_NaN_fu_1927_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_3_fu_1340_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_4_fu_714_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_1931_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="x_is_0_fu_1345_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_inf_fu_1660_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln357_fu_1664_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln357_fu_1669_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_neg_fu_1675_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_neg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln372_fu_1935_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln372" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1690_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln373" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln373_fu_1700_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln373_1_fu_1706_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln373_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln373_fu_1712_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln373_fu_1949_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln373_fu_1955_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_0_U22" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_int" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln378_fu_1718_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_fu_1724_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_1_fu_1730_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln378_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_fu_1988_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_fu_1993_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_fu_1999_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_1_fu_2004_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_2_fu_2010_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="y_is_pos_fu_1736_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_pos" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_pinf_fu_1742_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_pinf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_ninf_fu_1748_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_ninf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="x_abs_greater_1_fu_1754_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416" STORAGESUBTYPE="" URAM="0" VARIABLE="x_abs_greater_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln421_fu_2056_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln421" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln422_fu_2061_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln422" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln422_1_fu_2066_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln422_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_fu_1759_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln422" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_52ns_32s_1_1_0_U21" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_odd" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln421_fu_2071_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln421" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_fu_2077_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln422" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_1_fu_2083_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln422_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_0_U23" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_odd_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="r_sign_fu_2116_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424" STORAGESUBTYPE="" URAM="0" VARIABLE="r_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_fu_1777_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_1_fu_1783_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_2_fu_1788_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_3_fu_1794_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_fu_1799_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_1_fu_1805_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_2_fu_1811_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln431_fu_2691_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_fu_1817_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_1_fu_1822_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_2_fu_1828_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_3_fu_1833_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_fu_1839_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_1_fu_1845_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln438_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_2_fu_1851_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln438_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln438_fu_2696_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_1358_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="b_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="b_frac_2_fu_739_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484" STORAGESUBTYPE="" URAM="0" VARIABLE="b_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="b_exp_2_fu_1364_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484" STORAGESUBTYPE="" URAM="0" VARIABLE="b_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_80ns_90_5_0_U6" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494" STORAGESUBTYPE="" URAM="0" VARIABLE="Elog2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_6ns_54_3_0_U12" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln516" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln42_fu_814_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_71ns_4ns_75_5_0_U20" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_73ns_6ns_79_5_0_U13" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_83ns_6ns_89_5_0_U17" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_92ns_6ns_97_5_0_U19" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_87ns_6ns_92_5_0_U18" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_82ns_6ns_87_5_0_U16" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77ns_6ns_82_5_0_U14" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_1509_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_1_fu_1515_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln209_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_4_fu_1480_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln209_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40ns_40ns_79_2_0_U8" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln522" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln522_fu_1573_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln522" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_1908_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_1914_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_78s_54s_131_5_0_U15" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539" STORAGESUBTYPE="" URAM="0" VARIABLE="m_frac_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln545_fu_2024_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln545_fu_2121_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln545_fu_2134_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln545_fu_2139_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_l_fu_2152_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_l" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln546_fu_2245_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln546_fu_2250_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_back_fu_2255_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_back" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln552_fu_2166_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_fu_2041_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln553_fu_2178_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln553_fu_2183_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_1_fu_2188_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_0_in_in_v_v_fu_2195_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_0_in_in_v_v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_0_U25" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_0_U25" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln563_fu_2299_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_1_fu_2305_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln563_fu_2311_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_2319_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_0_U7" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln568" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln574_fu_2341_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln574" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z4_m_1_fu_2416_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z4_m_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_2_0_U9" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_2459_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_fu_2468_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z2P_m_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_3_0_U10" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_2532_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_fu_2541_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z1P_m_1_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_2575_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_99_3_0_U11" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_1_fu_2590_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_2604_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_2609_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln628_fu_2275_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_fu_2616_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_1_fu_2630_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln628_fu_2636_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln645_fu_2642_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_sig_fu_2668_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="out_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_2723_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_3_fu_2740_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_1_fu_2744_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln386_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_fu_2750_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln342" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_2_fu_2755_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln386_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_1_fu_2760_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln386_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln342_fu_2765_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln342" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_1_fu_2770_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln342_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_4_fu_2776_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_5_fu_2781_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_4_fu_2787_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_5_fu_2792_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_1_fu_2798_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_fu_2803_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln629_fu_2808_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_1_fu_2813_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln629_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_2819_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_fu_2824_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_1_fu_2829_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_19_8_64_1_0_U24" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U" SOURCE="" STORAGESIZE="6 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_U" SOURCE="" STORAGESIZE="109 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U" SOURCE="" STORAGESIZE="105 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U" SOURCE="" STORAGESIZE="102 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U" SOURCE="" STORAGESIZE="97 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U" SOURCE="" STORAGESIZE="92 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U" SOURCE="" STORAGESIZE="87 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U" SOURCE="" STORAGESIZE="82 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U" SOURCE="" STORAGESIZE="77 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U" SOURCE="" STORAGESIZE="58 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U" SOURCE="" STORAGESIZE="26 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U" SOURCE="" STORAGESIZE="42 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SABR_Pipeline_VITIS_LOOP_17_2</Name>
            <Loops>
                <VITIS_LOOP_17_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>9.052</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>494601</Best-caseLatency>
                    <Average-caseLatency>494601</Average-caseLatency>
                    <Worst-caseLatency>494601</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.477 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.477 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.477 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>494601</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_2>
                        <Name>VITIS_LOOP_17_2</Name>
                        <Slack>7.04</Slack>
                        <TripCount>100</TripCount>
                        <Latency>494600</Latency>
                        <AbsoluteTimeLatency>4.477 ms</AbsoluteTimeLatency>
                        <IterationLatency>4946</IterationLatency>
                        <PipelineDepth>4946</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_920</Instance>
                        </InstanceList>
                    </VITIS_LOOP_17_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/steve/thesis-monte-carlo/SABR/test.c:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_17_2>
                            <Name>VITIS_LOOP_17_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Users/steve/thesis-monte-carlo/SABR/test.c:17</SourceLocation>
                        </VITIS_LOOP_17_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>20</AVAIL_BRAM>
                    <UTIL_BRAM>150</UTIL_BRAM>
                    <DSP>139</DSP>
                    <AVAIL_DSP>20</AVAIL_DSP>
                    <UTIL_DSP>695</UTIL_DSP>
                    <FF>47034</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>293</UTIL_FF>
                    <LUT>77078</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>963</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln17_fu_1114_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_1120_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1138_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_317_fu_1143_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln24_fu_1202_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln24_1_fu_1284_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_97_fu_1229_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_1239_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_fu_1308_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_1335_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_1344_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_1_fu_1384_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_1411_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_1420_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_2_fu_1460_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_5_fu_1487_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_6_fu_1496_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_3_fu_1536_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_7_fu_1563_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_8_fu_1572_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_4_fu_1612_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_9_fu_1639_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_10_fu_1648_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_5_fu_1688_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_11_fu_1715_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_12_fu_1724_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_6_fu_1764_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_13_fu_1791_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_14_fu_1800_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_7_fu_1840_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_15_fu_1867_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_16_fu_1876_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_8_fu_1916_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_17_fu_1943_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_18_fu_1952_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_9_fu_1992_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_19_fu_2019_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_20_fu_2028_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_10_fu_2068_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_21_fu_2095_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_22_fu_2104_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_11_fu_2144_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_23_fu_2171_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_24_fu_2180_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_12_fu_2220_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_25_fu_2247_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_26_fu_2256_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_13_fu_2296_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_27_fu_2323_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_28_fu_2332_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_14_fu_2372_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_29_fu_2399_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_30_fu_2408_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_15_fu_2448_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_31_fu_2475_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_32_fu_2484_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_16_fu_2524_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_33_fu_2551_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_34_fu_2560_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_17_fu_2600_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_35_fu_2627_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_36_fu_2636_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_18_fu_2676_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_37_fu_2703_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_38_fu_2712_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_19_fu_2752_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_39_fu_2779_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_40_fu_2788_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_20_fu_2828_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_41_fu_2855_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_42_fu_2864_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_21_fu_2904_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_43_fu_2931_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_44_fu_2940_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_22_fu_2980_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_45_fu_3007_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_46_fu_3016_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_23_fu_3056_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_47_fu_3083_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_48_fu_3092_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_24_fu_3132_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_49_fu_3159_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_50_fu_3168_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_25_fu_3208_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_51_fu_3235_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_52_fu_3244_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_26_fu_3284_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_53_fu_3311_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_54_fu_3320_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_27_fu_3360_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_55_fu_3387_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_56_fu_3396_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_28_fu_3436_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_57_fu_3463_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_58_fu_3472_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_29_fu_3512_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_59_fu_3539_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_60_fu_3548_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_30_fu_3588_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_61_fu_3615_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_62_fu_3624_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_31_fu_3664_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_63_fu_3691_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_64_fu_3700_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_32_fu_3740_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_65_fu_3767_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_66_fu_3776_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_33_fu_3816_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_67_fu_3843_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_68_fu_3852_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_34_fu_3892_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_69_fu_3919_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_70_fu_3928_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_35_fu_3968_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_71_fu_3995_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_72_fu_4004_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_36_fu_4044_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_73_fu_4071_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_74_fu_4080_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_37_fu_4120_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_75_fu_4147_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_76_fu_4156_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_38_fu_4196_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_77_fu_4223_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_78_fu_4232_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_39_fu_4272_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_79_fu_4299_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_80_fu_4308_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_40_fu_4348_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_81_fu_4375_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_82_fu_4384_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_41_fu_4424_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_83_fu_4451_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_84_fu_4460_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_42_fu_4500_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_85_fu_4527_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_86_fu_4536_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_43_fu_4576_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_87_fu_4603_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_88_fu_4612_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_44_fu_4804_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_89_fu_4641_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_90_fu_4650_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_45_fu_4842_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_91_fu_4679_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_92_fu_4688_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_46_fu_4880_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_93_fu_4717_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_94_fu_4726_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_47_fu_4918_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add47_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_95_fu_4745_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_96_fu_4754_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln21_48_fu_4948_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln21_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="z1_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U64" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul26_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U60" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="z2_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U61" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add47_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_17_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U66" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_fu_5007_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_2_fu_5013_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln24_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_3_fu_5021_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln24_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_4_fu_4991_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln24_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SABR</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>9.052</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>494961</Best-caseLatency>
                    <Average-caseLatency>494961</Average-caseLatency>
                    <Worst-caseLatency>494961</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.480 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.480 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.480 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>494962</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/steve/thesis-monte-carlo/SABR/test.c:9</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>60</BRAM_18K>
                    <AVAIL_BRAM>20</AVAIL_BRAM>
                    <UTIL_BRAM>300</UTIL_BRAM>
                    <DSP>164</DSP>
                    <AVAIL_DSP>20</AVAIL_DSP>
                    <UTIL_DSP>820</UTIL_DSP>
                    <FF>52065</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>325</UTIL_FF>
                    <LUT>82434</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>1030</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="30" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_31_no_dsp_1_U84" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="deltat" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="56" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_57_no_dsp_1_U85" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U82" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:10" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_6_full_dsp_1_U81" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:10" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="56" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_57_no_dsp_1_U86" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U82" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_6_full_dsp_1_U81" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U82" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:10" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U83" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:10" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U82" SOURCE="C:/Users/steve/thesis-monte-carlo/SABR/test.c:10" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim enable_dataflow_profiling="1" enable_fifo_sizing="1"/>
        <config_csim code_analyzer="1"/>
        <config_export format="xo" output="/User/steve/thesis-monte-carlo/SABR/sabr/output.xo"/>
        <config_unroll tripcount_threshold="5"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="S" index="0" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="S_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="S_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="V" index="1" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="V_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="V_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="S0" index="2" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="S0_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="S0_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="3" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="r_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="r_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sigma_init" index="4" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="sigma_init_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="sigma_init_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alpha" index="5" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="alpha_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="6" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="beta_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rho" index="7" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rho_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="rho_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="T" index="8" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="T_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="T_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="random_increments" index="9" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="random_increments_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="random_increments_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="S_1" access="W" description="Data signal of S" range="32">
                    <fields>
                        <field offset="0" width="32" name="S" access="W" description="Bit 31 to 0 of S"/>
                    </fields>
                </register>
                <register offset="0x14" name="S_2" access="W" description="Data signal of S" range="32">
                    <fields>
                        <field offset="0" width="32" name="S" access="W" description="Bit 63 to 32 of S"/>
                    </fields>
                </register>
                <register offset="0x1c" name="V_1" access="W" description="Data signal of V" range="32">
                    <fields>
                        <field offset="0" width="32" name="V" access="W" description="Bit 31 to 0 of V"/>
                    </fields>
                </register>
                <register offset="0x20" name="V_2" access="W" description="Data signal of V" range="32">
                    <fields>
                        <field offset="0" width="32" name="V" access="W" description="Bit 63 to 32 of V"/>
                    </fields>
                </register>
                <register offset="0x28" name="S0_1" access="W" description="Data signal of S0" range="32">
                    <fields>
                        <field offset="0" width="32" name="S0" access="W" description="Bit 31 to 0 of S0"/>
                    </fields>
                </register>
                <register offset="0x2c" name="S0_2" access="W" description="Data signal of S0" range="32">
                    <fields>
                        <field offset="0" width="32" name="S0" access="W" description="Bit 63 to 32 of S0"/>
                    </fields>
                </register>
                <register offset="0x34" name="r_1" access="W" description="Data signal of r" range="32">
                    <fields>
                        <field offset="0" width="32" name="r" access="W" description="Bit 31 to 0 of r"/>
                    </fields>
                </register>
                <register offset="0x38" name="r_2" access="W" description="Data signal of r" range="32">
                    <fields>
                        <field offset="0" width="32" name="r" access="W" description="Bit 63 to 32 of r"/>
                    </fields>
                </register>
                <register offset="0x40" name="sigma_init_1" access="W" description="Data signal of sigma_init" range="32">
                    <fields>
                        <field offset="0" width="32" name="sigma_init" access="W" description="Bit 31 to 0 of sigma_init"/>
                    </fields>
                </register>
                <register offset="0x44" name="sigma_init_2" access="W" description="Data signal of sigma_init" range="32">
                    <fields>
                        <field offset="0" width="32" name="sigma_init" access="W" description="Bit 63 to 32 of sigma_init"/>
                    </fields>
                </register>
                <register offset="0x4c" name="alpha_1" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x50" name="alpha_2" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 63 to 32 of alpha"/>
                    </fields>
                </register>
                <register offset="0x58" name="beta_1" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x5c" name="beta_2" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 63 to 32 of beta"/>
                    </fields>
                </register>
                <register offset="0x64" name="rho_1" access="W" description="Data signal of rho" range="32">
                    <fields>
                        <field offset="0" width="32" name="rho" access="W" description="Bit 31 to 0 of rho"/>
                    </fields>
                </register>
                <register offset="0x68" name="rho_2" access="W" description="Data signal of rho" range="32">
                    <fields>
                        <field offset="0" width="32" name="rho" access="W" description="Bit 63 to 32 of rho"/>
                    </fields>
                </register>
                <register offset="0x70" name="T_1" access="W" description="Data signal of T" range="32">
                    <fields>
                        <field offset="0" width="32" name="T" access="W" description="Bit 31 to 0 of T"/>
                    </fields>
                </register>
                <register offset="0x74" name="T_2" access="W" description="Data signal of T" range="32">
                    <fields>
                        <field offset="0" width="32" name="T" access="W" description="Bit 63 to 32 of T"/>
                    </fields>
                </register>
                <register offset="0x7c" name="random_increments_1" access="W" description="Data signal of random_increments" range="32">
                    <fields>
                        <field offset="0" width="32" name="random_increments" access="W" description="Bit 31 to 0 of random_increments"/>
                    </fields>
                </register>
                <register offset="0x80" name="random_increments_2" access="W" description="Data signal of random_increments" range="32">
                    <fields>
                        <field offset="0" width="32" name="random_increments" access="W" description="Bit 63 to 32 of random_increments"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="S"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="V"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="S0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="r"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="sigma_init"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="rho"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="T"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="random_increments"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="S"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="S"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="V"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="V"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="random_increments"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="random_increments"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">S_1, 0x10, 32, W, Data signal of S, </column>
                    <column name="s_axi_control">S_2, 0x14, 32, W, Data signal of S, </column>
                    <column name="s_axi_control">V_1, 0x1c, 32, W, Data signal of V, </column>
                    <column name="s_axi_control">V_2, 0x20, 32, W, Data signal of V, </column>
                    <column name="s_axi_control">S0_1, 0x28, 32, W, Data signal of S0, </column>
                    <column name="s_axi_control">S0_2, 0x2c, 32, W, Data signal of S0, </column>
                    <column name="s_axi_control">r_1, 0x34, 32, W, Data signal of r, </column>
                    <column name="s_axi_control">r_2, 0x38, 32, W, Data signal of r, </column>
                    <column name="s_axi_control">sigma_init_1, 0x40, 32, W, Data signal of sigma_init, </column>
                    <column name="s_axi_control">sigma_init_2, 0x44, 32, W, Data signal of sigma_init, </column>
                    <column name="s_axi_control">alpha_1, 0x4c, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">alpha_2, 0x50, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta_1, 0x58, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">beta_2, 0x5c, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">rho_1, 0x64, 32, W, Data signal of rho, </column>
                    <column name="s_axi_control">rho_2, 0x68, 32, W, Data signal of rho, </column>
                    <column name="s_axi_control">T_1, 0x70, 32, W, Data signal of T, </column>
                    <column name="s_axi_control">T_2, 0x74, 32, W, Data signal of T, </column>
                    <column name="s_axi_control">random_increments_1, 0x7c, 32, W, Data signal of random_increments, </column>
                    <column name="s_axi_control">random_increments_2, 0x80, 32, W, Data signal of random_increments, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="S">inout, double*</column>
                    <column name="V">inout, double*</column>
                    <column name="S0">in, double</column>
                    <column name="r">in, double</column>
                    <column name="sigma_init">in, double</column>
                    <column name="alpha">in, double</column>
                    <column name="beta">in, double</column>
                    <column name="rho">in, double</column>
                    <column name="T">in, double</column>
                    <column name="random_increments">inout, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="S">m_axi_gmem, interface, , channel=0</column>
                    <column name="S">s_axi_control, register, offset, name=S_1 offset=0x10 range=32</column>
                    <column name="S">s_axi_control, register, offset, name=S_2 offset=0x14 range=32</column>
                    <column name="V">m_axi_gmem, interface, , channel=0</column>
                    <column name="V">s_axi_control, register, offset, name=V_1 offset=0x1c range=32</column>
                    <column name="V">s_axi_control, register, offset, name=V_2 offset=0x20 range=32</column>
                    <column name="S0">s_axi_control, register, , name=S0_1 offset=0x28 range=32</column>
                    <column name="S0">s_axi_control, register, , name=S0_2 offset=0x2c range=32</column>
                    <column name="r">s_axi_control, register, , name=r_1 offset=0x34 range=32</column>
                    <column name="r">s_axi_control, register, , name=r_2 offset=0x38 range=32</column>
                    <column name="sigma_init">s_axi_control, register, , name=sigma_init_1 offset=0x40 range=32</column>
                    <column name="sigma_init">s_axi_control, register, , name=sigma_init_2 offset=0x44 range=32</column>
                    <column name="alpha">s_axi_control, register, , name=alpha_1 offset=0x4c range=32</column>
                    <column name="alpha">s_axi_control, register, , name=alpha_2 offset=0x50 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta_1 offset=0x58 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta_2 offset=0x5c range=32</column>
                    <column name="rho">s_axi_control, register, , name=rho_1 offset=0x64 range=32</column>
                    <column name="rho">s_axi_control, register, , name=rho_2 offset=0x68 range=32</column>
                    <column name="T">s_axi_control, register, , name=T_1 offset=0x70 range=32</column>
                    <column name="T">s_axi_control, register, , name=T_2 offset=0x74 range=32</column>
                    <column name="random_increments">m_axi_gmem, interface, , channel=0</column>
                    <column name="random_increments">s_axi_control, register, offset, name=random_increments_1 offset=0x7c range=32</column>
                    <column name="random_increments">s_axi_control, register, offset, name=random_increments_2 offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">, C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22, write, Fail, , , , 214-224, Could not burst due to multiple potential writes to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/SABR/test.c:13:14, write, Widened, 25, VITIS_LOOP_12_1, C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22, , </column>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/SABR/test.c:13:14, write, Inferred, 100, VITIS_LOOP_12_1, C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22, , </column>
                    <column name="m_axi_gmem">V, C:/Users/steve/thesis-monte-carlo/SABR/test.c:14:14, write, Widened, 25, VITIS_LOOP_12_1, C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22, , </column>
                    <column name="m_axi_gmem">V, C:/Users/steve/thesis-monte-carlo/SABR/test.c:14:14, write, Inferred, 100, VITIS_LOOP_12_1, C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22, , </column>
                    <column name="m_axi_gmem">random_increments, C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22, read, Widen Fail, , VITIS_LOOP_19_3, C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">random_increments, C:/Users/steve/thesis-monte-carlo/SABR/test.c:21:25, read, Widened, 4900, VITIS_LOOP_19_3, C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26, , </column>
                    <column name="m_axi_gmem">random_increments, C:/Users/steve/thesis-monte-carlo/SABR/test.c:21:25, read, Inferred, 9800, VITIS_LOOP_17_2, C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22, , </column>
                    <column name="m_axi_gmem">random_increments, C:/Users/steve/thesis-monte-carlo/SABR/test.c:22:52, read, Widened, 4900, VITIS_LOOP_19_3, C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26, , </column>
                    <column name="m_axi_gmem">random_increments, C:/Users/steve/thesis-monte-carlo/SABR/test.c:22:52, read, Inferred, 9800, VITIS_LOOP_17_2, C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22, , </column>
                    <column name="m_axi_gmem">V, C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem">V, C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20, read, Fail, , , , 214-231, Access is clobbered by store</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport/>
</profile>

