Test case 551

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0
  bus_in = 552e9983

Mismatched outputs:
  bus_out:
    Verilator=10000011000000000010111001010101
    Iverilog=10000011100110010010111001010101
    CXXRTL=10000011100110010010111001010101
    CXXSLG=10000011100110010010111001010101
    CXXSLG_SV2V=10000011100110010010111001010101
    Xcelium=10000011100110010010111001010101
