#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5566ee4774a0 .scope module, "es9821q_controller_tb" "es9821q_controller_tb" 2 3;
 .timescale -9 -12;
v0x5566ee4b13d0_0 .net "ack_error", 0 0, v0x5566ee464eb0_0;  1 drivers
v0x5566ee4b1490_0 .var "addr", 6 0;
v0x5566ee4b1530_0 .net "busy", 0 0, v0x5566ee4b0420_0;  1 drivers
v0x5566ee4b15d0_0 .var "clk", 0 0;
v0x5566ee4b16a0_0 .var "data", 7 0;
v0x5566ee4b1740_0 .var "reg_addr", 7 0;
v0x5566ee4b1810_0 .var "reset", 0 0;
v0x5566ee4b18e0_0 .net "scl", 0 0, v0x5566ee4b0d90_0;  1 drivers
v0x5566ee4b19b0_0 .net "sda", 0 0, L_0x5566ee4b1b50;  1 drivers
v0x5566ee4b1a80_0 .var "start", 0 0;
S_0x5566ee477630 .scope module, "uut" "i2c_adc_controller" 2 18, 3 1 0, S_0x5566ee4774a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 7 "addr";
    .port_info 4 /INPUT 8 "reg_addr";
    .port_info 5 /INPUT 8 "data";
    .port_info 6 /OUTPUT 1 "scl";
    .port_info 7 /INOUT 1 "sda";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "ack_error";
P_0x5566ee43a670 .param/l "ACK_CHECK" 0 3 18, C4<00101>;
P_0x5566ee43a6b0 .param/l "ADDR" 0 3 17, C4<00010>;
P_0x5566ee43a6f0 .param/l "DATA" 0 3 18, C4<00100>;
P_0x5566ee43a730 .param/l "ENABLE_ADC" 0 3 21, C4<01111>;
P_0x5566ee43a770 .param/l "IDLE" 0 3 17, C4<00000>;
P_0x5566ee43a7b0 .param/l "INIT_REG1" 0 3 19, C4<01000>;
P_0x5566ee43a7f0 .param/l "INIT_REG2" 0 3 19, C4<01001>;
P_0x5566ee43a830 .param/l "INIT_REG3" 0 3 19, C4<01010>;
P_0x5566ee43a870 .param/l "REG_ADDR" 0 3 17, C4<00011>;
P_0x5566ee43a8b0 .param/l "SET_ADC_CLK_DIV2" 0 3 20, C4<01100>;
P_0x5566ee43a8f0 .param/l "SET_SELECT_ADC_NUM" 0 3 20, C4<01101>;
P_0x5566ee43a930 .param/l "SET_SELECT_IADC_NUM" 0 3 20, C4<01110>;
P_0x5566ee43a970 .param/l "SET_SLAVE_MODE" 0 3 19, C4<01011>;
P_0x5566ee43a9b0 .param/l "START" 0 3 17, C4<00001>;
P_0x5566ee43a9f0 .param/l "STOP" 0 3 18, C4<00110>;
P_0x5566ee43aa30 .param/l "WAIT_DELAY" 0 3 18, C4<00111>;
o0x7fced06c6018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5566ee464de0_0 name=_ivl_0
v0x5566ee464eb0_0 .var "ack_error", 0 0;
v0x5566ee463960_0 .net "addr", 6 0, v0x5566ee4b1490_0;  1 drivers
v0x5566ee4b0340_0 .var "bit_cnt", 3 0;
v0x5566ee4b0420_0 .var "busy", 0 0;
v0x5566ee4b0530_0 .net "clk", 0 0, v0x5566ee4b15d0_0;  1 drivers
v0x5566ee4b05f0_0 .var "clk_div_cnt", 8 0;
v0x5566ee4b06d0_0 .var "clk_en", 0 0;
v0x5566ee4b0790_0 .net "data", 7 0, v0x5566ee4b16a0_0;  1 drivers
v0x5566ee4b0870_0 .var "data_reg", 7 0;
v0x5566ee4b0950_0 .var "delay_cnt", 5 0;
v0x5566ee4b0a30_0 .var "next_state", 4 0;
v0x5566ee4b0b10_0 .net "reg_addr", 7 0, v0x5566ee4b1740_0;  1 drivers
v0x5566ee4b0bf0_0 .var "reg_addr_reg", 7 0;
v0x5566ee4b0cd0_0 .net "reset", 0 0, v0x5566ee4b1810_0;  1 drivers
v0x5566ee4b0d90_0 .var "scl", 0 0;
v0x5566ee4b0e50_0 .net "sda", 0 0, L_0x5566ee4b1b50;  alias, 1 drivers
v0x5566ee4b0f10_0 .var "sda_dir", 0 0;
v0x5566ee4b0fd0_0 .var "sda_reg", 0 0;
v0x5566ee4b1090_0 .net "start", 0 0, v0x5566ee4b1a80_0;  1 drivers
v0x5566ee4b1150_0 .var "state", 4 0;
E_0x5566ee473db0/0 .event negedge, v0x5566ee4b0cd0_0;
E_0x5566ee473db0/1 .event posedge, v0x5566ee4b0530_0;
E_0x5566ee473db0 .event/or E_0x5566ee473db0/0, E_0x5566ee473db0/1;
L_0x5566ee4b1b50 .functor MUXZ 1, o0x7fced06c6018, v0x5566ee4b0fd0_0, v0x5566ee4b0f10_0, C4<>;
    .scope S_0x5566ee477630;
T_0 ;
    %wait E_0x5566ee473db0;
    %load/vec4 v0x5566ee4b0cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5566ee4b05f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b06d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5566ee4b05f0_0;
    %pad/u 32;
    %cmpi/e 499, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5566ee4b05f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b06d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5566ee4b05f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5566ee4b05f0_0, 0;
    %load/vec4 v0x5566ee4b06d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b06d0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5566ee477630;
T_1 ;
    %wait E_0x5566ee473db0;
    %load/vec4 v0x5566ee4b0cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee464eb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5566ee4b0340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5566ee4b0950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5566ee4b06d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5566ee4b1150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %jmp T_1.21;
T_1.4 ;
    %load/vec4 v0x5566ee4b1090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee464eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %load/vec4 v0x5566ee4b0b10_0;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %load/vec4 v0x5566ee4b0790_0;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
T_1.23 ;
    %jmp T_1.21;
T_1.5 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.6 ;
    %pushi/vec4 26, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.7 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.8 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 130, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.9 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.10 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.11 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5566ee4b0bf0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x5566ee4b0870_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %load/vec4 v0x5566ee4b0950_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_1.24, 5;
    %load/vec4 v0x5566ee4b0950_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5566ee4b0950_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5566ee4b0950_0, 0;
    %load/vec4 v0x5566ee4b0a30_0;
    %assign/vec4 v0x5566ee4b1150_0, 0;
T_1.25 ;
    %jmp T_1.21;
T_1.15 ;
    %load/vec4 v0x5566ee4b0340_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %load/vec4 v0x5566ee463960_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x5566ee4b0340_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %load/vec4 v0x5566ee4b0340_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5566ee4b0340_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5566ee4b0340_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
T_1.27 ;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %load/vec4 v0x5566ee4b0950_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz  T_1.28, 5;
    %load/vec4 v0x5566ee4b0950_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5566ee4b0950_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v0x5566ee4b0e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5566ee4b0950_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee464eb0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
T_1.31 ;
T_1.29 ;
    %jmp T_1.21;
T_1.17 ;
    %load/vec4 v0x5566ee4b0340_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.32, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %load/vec4 v0x5566ee4b0bf0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5566ee4b0340_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %load/vec4 v0x5566ee4b0340_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5566ee4b0340_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.33;
T_1.32 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5566ee4b0340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
T_1.33 ;
    %jmp T_1.21;
T_1.18 ;
    %load/vec4 v0x5566ee4b0340_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.34, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %load/vec4 v0x5566ee4b0870_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5566ee4b0340_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %load/vec4 v0x5566ee4b0340_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5566ee4b0340_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.35;
T_1.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5566ee4b0340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
T_1.35 ;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566ee4b0f10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5566ee4b0a30_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5566ee4b1150_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5566ee4774a0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5566ee4b15d0_0;
    %inv;
    %store/vec4 v0x5566ee4b15d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5566ee4774a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566ee4b15d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5566ee4b1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566ee4b1a80_0, 0, 1;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5566ee4b1490_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5566ee4b1740_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5566ee4b16a0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566ee4b1810_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5566ee4b1810_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5566ee4b1a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566ee4b1a80_0, 0, 1;
    %delay 1410065408, 2;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5566ee4774a0;
T_4 ;
    %vpi_call 2 60 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5566ee4774a0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "es9821q_controller_tb.v";
    "i2c_adc_controller.v";
