### Uniprocessor Reading List with Checkboxes

#### Processor Core

- [ ] J. E. Smith and A. R. Pleszkun. _Implementing Precise Interrupts in Pipelined Processors_, IEEE Trans. on Computers, May 1988, pp. 562-573.
    
- [ ] Joseph A. Fisher and B. Ramakrishna Rau. _Instruction-Level Parallel Processing_, Science, 13 September 1991, pp. 1233-1241.
    
- [ ] T-Y. Yeh and Y. Patt, _Two-level Adaptive Training Branch Prediction_, Proc. 24th Annual International Symposium on Microarchitecture, November 1991, pp. 51-61.
    
- [ ] Gurindar S. Sohi, Scott E. Breach, and T.N. Vijaykumar, _Multiscalar Processors_, Proc. 22nd Annual Symposium on Computer Architecture, June 1995, pp. 414-425.
    
- [ ] Subbarao Palacharla, Norman P. Jouppi, and J. E. Smith. _Complexity-effective Superscalar Processors_, Proc. 24th Annual International Symposium on Computer Architecture, June 1997, pp. 206-218.
    
- [ ] Andreas Moshovos, Scott E. Breach, T. N. Vijaykumar, Gurindar S. Sohi, _Dynamic Speculation and Synchronization of Data Dependences_. ISCA 1997: 181-193.
    
- [ ] Srikanth T Srinivasan, Ravi Rajwar, Haitham Akkary, Amit Gandhi, Mike Upton, _Continual Flow Pipelines_. ASPLOS 2004.
    

#### Memory

- [ ] Wen-Hann Wang, Jean-Loup Baer, and Henry M. Levy. _Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy_, ISCA 1989.
    
- [ ] Bruce Jacob and Trevor Mudge. _Virtual Memory on Contemporary Processors_, IEEE Micro, vol. 18, no. 4, 1998.
    
- [ ] Vinod Cuppu, Bruce Jacob, Brian Davis, and Trevor Mudge, _A Performance Comparison of Contemporary DRAM Architectures_, ISCA 1999.
    
- [ ] Changkyu Kim, Doug Burger, Stephen W. Keckler, _An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches_, ASPLOS 2002.
    
- [ ] Viji Srinivasan, Davidson, E.S., Tyson, G.S., _A Prefetch Taxonomy_, IEEE Transactions on Computers, vol.53, no.2, Feb 2004.
    

#### ISA/Compilation

- [ ] J. S. Emer and D. W. Clark. _A Characterization of Processor Performance in the VAX-11/780_, ISCA 1984.
    
- [ ] Arvind, Rishiyur S. Nikhil. _Executing a Program on the MIT Tagged-Token Dataflow Architecture_. IEEE Trans. Computers 39(3): 300-318 (1990).
    
- [ ] W. W. Hwu, R. E. Hank, D. M. Gallagher, S. A. Mahlke, D. M. Lavery, G. E. Haab, J. C. Gyllenhaal, and D. I. August. _Compiler Technology for Future Microprocessors_. Proceedings of the IEEE 83(12), December 1995.
    
- [ ] Jerry Huck, Dale Morris, Jonathan Ross, Allan Knies, Hans Mulder, Rumi Zahir. _Introducing the IA-64 Architecture_. IEEE Micro, vol. 20, no. 5, pp. 12-23, Sep./Oct. 2000.
    
- [ ] John Goodacre and Andrew N. Sloss. _Parallelism and the ARM Instruction Set Architecture_. Computer, July 2005.
    

#### Case Studies

- [ ] Richard M. Russell. _The Cray-1 Computer System_, Communications of the ACM, January 1978, pp. 63-72.
    
- [ ] Kenneth C. Yeager. _The MIPS R10000 Superscalar Microprocessor_, IEEE Micro, April 1996, pp. 28-40.
    
- [ ] Timothy J. Slegel, et al. _IBM's S/390 G5 Microprocessor_, IEEE Micro, Mar/Apr 1999, pp. 12-23.
    

#### Recent Trends

- [ ] T. Mudge. _Power: A First Class Design Constraint_. Computer, vol. 34, no. 4, April 2001, pp. 52-57.
    
- [ ] Viji Srinivasan, David Brooks, Michael Gschwind, Pradip Bose, Victor V. Zyuban, Philip N. Strenski, Philip G. Emma. _Optimizing Pipelines for Power and Performance_. MICRO 2002: 333-344.
    
- [ ] Dan Ernst, et al., _A Low-Power Pipeline Based on Circuit-Level Timing Speculation_, MICRO 2003.
    
- [ ] Shubhendu S. Mukherjee, Christoper Weaver, Joel Emer, Steven K. Reinhardt, and Todd Austin. _Measuring Architectural Vulnerability Factors_, Top Picks of 2003 in IEEE Micro, Nov/Dec 2003.
    
- [ ] D. Burger, et al. _Scaling to the End of Silicon with EDGE Architectures_. IEEE Computer 2004. Volume: 37, Issue: 7.
    
- [ ] Shekhar Y. Borkar. _Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation_. IEEE Micro 25(6): 10-16 (2005).
    
- [ ] Gabriel H. Loh, Yuan Xie, Bryan Black. _Processor Design in Three-Dimensional Die-Stacking Technologies_. IEEE Micro, vol. 27(3), pp. 31-48, May-June, 2007.
    
- [ ] Taeho Kgil, David Roberts, Trevor Mudge. _Improving NAND Flash Based Disk Caches_. ISCA 2008.
      


### Multiprocessor Reading List with Checkboxes

#### Programming Models & Methods

- [ ] W. Daniel Hillis and Guy L. Steele. _Data Parallel Algorithms_, Communications of the ACM, December 1986, pp. 1170-1183.
    
- [ ] John M. Mellor-Crummey, Michael L. Scott. _Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors_, ACM Trans. Comput. Syst. 9(1): 21-65 (1991).
    
- [ ] Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, Anoop Gupta. _The SPLASH-2 Programs: Characterization and Methodological Considerations_, ISCA 1995: 24-36.
    
- [ ] Leonardo Dagum and Ramesh Menon. _OpenMP: An Industry Standard API for Shared Memory Programming_, IEEE Computational Science and Engineering, Jan-Mar, 1998.
    
- [ ] A.R. Alameldeen and D.A. Wood. _Variability in Architectural Simulations of Multi-threaded Workloads_, HPCA 2003.
    

#### Memory Coherence & Consistency

- [ ] L. Lamport. _How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs_, IEEE Transactions on Computers, vol. 28, no. 9, pp. 241-248, Sept. 1979.
    
- [ ] Anoop Gupta, Wolf-Dietrich Weber. _Cache Invalidation Patterns in Shared-Memory Multiprocessors_, IEEE Trans. Computers 41(7): 794-810 (1992).
    
- [ ] Sarita V. Adve and Kourosh Gharachorloo. _Shared Memory Consistency Models: A Tutorial_, IEEE Computer, December 1996, pp. 66-76.
    
- [ ] Michael Zhang, Krste Asanovic. _Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors_, ISCA 2005: 336-345.
    
- [ ] Milo M. K. Martin, Mark D. Hill, and David A. Wood. _Token Coherence: Decoupling Performance and Correctness_, International Symposium on Computer Architecture (ISCA), June 2003.
    

#### Case Studies

- [ ] Steven L. Scott. _Synchronization and Communication in the T3E Multiprocessor_, Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996, pp. 26-36.
    
- [ ] James Laudon, Daniel Lenoski. _The SGI Origin: A ccNUMA Highly Scalable Server_, ISCA 1997: 241-251.
    
- [ ] Erik Hagersten and Michael Koster. _WildFire: A Scalable Path for SMPs_, Proc. 5th IEEE Symposium on High-Performance Computer Architecture, January 1999, 172-181.
    
- [ ] Luiz Andre Barroso, Kourosh Gharachorloo, Robert McNamara, Andreas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, and Ben Verghese. _Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing_, Proc. International Symposium on Computer Architecture, June 2000, pp. 282-293.
    
- [ ] Poonacha Kongetira, Kathirgamar Aingaran, Kunle Olukotun. _Niagara: A 32-Way Multithreaded Sparc Processor_, IEEE Micro, vol. 25, no. 2, pp. 21-29, Mar./Apr. 2005.
    
- [ ] Erik Lindholm, John Nickolls, Stuart Oberman, and John Montrym. _NVIDIA TESLA: A Unified Graphics and Computing Architecture_, IEEE Micro Volume 28, Issue 2, March-April 2008, Pages: 39-55.
    

#### Interconnection Network

- [ ] Charles E. Leiserson, et al. _The Network Architecture of the Connection Machine CM-5_, Proc. ACM Symposium on Parallel Algorithms and Architectures, June 1992, pp. 272-295.
    
- [ ] Dally and Towles. _Route Packets, Not Wires: On-Chip Interconnection Networks_, DAC 2001.
    
- [ ] Shubhendu S. Mukherjee, Peter Bannon, Steven Lang, Aaron Spink, David Webb. _The Alpha 21364 Network Architecture_, IEEE Micro, vol. 22, no. 1, pp. 26-35, Jan./Feb. 2002.
    
- [ ] John Kim, James Balfour, and William J Dally. _Flattened Butterfly Topology for On-Chip Networks_, MICRO 40: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, 2007.
    

#### Recent Trends

- [ ] J. Gregory Steffan, Christopher B. Colohan, Antonia Zhai, and Todd C. Mowry. _A Scalable Approach to Thread-Level Speculation_, In Proceedings of the 27th Annual International Symposium on Computer Architecture, June 2000.
    
- [ ] Ravi Rajwar, James R. Goodman. _Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution_, MICRO 2001: 294-305.
    
- [ ] Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill and David A. Wood. _LogTM: Log-Based Transactional Memory_, HPCA 2006.
    
- [ ] Thomas F. Wenisch, Anastassia Ailamaki, Babak Falsafi, Andreas Moshovos. _Mechanisms for Store-Wait-Free Multiprocessors_, ISCA 2007: 266-277.
    

#### Miscellaneous

- [ ] Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, and Rebecca L. Stamm. _Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor_, Proc. 23rd Annual International Symposium on Computer Architecture, May 1996, pp. 191-202.
    
- [ ] Mark D. Hill, Michael R. Marty. _Amdahl's Law in the Multicore Era_, Computer, vol. 41, no. 7, pp. 33-38, July 2008.


### Textbook Reading List with Checkboxes

- [ ] John L. Hennessy and David A. Patterson. _Computer Organization and Design: The Hardware and Software Interface, Morgan Kaufmann Publishers_. 3rd edition: Chapter 1-7; Appendix B and C
    
- [ ] John L. Hennessy and David A. Patterson. _Computer Organization and Design: The Hardware and Software Interface, Morgan Kaufmann Publishers_. 4th edition: Chapter 1-4; Appendix C and D
    
- [ ] John L. Hennessy and David A. Patterson. _Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers_. 4th Edition. Chapter 1, 2, 3, 4, 5; Appendix A, B, E, F

