Analysis & Synthesis report for vga_fft
Wed Aug 02 20:36:13 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |vga_fft|cepin:inst15|flag
 12. State Machine - |vga_fft|cepin:inst15|status
 13. State Machine - |vga_fft|ad_ctrl:inst1|state
 14. State Machine - |vga_fft|ad_ctrl:inst1|next_state
 15. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|fft_s1_cur
 16. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|fft_s2_cur
 17. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet
 18. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet
 19. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state
 20. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state
 21. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state
 22. State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state
 23. Registers Protected by Synthesis
 24. User-Specified and Inferred Latches
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for fifo:inst|dcfifo:dcfifo_component
 31. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated
 32. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_nh6:rdptr_g1p
 33. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_jvb:wrptr_g1p
 34. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram
 35. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp
 36. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp|dffpipe_b09:dffpipe8
 37. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_hv7:ws_dgrp
 38. Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_hv7:ws_dgrp|dffpipe_b09:dffpipe10
 39. Source assignments for vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component|altsyncram_mhf1:auto_generated
 40. Source assignments for vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component|altsyncram_tcf1:auto_generated
 41. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:a_delay
 42. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 43. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 44. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 45. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 46. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 47. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 48. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 49. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 50. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 51. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 52. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 53. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 54. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 55. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 56. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 57. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 58. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 59. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 60. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 61. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 62. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 63. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 64. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 65. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 66. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 67. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 68. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 69. Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 70. Source assignments for ram:inst10|altsyncram:altsyncram_component|altsyncram_mut1:auto_generated
 71. Parameter Settings for User Entity Instance: fifo:inst|dcfifo:dcfifo_component
 72. Parameter Settings for User Entity Instance: FIFO_clk:inst8
 73. Parameter Settings for User Entity Instance: pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i
 74. Parameter Settings for User Entity Instance: vgadrive:inst12
 75. Parameter Settings for User Entity Instance: vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: rom_control:inst2|mult:U1|altsquare:altsquare_component
 78. Parameter Settings for User Entity Instance: rom_control:inst2|mult:U2|altsquare:altsquare_component
 79. Parameter Settings for User Entity Instance: rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component
 80. Parameter Settings for User Entity Instance: ram:inst10|altsyncram:altsyncram_component
 81. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 82. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod0
 83. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod1
 84. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod2
 85. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod3
 86. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod4
 87. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div11
 88. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod15
 89. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod16
 90. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div10
 91. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod14
 92. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div9
 93. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod13
 94. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div7
 95. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod11
 96. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div8
 97. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod12
 98. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div6
 99. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod10
100. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div0
101. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div5
102. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod9
103. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div4
104. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod8
105. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div2
106. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod6
107. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div3
108. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod7
109. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div1
110. Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod5
111. dcfifo Parameter Settings by Entity Instance
112. altsyncram Parameter Settings by Entity Instance
113. Port Connectivity Checks: "rom_control:inst2|qurt:U3"
114. Port Connectivity Checks: "vga_control:inst11|bin_to_bcd_1:U11"
115. SignalTap II Logic Analyzer Settings
116. Elapsed Time Per Partition
117. Connections to In-System Debugging Instance "auto_signaltap_0"
118. Analysis & Synthesis Messages
119. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Aug 02 20:36:12 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; vga_fft                                     ;
; Top-level Entity Name           ; vga_fft                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3848                                        ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 261,312                                     ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_fft            ; vga_fft            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+---------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                              ; Library ;
+---------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; fft_ip.v                                                      ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip.v                                                      ;         ;
; ../RTL/vga_fft.bdf                                            ; yes             ; User Block Diagram/Schematic File      ; E:/Electronic-competition/2015/Pro3-fft/RTL/vga_fft.bdf                                                   ;         ;
; ../RTL/ad_ctrl.v                                              ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/RTL/ad_ctrl.v                                                     ;         ;
; ../RTL/FIFO_clk.v                                             ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/RTL/FIFO_clk.v                                                    ;         ;
; ../RTL/rom_control.v                                          ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/RTL/rom_control.v                                                 ;         ;
; ../RTL/cepin.v                                                ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/RTL/cepin.v                                                       ;         ;
; ../RTL/vga_control.v                                          ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/RTL/vga_control.v                                                 ;         ;
; ../RTL/vgadrive.v                                             ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/RTL/vgadrive.v                                                    ;         ;
; pll.v                                                         ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/pll.v                                                         ; pll     ;
; pll/pll_0002.v                                                ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/Pro/pll/pll_0002.v                                                ; pll     ;
; fifo.v                                                        ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/fifo.v                                                        ;         ;
; fft-library/fft_pack_fft_131.vhd                              ; yes             ; Encrypted User VHDL File               ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/fft_pack_fft_131.vhd                              ;         ;
; fft-library/auk_dspip_math_pkg_fft_131.vhd                    ; yes             ; Encrypted User VHDL File               ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/auk_dspip_math_pkg_fft_131.vhd                    ;         ;
; fft-library/auk_dspip_lib_pkg_fft_131.vhd                     ; yes             ; Encrypted User VHDL File               ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/auk_dspip_lib_pkg_fft_131.vhd                     ;         ;
; fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd     ; yes             ; Encrypted User VHDL File               ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd     ;         ;
; fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd       ; yes             ; Encrypted User VHDL File               ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd       ;         ;
; fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd ; yes             ; Encrypted User VHDL File               ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd ;         ;
; ram.v                                                         ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/ram.v                                                         ;         ;
; bin_to_bcd_1.v                                                ; yes             ; User Verilog HDL File                  ; E:/Electronic-competition/2015/Pro3-fft/Pro/bin_to_bcd_1.v                                                ;         ;
; mult.v                                                        ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/mult.v                                                        ;         ;
; display_rom.v                                                 ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/display_rom.v                                                 ;         ;
; rom_title.v                                                   ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/rom_title.v                                                   ;         ;
; qurt.v                                                        ; yes             ; User Wizard-Generated File             ; E:/Electronic-competition/2015/Pro3-fft/Pro/qurt.v                                                        ;         ;
; asj_fft_si_sose_so_b_fft_131.vhd                              ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_si_sose_so_b_fft_131.vhd                  ;         ;
; scfifo.tdf                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                 ;         ;
; a_regfifo.inc                                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                              ;         ;
; a_dpfifo.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;         ;
; a_i2fifo.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;         ;
; a_fffifo.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                               ;         ;
; a_f2fifo.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;         ;
; aglobal131.inc                                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                             ;         ;
; db/scfifo_fkn1.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/scfifo_fkn1.tdf                                            ;         ;
; db/a_dpfifo_8ve1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/a_dpfifo_8ve1.tdf                                          ;         ;
; db/altsyncram_e3m1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_e3m1.tdf                                        ;         ;
; db/cmpr_2l8.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cmpr_2l8.tdf                                               ;         ;
; db/cntr_fgb.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cntr_fgb.tdf                                               ;         ;
; db/cntr_sg7.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cntr_sg7.tdf                                               ;         ;
; db/cntr_ggb.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cntr_ggb.tdf                                               ;         ;
; asj_fft_m_k_counter_fft_131.vhd                               ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_m_k_counter_fft_131.vhd                   ;         ;
; asj_fft_tdl_bit_rst_fft_131.vhd                               ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd                   ;         ;
; asj_fft_in_write_sgl_fft_131.vhd                              ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_in_write_sgl_fft_131.vhd                  ;         ;
; asj_fft_unbburst_sose_ctrl_fft_131.vhd                        ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_unbburst_sose_ctrl_fft_131.vhd            ;         ;
; asj_fft_1dp_ram_fft_131.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_1dp_ram_fft_131.vhd                       ;         ;
; asj_fft_data_ram_fft_131.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_data_ram_fft_131.vhd                      ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_o354.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_o354.tdf                                        ;         ;
; asj_fft_dataadgen_fft_131.vhd                                 ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_dataadgen_fft_131.vhd                     ;         ;
; asj_fft_tdl_fft_131.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_tdl_fft_131.vhd                           ;         ;
; asj_fft_dft_bfp_sgl_fft_131.vhd                               ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_dft_bfp_sgl_fft_131.vhd                   ;         ;
; asj_fft_pround_fft_131.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_pround_fft_131.vhd                        ;         ;
; lpm_add_sub.tdf                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;         ;
; addcore.inc                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                ;         ;
; look_add.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                               ;         ;
; bypassff.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; alt_stratix_add_sub.inc                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;         ;
; db/add_sub_6gj.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_6gj.tdf                                            ;         ;
; asj_fft_bfp_o_fft_131.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_bfp_o_fft_131.vhd                         ;         ;
; asj_fft_tdl_bit_fft_131.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_tdl_bit_fft_131.vhd                       ;         ;
; asj_fft_bfp_i_fft_131.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_bfp_i_fft_131.vhd                         ;         ;
; apn_fft_cmult_cpx2_fft_131.vhd                                ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/apn_fft_cmult_cpx2_fft_131.vhd                    ;         ;
; apn_fft_mult_cpx_fft_131.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/apn_fft_mult_cpx_fft_131.vhd                      ;         ;
; db/add_sub_5gj.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_5gj.tdf                                            ;         ;
; asj_fft_bfp_ctrl_fft_131.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_bfp_ctrl_fft_131.vhd                      ;         ;
; asj_fft_twadsogen_fft_131.vhd                                 ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_twadsogen_fft_131.vhd                     ;         ;
; asj_fft_3tdp_rom_fft_131.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_3tdp_rom_fft_131.vhd                      ;         ;
; asj_fft_twid_rom_tdp_fft_131.vhd                              ; yes             ; Encrypted Auto-Found VHDL File         ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_twid_rom_tdp_fft_131.vhd                  ;         ;
; db/altsyncram_3ud2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_3ud2.tdf                                        ;         ;
; fft_ip_1n2048sin.hex                                          ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip_1n2048sin.hex                                          ;         ;
; db/altsyncram_4ud2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_4ud2.tdf                                        ;         ;
; fft_ip_2n2048sin.hex                                          ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip_2n2048sin.hex                                          ;         ;
; db/altsyncram_5ud2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_5ud2.tdf                                        ;         ;
; fft_ip_3n2048sin.hex                                          ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip_3n2048sin.hex                                          ;         ;
; db/altsyncram_utd2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_utd2.tdf                                        ;         ;
; fft_ip_1n2048cos.hex                                          ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip_1n2048cos.hex                                          ;         ;
; db/altsyncram_vtd2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_vtd2.tdf                                        ;         ;
; fft_ip_2n2048cos.hex                                          ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip_2n2048cos.hex                                          ;         ;
; db/altsyncram_0ud2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_0ud2.tdf                                        ;         ;
; fft_ip_3n2048cos.hex                                          ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip_3n2048cos.hex                                          ;         ;
; dcfifo.tdf                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                                 ;         ;
; lpm_counter.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;         ;
; lpm_add_sub.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; a_graycounter.inc                                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                                          ;         ;
; a_fefifo.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                               ;         ;
; a_gray2bin.inc                                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                             ;         ;
; dffpipe.inc                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                ;         ;
; alt_sync_fifo.inc                                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                          ;         ;
; lpm_compare.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;         ;
; altsyncram_fifo.inc                                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                        ;         ;
; db/dcfifo_ffq1.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/dcfifo_ffq1.tdf                                            ;         ;
; db/a_graycounter_nh6.tdf                                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/a_graycounter_nh6.tdf                                      ;         ;
; db/a_graycounter_jvb.tdf                                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/a_graycounter_jvb.tdf                                      ;         ;
; db/altsyncram_9691.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_9691.tdf                                        ;         ;
; db/alt_synch_pipe_0r7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_synch_pipe_0r7.tdf                                     ;         ;
; db/dffpipe_b09.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/dffpipe_b09.tdf                                            ;         ;
; db/alt_synch_pipe_hv7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_synch_pipe_hv7.tdf                                     ;         ;
; db/cmpr_uu5.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cmpr_uu5.tdf                                               ;         ;
; db/mux_5r7.tdf                                                ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/mux_5r7.tdf                                                ;         ;
; altera_pll.v                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v                                               ;         ;
; db/altsyncram_mhf1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_mhf1.tdf                                        ;         ;
; number.mif                                                    ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/number.mif                                                    ;         ;
; db/altsyncram_tcf1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_tcf1.tdf                                        ;         ;
; title.mif                                                     ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic-competition/2015/Pro3-fft/Pro/title.mif                                                     ;         ;
; altsquare.tdf                                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsquare.tdf                                              ;         ;
; db/altsquare_kvd.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsquare_kvd.tdf                                          ;         ;
; altsqrt.tdf                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf                                                ;         ;
; db/add_sub_ejc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_ejc.tdf                                            ;         ;
; db/add_sub_djc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_djc.tdf                                            ;         ;
; db/add_sub_cjc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_cjc.tdf                                            ;         ;
; db/add_sub_bjc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_bjc.tdf                                            ;         ;
; db/add_sub_ajc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_ajc.tdf                                            ;         ;
; db/add_sub_9jc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_9jc.tdf                                            ;         ;
; db/add_sub_1ic.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_1ic.tdf                                            ;         ;
; db/add_sub_0ic.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_0ic.tdf                                            ;         ;
; db/add_sub_vhc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_vhc.tdf                                            ;         ;
; db/add_sub_uhc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_uhc.tdf                                            ;         ;
; db/add_sub_thc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_thc.tdf                                            ;         ;
; db/add_sub_shc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_shc.tdf                                            ;         ;
; db/add_sub_qhc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/add_sub_qhc.tdf                                            ;         ;
; dffpipe.tdf                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.tdf                                                ;         ;
; db/altsyncram_mut1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_mut1.tdf                                        ;         ;
; pzdyqx.vhd                                                    ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                 ;         ;
; sld_signaltap.vhd                                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;         ;
; sld_signaltap_impl.vhd                                        ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;         ;
; sld_ela_control.vhd                                           ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;         ;
; lpm_shiftreg.tdf                                              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;         ;
; lpm_constant.inc                                              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;         ;
; dffeea.inc                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                 ;         ;
; sld_mbpmg.vhd                                                 ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;         ;
; sld_ela_trigger_flow_mgr.vhd                                  ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;         ;
; sld_buffer_manager.vhd                                        ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;         ;
; db/altsyncram_s784.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/altsyncram_s784.tdf                                        ;         ;
; altdpram.tdf                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                               ;         ;
; memmodes.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                             ;         ;
; a_hdffe.inc                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                                ;         ;
; alt_le_rden_reg.inc                                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;         ;
; altsyncram.inc                                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                             ;         ;
; lpm_mux.tdf                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;         ;
; muxlut.inc                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                 ;         ;
; db/mux_dlc.tdf                                                ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/mux_dlc.tdf                                                ;         ;
; lpm_decode.tdf                                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;         ;
; declut.inc                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                 ;         ;
; db/decode_vnf.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/decode_vnf.tdf                                             ;         ;
; lpm_counter.tdf                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;         ;
; cmpconst.inc                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                               ;         ;
; alt_counter_stratix.inc                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;         ;
; db/cntr_79i.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cntr_79i.tdf                                               ;         ;
; db/cmpr_e9c.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cmpr_e9c.tdf                                               ;         ;
; db/cntr_22j.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cntr_22j.tdf                                               ;         ;
; db/cntr_09i.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cntr_09i.tdf                                               ;         ;
; db/cmpr_d9c.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cmpr_d9c.tdf                                               ;         ;
; db/cntr_kri.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cntr_kri.tdf                                               ;         ;
; db/cmpr_99c.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/cmpr_99c.tdf                                               ;         ;
; sld_rom_sr.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;         ;
; sld_hub.vhd                                                   ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ;         ;
; sld_jtag_hub.vhd                                              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;         ;
; lpm_divide.tdf                                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc                                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; db/lpm_divide_k3m.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_k3m.tdf                                         ;         ;
; db/sign_div_unsign_nlh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_nlh.tdf                                    ;         ;
; db/alt_u_div_kve.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_kve.tdf                                          ;         ;
; db/lpm_divide_j3m.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_j3m.tdf                                         ;         ;
; db/sign_div_unsign_mlh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_mlh.tdf                                    ;         ;
; db/alt_u_div_ive.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_ive.tdf                                          ;         ;
; db/lpm_divide_f3m.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_f3m.tdf                                         ;         ;
; db/sign_div_unsign_ilh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_ilh.tdf                                    ;         ;
; db/alt_u_div_ave.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_ave.tdf                                          ;         ;
; db/lpm_divide_fbm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_fbm.tdf                                         ;         ;
; db/sign_div_unsign_llh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_llh.tdf                                    ;         ;
; db/alt_u_div_gve.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_gve.tdf                                          ;         ;
; db/lpm_divide_i3m.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_i3m.tdf                                         ;         ;
; db/lpm_divide_ibm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_ibm.tdf                                         ;         ;
; db/sign_div_unsign_olh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_olh.tdf                                    ;         ;
; db/alt_u_div_mve.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_mve.tdf                                          ;         ;
; db/lpm_divide_scm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_scm.tdf                                         ;         ;
; db/sign_div_unsign_2nh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_2nh.tdf                                    ;         ;
; db/alt_u_div_a2f.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_a2f.tdf                                          ;         ;
; db/lpm_divide_3dm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_3dm.tdf                                         ;         ;
; db/sign_div_unsign_9nh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_9nh.tdf                                    ;         ;
; db/alt_u_div_o2f.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_o2f.tdf                                          ;         ;
; db/lpm_divide_0dm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_0dm.tdf                                         ;         ;
; db/sign_div_unsign_6nh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_6nh.tdf                                    ;         ;
; db/alt_u_div_i2f.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_i2f.tdf                                          ;         ;
; db/lpm_divide_tcm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/lpm_divide_tcm.tdf                                         ;         ;
; db/sign_div_unsign_3nh.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/sign_div_unsign_3nh.tdf                                    ;         ;
; db/alt_u_div_c2f.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic-competition/2015/Pro3-fft/Pro/db/alt_u_div_c2f.tdf                                          ;         ;
+---------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 4800      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 7888      ;
;     -- 7 input functions                    ; 26        ;
;     -- 6 input functions                    ; 635       ;
;     -- 5 input functions                    ; 523       ;
;     -- 4 input functions                    ; 1252      ;
;     -- <=3 input functions                  ; 5452      ;
;                                             ;           ;
; Dedicated logic registers                   ; 3848      ;
;                                             ;           ;
; I/O pins                                    ; 45        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 261312    ;
; Total DSP Blocks                            ; 6         ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3928      ;
; Total fan-out                               ; 47250     ;
; Average fan-out                             ; 3.76      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_fft                                                                                                ; 7888 (1)          ; 3848 (0)     ; 261312            ; 6          ; 45   ; 0            ; |vga_fft                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |FIFO_clk:inst8|                                                                                     ; 26 (26)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|FIFO_clk:inst8                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |ad_ctrl:inst1|                                                                                      ; 28 (28)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|ad_ctrl:inst1                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |cepin:inst15|                                                                                       ; 249 (249)         ; 123 (123)    ; 0                 ; 2          ; 0    ; 0            ; |vga_fft|cepin:inst15                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |fft_ip:inst3|                                                                                       ; 850 (25)          ; 2337 (0)     ; 80064             ; 4          ; 0    ; 0            ; |vga_fft|fft_ip:inst3                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|                                  ; 825 (114)         ; 2337 (291)   ; 80064             ; 4          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst                                                                                                                                                                                                                                                          ; work         ;
;          |asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|                                           ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x                                                                                                                                                                                                       ; work         ;
;             |asj_fft_data_ram_fft_131:dat_A|                                                            ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A                                                                                                                                                                        ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                               ; work         ;
;                   |altsyncram_o354:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_o354:auto_generated                                                                                                ; work         ;
;          |asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|                                           ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y                                                                                                                                                                                                       ; work         ;
;             |asj_fft_data_ram_fft_131:dat_A|                                                            ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|asj_fft_data_ram_fft_131:dat_A                                                                                                                                                                        ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                               ; work         ;
;                   |altsyncram_o354:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_o354:auto_generated                                                                                                ; work         ;
;          |asj_fft_3tdp_rom_fft_131:\gen_de:twrom|                                                       ; 0 (0)             ; 0 (0)        ; 30720             ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom                                                                                                                                                                                                                   ; work         ;
;             |asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|                                             ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;                   |altsyncram_utd2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_utd2:auto_generated                                                                                                      ; work         ;
;             |asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|                                             ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;                   |altsyncram_vtd2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_vtd2:auto_generated                                                                                                      ; work         ;
;             |asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|                                             ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;                   |altsyncram_0ud2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_0ud2:auto_generated                                                                                                      ; work         ;
;             |asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|                                             ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;                   |altsyncram_3ud2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_3ud2:auto_generated                                                                                                      ; work         ;
;             |asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|                                             ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;                   |altsyncram_4ud2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_4ud2:auto_generated                                                                                                      ; work         ;
;             |asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|                                             ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;                   |altsyncram_5ud2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 5120              ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_5ud2:auto_generated                                                                                                      ; work         ;
;          |asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|                                                        ; 27 (27)           ; 30 (15)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc                                                                                                                                                                                                                    ; work         ;
;             |asj_fft_tdl_bit_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass_2|                          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|asj_fft_tdl_bit_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass_2                                                                                                                                                   ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass|                        ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass                                                                                                                                                 ; work         ;
;          |asj_fft_dataadgen_fft_131:rd_adgen|                                                           ; 39 (39)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen                                                                                                                                                                                                                       ; work         ;
;          |asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|                                                 ; 232 (95)          ; 676 (355)    ; 0                 ; 2          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x                                                                                                                                                                                                             ; work         ;
;             |apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|                                                   ; 46 (0)            ; 248 (44)     ; 0                 ; 2          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1                                                                                                                                                                     ; work         ;
;                |apn_fft_mult_cpx_fft_131:\gen_infr_4cpx:calc_mult_4cpx|                                 ; 0 (0)             ; 132 (132)    ; 0                 ; 2          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|apn_fft_mult_cpx_fft_131:\gen_infr_4cpx:calc_mult_4cpx                                                                                                              ; work         ;
;                |asj_fft_pround_fft_131:u0|                                                              ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0                                                                                                                                           ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                     ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                           ; work         ;
;                      |add_sub_5gj:auto_generated|                                                       ; 23 (23)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated                                                                ; work         ;
;                |asj_fft_pround_fft_131:u1|                                                              ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1                                                                                                                                           ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                     ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                           ; work         ;
;                      |add_sub_5gj:auto_generated|                                                       ; 23 (23)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated                                                                ; work         ;
;                |asj_fft_tdl_fft_131:imag_delay|                                                         ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:imag_delay                                                                                                                                      ; work         ;
;                |asj_fft_tdl_fft_131:real_delay|                                                         ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:real_delay                                                                                                                                      ; work         ;
;             |asj_fft_bfp_i_fft_131:bfp_scale|                                                           ; 32 (32)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_i_fft_131:bfp_scale                                                                                                                                                                             ; work         ;
;             |asj_fft_bfp_o_fft_131:bfp_detect|                                                          ; 29 (29)           ; 25 (22)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect                                                                                                                                                                            ; work         ;
;                |asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|              ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3                                                                                                  ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u0|                                                   ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                        ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                     ; work         ;
;                   |add_sub_6gj:auto_generated|                                                          ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                                          ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u1|                                                   ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u1                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                        ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                     ; work         ;
;                   |add_sub_6gj:auto_generated|                                                          ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                                          ; work         ;
;          |asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|                                                 ; 219 (96)          ; 646 (328)    ; 0                 ; 2          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y                                                                                                                                                                                                             ; work         ;
;             |apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|                                                   ; 46 (0)            ; 248 (44)     ; 0                 ; 2          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1                                                                                                                                                                     ; work         ;
;                |apn_fft_mult_cpx_fft_131:\gen_infr_4cpx:calc_mult_4cpx|                                 ; 0 (0)             ; 132 (132)    ; 0                 ; 2          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|apn_fft_mult_cpx_fft_131:\gen_infr_4cpx:calc_mult_4cpx                                                                                                              ; work         ;
;                |asj_fft_pround_fft_131:u0|                                                              ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0                                                                                                                                           ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                     ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                           ; work         ;
;                      |add_sub_5gj:auto_generated|                                                       ; 23 (23)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated                                                                ; work         ;
;                |asj_fft_pround_fft_131:u1|                                                              ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1                                                                                                                                           ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                     ; 23 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                           ; work         ;
;                      |add_sub_5gj:auto_generated|                                                       ; 23 (23)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated                                                                ; work         ;
;                |asj_fft_tdl_fft_131:imag_delay|                                                         ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:imag_delay                                                                                                                                      ; work         ;
;                |asj_fft_tdl_fft_131:real_delay|                                                         ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:real_delay                                                                                                                                      ; work         ;
;             |asj_fft_bfp_i_fft_131:bfp_scale|                                                           ; 30 (30)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_i_fft_131:bfp_scale                                                                                                                                                                             ; work         ;
;             |asj_fft_bfp_o_fft_131:bfp_detect|                                                          ; 17 (17)           ; 22 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect                                                                                                                                                                            ; work         ;
;                |asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|               ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass                                                                                                   ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u0|                                                   ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u0                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                        ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                     ; work         ;
;                   |add_sub_6gj:auto_generated|                                                          ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                                          ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u1|                                                   ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u1                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                        ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                     ; work         ;
;                   |add_sub_6gj:auto_generated|                                                          ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                                          ; work         ;
;          |asj_fft_in_write_sgl_fft_131:writer|                                                          ; 19 (19)           ; 60 (59)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer                                                                                                                                                                                                                      ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_soe:delay_swd|                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|asj_fft_tdl_bit_rst_fft_131:\gen_soe:delay_swd                                                                                                                                                                       ; work         ;
;          |asj_fft_m_k_counter_fft_131:ctrl|                                                             ; 38 (38)           ; 36 (36)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl                                                                                                                                                                                                                         ; work         ;
;          |asj_fft_tdl_bit_fft_131:\del_input_blk_indicator:delay_next_block|                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:\del_input_blk_indicator:delay_next_block                                                                                                                                                                                        ; work         ;
;          |asj_fft_tdl_bit_rst_fft_131:delay_swd|                                                        ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_swd                                                                                                                                                                                                                    ; work         ;
;          |asj_fft_tdl_fft_131:\gen_de:del_twid_sel|                                                     ; 0 (0)             ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_de:del_twid_sel                                                                                                                                                                                                                 ; work         ;
;          |asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|                                                ; 0 (0)             ; 159 (159)    ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr                                                                                                                                                                                                            ; work         ;
;          |asj_fft_twadsogen_fft_131:\gen_de:twid_factors|                                               ; 15 (15)           ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors                                                                                                                                                                                                           ; work         ;
;          |asj_fft_unbburst_sose_ctrl_fft_131:ccc|                                                       ; 3 (3)             ; 118 (118)    ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc                                                                                                                                                                                                                   ; work         ;
;          |auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|                 ; 4 (4)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1                                                                                                                                                                             ; work         ;
;          |auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|                              ; 77 (59)           ; 65 (49)      ; 192               ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1                                                                                                                                                                                          ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                   ; 18 (0)            ; 16 (0)       ; 192               ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                  ; work         ;
;                |scfifo_fkn1:auto_generated|                                                             ; 18 (1)            ; 16 (1)       ; 192               ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated                                                                                                                       ; work         ;
;                   |a_dpfifo_8ve1:dpfifo|                                                                ; 17 (9)            ; 15 (7)       ; 192               ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo                                                                                                  ; work         ;
;                      |altsyncram_e3m1:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 192               ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|altsyncram_e3m1:FIFOram                                                                          ; work         ;
;                      |cntr_fgb:rd_ptr_msb|                                                              ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_fgb:rd_ptr_msb                                                                              ; work         ;
;                      |cntr_ggb:wr_ptr|                                                                  ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_ggb:wr_ptr                                                                                  ; work         ;
;                      |cntr_sg7:usedw_counter|                                                           ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_sg7:usedw_counter                                                                           ; work         ;
;          |auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|                          ; 38 (38)           ; 123 (123)    ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1                                                                                                                                                                                      ; work         ;
;    |fifo:inst|                                                                                          ; 65 (0)            ; 70 (0)       ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |dcfifo:dcfifo_component|                                                                         ; 65 (0)            ; 70 (0)       ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |dcfifo_ffq1:auto_generated|                                                                   ; 65 (7)            ; 70 (40)      ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;             |a_graycounter_jvb:wrptr_g1p|                                                               ; 18 (18)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_jvb:wrptr_g1p                                                                                                                                                                                                                                             ; work         ;
;             |a_graycounter_nh6:rdptr_g1p|                                                               ; 20 (20)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_nh6:rdptr_g1p                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_9691:fifo_ram|                                                                  ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram                                                                                                                                                                                                                                                ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                             ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                             ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                          ; work         ;
;    |pll:inst9|                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pll:inst9                                                                                                                                                                                                                                                                                                                            ; pll          ;
;       |pll_0002:pll_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pll:inst9|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                          ; pll          ;
;          |altera_pll:altera_pll_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                  ; work         ;
;    |pzdyqx:nabboc|                                                                                      ; 91 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                    ; 91 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                             ; work         ;
;             |LQYT7093:MBPH5020|                                                                         ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                            ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                         ; work         ;
;          |LQYT7093:LRYQ7721|                                                                            ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                         ; work         ;
;          |PUDL0439:ESUL0435|                                                                            ; 11 (11)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                         ; work         ;
;    |ram:inst10|                                                                                         ; 0 (0)             ; 0 (0)        ; 18432             ; 0          ; 0    ; 0            ; |vga_fft|ram:inst10                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 18432             ; 0          ; 0    ; 0            ; |vga_fft|ram:inst10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram_mut1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 18432             ; 0          ; 0    ; 0            ; |vga_fft|ram:inst10|altsyncram:altsyncram_component|altsyncram_mut1:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |rom_control:inst2|                                                                                  ; 539 (183)         ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |mult:U1|                                                                                         ; 93 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|mult:U1                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsquare:altsquare_component|                                                                ; 93 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|mult:U1|altsquare:altsquare_component                                                                                                                                                                                                                                                                              ; work         ;
;             |altsquare_kvd:auto_generated|                                                              ; 93 (93)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|mult:U1|altsquare:altsquare_component|altsquare_kvd:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;       |mult:U2|                                                                                         ; 93 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|mult:U2                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsquare:altsquare_component|                                                                ; 93 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|mult:U2|altsquare:altsquare_component                                                                                                                                                                                                                                                                              ; work         ;
;             |altsquare_kvd:auto_generated|                                                              ; 93 (93)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|mult:U2|altsquare:altsquare_component|altsquare_kvd:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;       |qurt:U3|                                                                                         ; 170 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsqrt:ALTSQRT_component|                                                                    ; 170 (50)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:subtractors[10]|                                                               ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_cjc:auto_generated|                                                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_cjc:auto_generated                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:subtractors[11]|                                                               ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_djc:auto_generated|                                                             ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_djc:auto_generated                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:subtractors[12]|                                                               ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_ejc:auto_generated|                                                             ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_ejc:auto_generated                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:subtractors[1]|                                                                ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_shc:auto_generated|                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[2]|                                                                ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_thc:auto_generated|                                                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[3]|                                                                ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_uhc:auto_generated|                                                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[4]|                                                                ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_vhc:auto_generated|                                                             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[5]|                                                                ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_0ic:auto_generated|                                                             ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_0ic:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[6]|                                                                ; 10 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_1ic:auto_generated|                                                             ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_1ic:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[7]|                                                                ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_9jc:auto_generated|                                                             ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_9jc:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[8]|                                                                ; 12 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_ajc:auto_generated|                                                             ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_ajc:auto_generated                                                                                                                                                                                                                            ; work         ;
;             |lpm_add_sub:subtractors[9]|                                                                ; 13 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_bjc:auto_generated|                                                             ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_bjc:auto_generated                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 115 (1)           ; 122 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 114 (81)          ; 122 (94)     ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 285 (1)           ; 914 (94)     ; 96256             ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 284 (0)           ; 820 (0)      ; 96256             ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 284 (67)          ; 820 (270)    ; 96256             ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 96256             ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_s784:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 96256             ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s784:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 78 (78)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 59 (1)            ; 251 (1)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 47 (0)            ; 235 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 141 (141)    ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 47 (0)            ; 94 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 42 (11)           ; 116 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_79i:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_22j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 47 (47)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 15 (15)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |vga_control:inst11|                                                                                 ; 5571 (1045)       ; 63 (29)      ; 41984             ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |bin_to_bcd_1:U10|                                                                                ; 154 (154)         ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|bin_to_bcd_1:U10                                                                                                                                                                                                                                                                                                  ; work         ;
;       |bin_to_bcd_1:U11|                                                                                ; 2 (2)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|bin_to_bcd_1:U11                                                                                                                                                                                                                                                                                                  ; work         ;
;       |bin_to_bcd_1:U9|                                                                                 ; 154 (154)         ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|bin_to_bcd_1:U9                                                                                                                                                                                                                                                                                                   ; work         ;
;       |display_rom:U5|                                                                                  ; 0 (0)             ; 0 (0)        ; 9216              ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|display_rom:U5                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 9216              ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_mhf1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 9216              ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component|altsyncram_mhf1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_tcm:auto_generated|                                                                ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div0|lpm_divide_tcm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_3nh:divider|                                                               ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_c2f:divider|                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div10|                                                                                ; 274 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 274 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 274 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 274 (136)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_0ic:add_sub_10|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_10                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_11|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_11                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_12|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_12                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_13|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_13                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_14|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_15|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_16|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_17|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_18|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_19|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_19                                                                                                                                                                                           ; work         ;
;                   |add_sub_0ic:add_sub_7|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_7                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_8|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_8                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_9|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_9                                                                                                                                                                                            ; work         ;
;                   |add_sub_vhc:add_sub_6|                                                               ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div10|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_vhc:add_sub_6                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Div11|                                                                                ; 211 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_fbm:auto_generated|                                                                ; 211 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 211 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 211 (94)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_shc:add_sub_3|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_shc:add_sub_3                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_4|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_4                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_5|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_5                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_6|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_6                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div11|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Div1|                                                                                 ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div1                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_9nh:divider|                                                               ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_o2f:divider|                                                                  ; 140 (140)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div2|                                                                                 ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_6nh:divider|                                                               ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_i2f:divider|                                                                  ; 236 (119)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_djc:add_sub_13|                                                              ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_djc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_14|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_15|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_16|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_17|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_18|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_19|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_19                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Div3|                                                                                 ; 286 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_scm:auto_generated|                                                                ; 286 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_2nh:divider|                                                               ; 286 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_a2f:divider|                                                                  ; 286 (145)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_9jc:add_sub_9|                                                               ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_9jc:add_sub_9                                                                                                                                                                                             ; work         ;
;                   |add_sub_ajc:add_sub_10|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_10                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_11|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_11                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_12|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_12                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_13|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_14|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_15|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_16|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_17|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_18|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_19|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div3|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_19                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Div4|                                                                                 ; 274 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 274 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 274 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 274 (136)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_0ic:add_sub_10|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_10                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_11|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_11                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_12|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_12                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_13|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_14|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_15|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_16|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_17|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_18|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_19|                                                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_19                                                                                                                                                                                            ; work         ;
;                   |add_sub_0ic:add_sub_7|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_7                                                                                                                                                                                             ; work         ;
;                   |add_sub_0ic:add_sub_8|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_8                                                                                                                                                                                             ; work         ;
;                   |add_sub_0ic:add_sub_9|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_0ic:add_sub_9                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_6|                                                               ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div4|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|add_sub_vhc:add_sub_6                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Div5|                                                                                 ; 211 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_fbm:auto_generated|                                                                ; 211 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 211 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 211 (94)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_shc:add_sub_3|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_shc:add_sub_3                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_4|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_4                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_5|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_5                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_6|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_6                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Div6|                                                                                 ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div6                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_tcm:auto_generated|                                                                ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div6|lpm_divide_tcm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_3nh:divider|                                                               ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div6|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_c2f:divider|                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div6|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div7|                                                                                 ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div7                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div7|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_9nh:divider|                                                               ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div7|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_o2f:divider|                                                                  ; 140 (140)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div7|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div8|                                                                                 ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_6nh:divider|                                                               ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_i2f:divider|                                                                  ; 236 (119)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_djc:add_sub_13|                                                              ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_djc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_14|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_15|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_16|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_17|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_18|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_ejc:add_sub_19|                                                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider|add_sub_ejc:add_sub_19                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Div9|                                                                                 ; 286 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_scm:auto_generated|                                                                ; 286 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_2nh:divider|                                                               ; 286 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_a2f:divider|                                                                  ; 286 (145)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_9jc:add_sub_9|                                                               ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_9jc:add_sub_9                                                                                                                                                                                             ; work         ;
;                   |add_sub_ajc:add_sub_10|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_10                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_11|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_11                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_12|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_12                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_13|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_14|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_15|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_16|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_17|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_18|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_ajc:add_sub_19|                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Div9|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider|add_sub_ajc:add_sub_19                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_k3m:auto_generated|                                                                ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0|lpm_divide_k3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_nlh:divider|                                                               ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_kve:divider|                                                                  ; 61 (22)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_0ic:add_sub_7|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|add_sub_0ic:add_sub_7                                                                                                                                                                                             ; work         ;
;                   |add_sub_0ic:add_sub_8|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|add_sub_0ic:add_sub_8                                                                                                                                                                                             ; work         ;
;                   |add_sub_0ic:add_sub_9|                                                               ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|add_sub_0ic:add_sub_9                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_6|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|add_sub_vhc:add_sub_6                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod10|                                                                                ; 215 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 215 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 215 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 215 (98)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_shc:add_sub_3|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_shc:add_sub_3                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_4|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_4                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_5|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_5                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_6|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_6                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod10|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod11|                                                                                ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod11                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod11|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod11|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 29 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod11|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod11|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod11|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod11|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod12|                                                                                ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 68 (28)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod12|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod13|                                                                                ; 120 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 120 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 120 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 120 (52)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod13|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod14|                                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 159 (70)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod14|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod15|                                                                                ; 198 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 198 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 198 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 198 (88)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_4|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_4                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_5|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_5                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_6|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_6                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod15|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod16|                                                                                ; 215 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 215 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 215 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                        ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 215 (98)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_shc:add_sub_3|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_shc:add_sub_3                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                           ; work         ;
;                   |add_sub_thc:add_sub_4|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_4                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_5|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_5                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_6|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_6                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod16|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod1|                                                                                 ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_j3m:auto_generated|                                                                ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_ive:divider|                                                                  ; 71 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_uhc:add_sub_5|                                                               ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_uhc:add_sub_5                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_6|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_6                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_7|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_7                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_8|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_8                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_9|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_9                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod2|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod2|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod2|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (46)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod2|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_qhc:add_sub_1|                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod2|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider|add_sub_qhc:add_sub_1                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod3|                                                                                 ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_j3m:auto_generated|                                                                ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_ive:divider|                                                                  ; 72 (28)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_uhc:add_sub_5|                                                               ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_uhc:add_sub_5                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_6|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_6                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_7|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_7                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_8|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_8                                                                                                                                                                                             ; work         ;
;                   |add_sub_vhc:add_sub_9|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider|add_sub_vhc:add_sub_9                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod4|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod4|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod4|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (46)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod4|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_qhc:add_sub_1|                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod4|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider|add_sub_qhc:add_sub_1                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod5|                                                                                 ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod5|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 29 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod6|                                                                                 ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 68 (28)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod7|                                                                                 ; 120 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 120 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 120 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 120 (52)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Mod8|                                                                                 ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 159 (70)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod9|                                                                                 ; 198 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 198 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 198 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 198 (88)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_thc:add_sub_10|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_10                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_11|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_11                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_12|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_12                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_13|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_13                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_14|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_14                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_15|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_15                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_16|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_16                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_17|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_17                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_18|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_18                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_19|                                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_19                                                                                                                                                                                            ; work         ;
;                   |add_sub_thc:add_sub_4|                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_4                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_5|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_5                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_6|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_6                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_7|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_7                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_8|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_8                                                                                                                                                                                             ; work         ;
;                   |add_sub_thc:add_sub_9|                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|lpm_divide:Mod9|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider|add_sub_thc:add_sub_9                                                                                                                                                                                             ; work         ;
;       |rom_title:U6|                                                                                    ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|rom_title:U6                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_tcf1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |vga_fft|vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component|altsyncram_tcf1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;    |vgadrive:inst12|                                                                                    ; 68 (68)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |vga_fft|vgadrive:inst12                                                                                                                                                                                                                                                                                                                      ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                                                                                                                                                   ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_o354:auto_generated|ALTSYNCRAM                       ; AUTO       ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_o354:auto_generated|ALTSYNCRAM                       ; AUTO       ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_utd2:auto_generated|ALTSYNCRAM                             ; AUTO       ; True Dual Port   ; 512          ; 10           ; 512          ; 10           ; 5120  ; fft_ip_1n2048cos.hex ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_vtd2:auto_generated|ALTSYNCRAM                             ; AUTO       ; True Dual Port   ; 512          ; 10           ; 512          ; 10           ; 5120  ; fft_ip_2n2048cos.hex ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_0ud2:auto_generated|ALTSYNCRAM                             ; AUTO       ; True Dual Port   ; 512          ; 10           ; 512          ; 10           ; 5120  ; fft_ip_3n2048cos.hex ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_3ud2:auto_generated|ALTSYNCRAM                             ; AUTO       ; True Dual Port   ; 512          ; 10           ; 512          ; 10           ; 5120  ; fft_ip_1n2048sin.hex ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_4ud2:auto_generated|ALTSYNCRAM                             ; AUTO       ; True Dual Port   ; 512          ; 10           ; 512          ; 10           ; 5120  ; fft_ip_2n2048sin.hex ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_5ud2:auto_generated|ALTSYNCRAM                             ; AUTO       ; True Dual Port   ; 512          ; 10           ; 512          ; 10           ; 5120  ; fft_ip_3n2048sin.hex ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|altsyncram_e3m1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 8            ; 26           ; 8            ; 26           ; 208   ; None                 ;
; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|ALTSYNCRAM                                                                                                                                                                       ; M10K block ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576 ; None                 ;
; ram:inst10|altsyncram:altsyncram_component|altsyncram_mut1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO       ; Simple Dual Port ; 2048         ; 10           ; 2048         ; 10           ; 20480 ; None                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s784:auto_generated|ALTSYNCRAM                                                                  ; AUTO       ; Simple Dual Port ; 2048         ; 47           ; 2048         ; 47           ; 96256 ; None                 ;
; vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component|altsyncram_mhf1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO       ; ROM              ; 576          ; 16           ; --           ; --           ; 9216  ; number.mif           ;
; vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component|altsyncram_tcf1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO       ; ROM              ; 64           ; 512          ; --           ; --           ; 32768 ; title.mif            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Sum of two 18x18    ; 4           ; 1.00                ; --                ;
; Independent 27x27   ; 2           ; 1.00                ; --                ;
; DSP Block           ; 6           ; --                  ; --                ;
; DSP 18-bit Element  ; 8           ; 2.00                ; --                ;
; DSP 27-bit Element  ; 2           ; 1.00                ; --                ;
; Signed Multiplier   ; 8           ; --                  ; --                ;
; Unsigned Multiplier ; 2           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+---------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type  ; Entity Instance                                                                      ; IP Include File                                                                          ;
+--------+--------------+---------+--------------+---------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A           ; |vga_fft|fifo:inst                                                                   ; E:/Electronic-competition/2015/Pro3-fft/Pro/fifo.v                                       ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A           ; |vga_fft|rom_control:inst2|mult:U1                                                   ; E:/Electronic-competition/2015/Pro3-fft/Pro/mult.v                                       ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A           ; |vga_fft|rom_control:inst2|mult:U2                                                   ; E:/Electronic-competition/2015/Pro3-fft/Pro/mult.v                                       ;
; Altera ; ALTSQRT      ; 13.1    ; N/A          ; N/A           ; |vga_fft|rom_control:inst2|qurt:U3                                                   ; E:/Electronic-competition/2015/Pro3-fft/Pro/qurt.v                                       ;
; Altera ; FFT          ; 13.1    ; N/A          ; N/A           ; |vga_fft|fft_ip:inst3                                                                ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft_ip.v                                     ;
; Altera ; FFT          ; N/A     ; Oct 2013     ; OpenCore Plus ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst ; E:/Electronic-competition/2015/Pro3-fft/Pro/fft-library/asj_fft_si_sose_so_b_fft_131.vhd ;
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A           ; |vga_fft|pll:inst9                                                                   ; E:/Electronic-competition/2015/Pro3-fft/Pro/pll.v                                        ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A           ; |vga_fft|ram:inst10                                                                  ; E:/Electronic-competition/2015/Pro3-fft/Pro/ram.v                                        ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A           ; |vga_fft|vga_control:inst11|display_rom:U5                                           ; E:/Electronic-competition/2015/Pro3-fft/Pro/display_rom.v                                ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A           ; |vga_fft|vga_control:inst11|rom_title:U6                                             ; E:/Electronic-competition/2015/Pro3-fft/Pro/rom_title.v                                  ;
+--------+--------------+---------+--------------+---------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |vga_fft|cepin:inst15|flag ;
+---------+---------+---------+--------------+
; Name    ; flag.00 ; flag.10 ; flag.01      ;
+---------+---------+---------+--------------+
; flag.00 ; 0       ; 0       ; 0            ;
; flag.01 ; 1       ; 0       ; 1            ;
; flag.10 ; 1       ; 1       ; 0            ;
+---------+---------+---------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |vga_fft|cepin:inst15|status                                ;
+------------+------------+------------+------------+------------+------------+
; Name       ; status.011 ; status.010 ; status.001 ; status.000 ; status.100 ;
+------------+------------+------------+------------+------------+------------+
; status.000 ; 0          ; 0          ; 0          ; 0          ; 0          ;
; status.001 ; 0          ; 0          ; 1          ; 1          ; 0          ;
; status.010 ; 0          ; 1          ; 0          ; 1          ; 0          ;
; status.011 ; 1          ; 0          ; 0          ; 1          ; 0          ;
; status.100 ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------+
; State Machine - |vga_fft|ad_ctrl:inst1|state ;
+----------+----------+----------+-------------+
; Name     ; state.00 ; state.10 ; state.01    ;
+----------+----------+----------+-------------+
; state.00 ; 0        ; 0        ; 0           ;
; state.01 ; 1        ; 0        ; 1           ;
; state.10 ; 1        ; 1        ; 0           ;
+----------+----------+----------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |vga_fft|ad_ctrl:inst1|next_state             ;
+---------------+---------------+---------------+---------------+
; Name          ; next_state.00 ; next_state.10 ; next_state.01 ;
+---------------+---------------+---------------+---------------+
; next_state.00 ; 0             ; 0             ; 0             ;
; next_state.01 ; 1             ; 0             ; 1             ;
; next_state.10 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|fft_s1_cur                                                                                     ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.FFT_PROCESS_A ; fft_s1_cur.NO_WRITE ; fft_s1_cur.DONE_WRITING ; fft_s1_cur.EARLY_DONE ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                        ; 0                   ; 0                       ; 0                     ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.EARLY_DONE     ; 0                        ; 0                   ; 0                       ; 1                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.DONE_WRITING   ; 0                        ; 0                   ; 1                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.NO_WRITE       ; 0                        ; 1                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.FFT_PROCESS_A  ; 1                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|fft_s2_cur                                                                 ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LPP_DONE ; fft_s2_cur.LPP_OUTPUT_RDY ; fft_s2_cur.FIRST_LPP ; fft_s2_cur.START_LPP ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                   ; 0                         ; 0                    ; 0                    ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                   ; 0                         ; 0                    ; 0                    ; 1                             ; 1               ;
; fft_s2_cur.START_LPP          ; 0                   ; 0                         ; 0                    ; 1                    ; 0                             ; 1               ;
; fft_s2_cur.FIRST_LPP          ; 0                   ; 0                         ; 1                    ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_OUTPUT_RDY     ; 0                   ; 1                         ; 0                    ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_DONE           ; 1                   ; 0                         ; 0                    ; 0                    ; 0                             ; 1               ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet ;
+------------------+----------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------------------------+
; Name             ; sdet.BLOCK_GAP ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                                           ;
+------------------+----------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------------------------+
; sdet.IDLE        ; 0              ; 0            ; 0           ; 0                ; 0                                                                                                   ;
; sdet.BLOCK_READY ; 0              ; 0            ; 0           ; 1                ; 1                                                                                                   ;
; sdet.ENABLE      ; 0              ; 0            ; 1           ; 0                ; 1                                                                                                   ;
; sdet.DISABLE     ; 0              ; 1            ; 0           ; 0                ; 1                                                                                                   ;
; sdet.BLOCK_GAP   ; 1              ; 0            ; 0           ; 0                ; 1                                                                                                   ;
+------------------+----------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet ;
+------------------+----------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------------------------+
; Name             ; sdet.BLOCK_GAP ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                                           ;
+------------------+----------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------------------------+
; sdet.IDLE        ; 0              ; 0            ; 0           ; 0                ; 0                                                                                                   ;
; sdet.BLOCK_READY ; 0              ; 0            ; 0           ; 1                ; 1                                                                                                   ;
; sdet.ENABLE      ; 0              ; 0            ; 1           ; 0                ; 1                                                                                                   ;
; sdet.DISABLE     ; 0              ; 1            ; 0           ; 0                ; 1                                                                                                   ;
; sdet.BLOCK_GAP   ; 1              ; 0            ; 0           ; 0                ; 1                                                                                                   ;
+------------------+----------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+--------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                 ;
+-----------------------+--------------+-----------------------+-----------------+--------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                            ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                            ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                            ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                            ;
+-----------------------+--------------+-----------------------+-----------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+--------------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                             ;
+---------------------+-------------------+---------------------+-------------------+------------------+--------------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                              ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                              ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                              ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                              ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                              ;
+---------------------+-------------------+---------------------+-------------------+------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+--------------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                    ;
+------------------------------------+--------------------------------+------------------------------------+--------------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                        ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                        ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                        ;
+------------------------------------+--------------------------------+------------------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; cepin:inst15|f2[0]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[0]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f2[1]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[1]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f2[2]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[2]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f2[3]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[3]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f2[4]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[7]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[10]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[17]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[14]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[19]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[4]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[19]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[7]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[14]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[10]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[17]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f2[5]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[8]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[11]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[18]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[15]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[5]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[8]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[15]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[11]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[18]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f2[6]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[9]                                  ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[12]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f2[16]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[6]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[9]                                  ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[16]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f1[12]                                 ; cepin:inst15|flag.01 ; yes                    ;
; cepin:inst15|f2[13]                                 ; cepin:inst15|flag.10 ; yes                    ;
; cepin:inst15|f1[13]                                 ; cepin:inst15|flag.01 ; yes                    ;
; Number of user-specified and inferred latches = 40  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cepin:inst15|fp[4,10]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U11|qian_r[3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U10|qian_r[3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U9|qian_r[3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; FIFO_clk:inst8|n[4,7,12..14]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; FIFO_clk:inst8|n[2]                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; ad_ctrl:inst1|data_out[0,11]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempe[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[9]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[0..11]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|fft_dirn                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U11|qian_r[2]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|r1[0..6]                                                                                                                                                                                                                    ; Merged with vga_control:inst11|r1[7]                                                                                                                                                                                                                       ;
; vga_control:inst11|g1[0..7]                                                                                                                                                                                                                    ; Merged with vga_control:inst11|r1[7]                                                                                                                                                                                                                       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|oe                                                                                                                                                                 ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|val_out                                                                                                                                                            ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[10]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[0]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[11]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[1]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[12]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[2]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[13]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[3]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[14]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[4]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[15]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[5]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[16]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[6]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[17]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[7]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[18]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[8]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[19]                                                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|wraddress_a_bus_ctrl_i[9]                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|sel_lpp                                                                                                                                                            ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|sel_lpp_i                                                                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempe[7]                                                                                                       ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempo[7]                                                                                                       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempe[5]                                                                                                       ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempo[5]                                                                                                       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempe[3]                                                                                                       ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempo[3]                                                                                                       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempe[1]                                                                                                       ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempo[1]                                                                                                       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[10]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][0]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][0]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][0]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[11]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][1]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][1]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][1]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[12]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][2]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][2]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][2]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[13]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][3]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][3]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][3]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[14]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][4]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][4]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][4]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[15]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][5]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][5]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][5]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[16]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][6]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][6]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][6]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[17]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][7]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][7]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][7]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[10]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[1]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[12]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[3]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[14]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[5]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[16]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[7]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[0]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[0]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[1]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[1]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[2]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[2]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[3]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[3]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[4]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[4]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[5]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[5]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[6]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[6]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[7]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[7]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[8]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[8]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[9]  ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[9]  ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|tdl_arr[0] ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|tdl_arr[0] ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|tdl_arr[1] ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|tdl_arr[1] ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|tdl_arr[2] ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|tdl_arr[2] ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][0]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][0]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][1]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][1]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][2]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][2]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][3]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][3]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][4]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][4]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][5]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][5]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][6]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][6]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[1][7]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[1][7]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[18]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][8]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[19]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][9]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[6]                                                                                                                    ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[6]                                                                                                                    ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[4]                                                                                                                    ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[4]                                                                                                                    ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[2]                                                                                                                    ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[2]                                                                                                                    ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[0]                                                                                                                    ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[0]                                                                                                                    ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[8]                                                                                                                    ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[8]                                                                                                                    ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[0][8]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[8]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][6]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[6]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][4]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[4]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][2]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[2]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[0][0]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|rdaddress_a_bus[0]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][0]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][0]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][1]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][1]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][2]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][2]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][3]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][3]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][4]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][4]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][5]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][5]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][6]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][6]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[2][7]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[2][7]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][0]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][0]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][1]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][1]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][2]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][2]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][3]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][3]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][4]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][4]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][5]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][5]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][6]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][6]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[3][7]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[3][7]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][0]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][0]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][1]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][1]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][2]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][2]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][3]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][3]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][4]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][4]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][5]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][5]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][6]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][6]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[4][7]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[4][7]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][0]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][0]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][1]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][1]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][2]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][2]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][3]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][3]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][4]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][4]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][5]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][5]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][6]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][6]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[5][7]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[5][7]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][0]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][0]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][1]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][1]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][2]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][2]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][3]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][3]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][4]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][4]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][5]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][5]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][6]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][6]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[6][7]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[6][7]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][0]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][0]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][1]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][1]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][2]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][2]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][3]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][3]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][4]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][4]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][5]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][5]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][6]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][6]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[7][7]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[7][7]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][0]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][0]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][1]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][1]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][2]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][2]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][3]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][3]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][4]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][4]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][5]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][5]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][6]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][6]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[8][7]                                                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[8][7]                                                                                                      ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][0]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][0]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][1]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][1]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][2]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][2]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][3]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][3]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][4]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][4]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][5]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][5]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][6]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][6]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|addr_tdl[9][7]                                                                                                      ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr|tdl_arr[9][7]                                                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|source_stall_d                                                                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_stall_int_d                                                                             ;
; FIFO_clk:inst8|n[15]                                                                                                                                                                                                                           ; Merged with FIFO_clk:inst8|n[0]                                                                                                                                                                                                                            ;
; FIFO_clk:inst8|n[5,9,11]                                                                                                                                                                                                                       ; Merged with FIFO_clk:inst8|n[10]                                                                                                                                                                                                                           ;
; FIFO_clk:inst8|n[6]                                                                                                                                                                                                                            ; Merged with FIFO_clk:inst8|n[1]                                                                                                                                                                                                                            ;
; cepin:inst15|fp[6]                                                                                                                                                                                                                             ; Merged with cepin:inst15|fp[5]                                                                                                                                                                                                                             ;
; cepin:inst15|fp[8,9]                                                                                                                                                                                                                           ; Merged with cepin:inst15|fp[7]                                                                                                                                                                                                                             ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[10]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[0]                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[1]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[11]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[2]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[12]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[3]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[13]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[4]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[14]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[5]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[15]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[6]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[16]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[7]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[17]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[8]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[18]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[9]                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|wraddress_a_bus[19]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sr[0]                                                                                                                 ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sr[0]                                                                                                                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|si[0]                                                                                                                 ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|si[0]                                                                                                                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|null_input_1                                                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|null_input_1                                                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|srt[0]                                                                                                                ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|srt[0]                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[8][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[8][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sit[0]                                                                                                                ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sit[0]                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_1_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_1_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|si[2]                                                                                                                 ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|si[1]                                                                                                                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sr[1,2]                                                                                                               ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|si[1]                                                                                                                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|si[1,2]                                                                                                               ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|si[1]                                                                                                                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sr[1,2]                                                                                                               ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|si[1]                                                                                                                 ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sit[2]                                                                                                                ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sit[1]                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|srt[1,2]                                                                                                              ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sit[1]                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sit[1,2]                                                                                                              ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sit[1]                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|srt[1,2]                                                                                                              ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sit[1]                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_2_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_2_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_2_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_2_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[7][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[7][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_1_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_1_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_1_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_1_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_2_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_2_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_2_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_2_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_1_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_1_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[6][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[6][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[6][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[6][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[5][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[5][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[5][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[5][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[4][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[4][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[4][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[4][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[3][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[3][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[3][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[3][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[2][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[2][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[2][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[2][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[1][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[1][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[1][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[1][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[0][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[0][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[0][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[0][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[9][1]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[9][1]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[7][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[7][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[8][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[8][0]                                                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_3_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_3_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_4_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_4_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_4_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_4_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_3_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|x_3_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_3_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_3_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_4_real_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_4_real_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_4_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_4_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_3_imag_held[12]                                                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|x_3_imag_held[11]                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|sel_arr[9][0]                                                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|sel_arr[9][0]                                                                                                         ;
; vga_control:inst11|bin_to_bcd_1:U11|qian_r[1]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U11|bai_r[1..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U11|shi_r[3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|r[0]                                                                                                                                                                                                                        ; Merged with vga_control:inst11|r[1]                                                                                                                                                                                                                        ;
; vga_control:inst11|r[1]                                                                                                                                                                                                                        ; Merged with vga_control:inst11|r[2]                                                                                                                                                                                                                        ;
; vga_control:inst11|r[2]                                                                                                                                                                                                                        ; Merged with vga_control:inst11|r[3]                                                                                                                                                                                                                        ;
; vga_control:inst11|r[3]                                                                                                                                                                                                                        ; Merged with vga_control:inst11|r[5]                                                                                                                                                                                                                        ;
; vga_control:inst11|r[5]                                                                                                                                                                                                                        ; Merged with vga_control:inst11|r[6]                                                                                                                                                                                                                        ;
; vga_control:inst11|r[4]                                                                                                                                                                                                                        ; Merged with vga_control:inst11|r[7]                                                                                                                                                                                                                        ;
; vga_control:inst11|g[5,6]                                                                                                                                                                                                                      ; Merged with vga_control:inst11|g[7]                                                                                                                                                                                                                        ;
; vga_control:inst11|g[0..3]                                                                                                                                                                                                                     ; Merged with vga_control:inst11|g[4]                                                                                                                                                                                                                        ;
; cepin:inst15|status~9                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; cepin:inst15|status~10                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; cepin:inst15|flag.00                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                                                 ; Lost fanout                                                                                                                                                                                                                                                ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet.IDLE                                                                            ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet.IDLE                                                                            ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet.BLOCK_READY                                                                     ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet.BLOCK_READY                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet.ENABLE                                                                          ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet.ENABLE                                                                          ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet.BLOCK_GAP                                                                       ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet.BLOCK_GAP                                                                       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[4]                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[4]                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[3]                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[3]                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[2]                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[2]                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[1]                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[1]                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[0]                                                                        ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|del_np_cnt[0]                                                                        ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|en_gain_lut_8_pts                                                                    ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|en_gain_lut_8_pts                                                                    ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet.DISABLE                                                                         ; Merged with fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet.DISABLE                                                                         ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|sdet.BLOCK_GAP                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[10,11]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; vga_control:inst11|bin_to_bcd_1:U11|ge_r[1]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U11|shi_r[1,2]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; vga_control:inst11|bin_to_bcd_1:U11|ge_r[2,3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 293                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempe[0] ; Stuck at GND              ; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|tw_addr[9] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[11]                       ; Lost Fanouts              ; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[10]                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3848  ;
; Number of registers using Synchronous Clear  ; 999   ;
; Number of registers using Synchronous Load   ; 625   ;
; Number of registers using Asynchronous Clear ; 1368  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2965  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                             ; 8       ;
; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                             ; 8       ;
; ad_ctrl:inst1|write_en                                                                                                                                                         ; 9       ;
; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_nh6:rdptr_g1p|counter1a0                                                                            ; 9       ;
; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_jvb:wrptr_g1p|counter4a0                                                                            ; 8       ;
; FIFO_clk:inst8|n[10]                                                                                                                                                           ; 2       ;
; FIFO_clk:inst8|n[8]                                                                                                                                                            ; 1       ;
; FIFO_clk:inst8|n[0]                                                                                                                                                            ; 1       ;
; FIFO_clk:inst8|n[3]                                                                                                                                                            ; 1       ;
; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_nh6:rdptr_g1p|parity2                                                                               ; 5       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg        ; 2       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg      ; 2       ;
; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_jvb:wrptr_g1p|parity5                                                                               ; 5       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|sop                                                                                                ; 1       ;
; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg             ; 2       ;
; cepin:inst15|fp[0]                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; Total number of inverted registers = 32                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[7]                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_fft|vgadrive:inst12|vscount[9]                                                                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|fft_real_out[9]                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|so_count[5]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|blk_exp[1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|slb_i[0]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|slb_i[0]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|gain_lut_blk[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|gain_lut_blk[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|gain_lut_8pts[1]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|gain_lut_8pts[0]  ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|butterfly_st1[0][0][0]                             ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|butterfly_st1[3][0][7]                             ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|butterfly_st1[1][0][8]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|result_x1_x3_imag_se[13]                           ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|result_x1_x3_real_se[9]                            ;
; 3:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|result_x2_x4_real_se[12]                           ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|butterfly_st1[2][1][11]                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc|ram_data_out[15]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[1]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[3]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[7]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[9]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[5]                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|data_count_sig[9]                                                                               ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|twiddle_data_imag_y[5]                                                                          ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|twiddle_data_real_y[1]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors|twad_tempo[8]                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[9]                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|blk_exp_acc[0]                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p[3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_i_fft_131:bfp_scale|i_array_out[0][1]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_i_fft_131:bfp_scale|i_array_out[0][3]  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_i_fft_131:bfp_scale|i_array_out[0][5]  ;
; 8:1                ; 11 bits   ; 55 LEs        ; 0 LEs                ; 55 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|do_count[3]                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|val_out                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|slb_last[2]                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_i_fft_131:bfp_scale|r_array_out[0][11] ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|lpp_ram_data_out[13]                                                                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |vga_fft|cepin:inst15|rf1[16]                                                                                                                                                        ;
; 6:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |vga_fft|cepin:inst15|rf2[6]                                                                                                                                                         ;
; 8:1                ; 30 bits   ; 150 LEs       ; 0 LEs                ; 150 LEs                ; Yes        ; |vga_fft|cepin:inst15|temp2[2]                                                                                                                                                       ;
; 59:1               ; 2 bits    ; 78 LEs        ; 66 LEs               ; 12 LEs                 ; Yes        ; |vga_fft|vga_control:inst11|b[7]                                                                                                                                                     ;
; 59:1               ; 3 bits    ; 117 LEs       ; 96 LEs               ; 21 LEs                 ; Yes        ; |vga_fft|vga_control:inst11|g[5]                                                                                                                                                     ;
; 59:1               ; 6 bits    ; 234 LEs       ; 198 LEs              ; 36 LEs                 ; Yes        ; |vga_fft|vga_control:inst11|b[6]                                                                                                                                                     ;
; 59:1               ; 5 bits    ; 195 LEs       ; 160 LEs              ; 35 LEs                 ; Yes        ; |vga_fft|vga_control:inst11|g[1]                                                                                                                                                     ;
; 60:1               ; 8 bits    ; 320 LEs       ; 48 LEs               ; 272 LEs                ; Yes        ; |vga_fft|vga_control:inst11|r[4]                                                                                                                                                     ;
; 66:1               ; 2 bits    ; 88 LEs        ; 20 LEs               ; 68 LEs                 ; Yes        ; |vga_fft|vga_control:inst11|add[1]                                                                                                                                                   ;
; 66:1               ; 2 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |vga_fft|vga_control:inst11|add[4]                                                                                                                                                   ;
; 66:1               ; 5 bits    ; 220 LEs       ; 170 LEs              ; 50 LEs                 ; Yes        ; |vga_fft|vga_control:inst11|add[5]                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga_fft|rom_control:inst2|ShiftRight0                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_fft|rom_control:inst2|ShiftLeft0                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state.IDLE                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|sdet.DISABLE      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga_fft|vga_control:inst11|Mux38                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vga_fft|rom_control:inst2|data[2]                                                                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga_fft|rom_control:inst2|data[0]                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga_fft|rom_control:inst2|data[6]                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |vga_fft|cepin:inst15|Selector37                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |vga_fft|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                          ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |vga_fft|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------+
; Assignment                      ; Value ; From ; To      ;
+---------------------------------+-------+------+---------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -       ;
+---------------------------------+-------+------+---------+


+-------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated ;
+---------------------------------+-------+------+------------------------------------+
; Assignment                      ; Value ; From ; To                                 ;
+---------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                  ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb              ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_nh6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_jvb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp|dffpipe_b09:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_hv7:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_hv7:ws_dgrp|dffpipe_b09:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component|altsyncram_mhf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component|altsyncram_tcf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ram:inst10|altsyncram:altsyncram_component|altsyncram_mut1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------+
; Parameter Name          ; Value       ; Type                                   ;
+-------------------------+-------------+----------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                         ;
; LPM_WIDTH               ; 12          ; Signed Integer                         ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                         ;
; LPM_WIDTHU              ; 11          ; Signed Integer                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                ;
; USE_EAB                 ; ON          ; Untyped                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                ;
; CBXI_PARAMETER          ; dcfifo_ffq1 ; Untyped                                ;
+-------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_clk:inst8 ;
+----------------+------------------+-------------------------+
; Parameter Name ; Value            ; Type                    ;
+----------------+------------------+-------------------------+
; n1             ; 1000111100001101 ; Unsigned Binary         ;
; n2             ; 111001001110     ; Unsigned Binary         ;
; n3             ; 101101110        ; Unsigned Binary         ;
; n4             ; 100100           ; Unsigned Binary         ;
+----------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+------------------------------------------+
; Parameter Name                       ; Value          ; Type                                     ;
+--------------------------------------+----------------+------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                   ;
; fractional_vco_multiplier            ; false          ; String                                   ;
; pll_type                             ; General        ; String                                   ;
; pll_subtype                          ; General        ; String                                   ;
; number_of_clocks                     ; 1              ; Signed Integer                           ;
; operation_mode                       ; direct         ; String                                   ;
; deserialization_factor               ; 4              ; Signed Integer                           ;
; data_rate                            ; 0              ; Signed Integer                           ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                           ;
; output_clock_frequency0              ; 150.000000 MHz ; String                                   ;
; phase_shift0                         ; 0 ps           ; String                                   ;
; duty_cycle0                          ; 50             ; Signed Integer                           ;
; output_clock_frequency1              ; 0 MHz          ; String                                   ;
; phase_shift1                         ; 0 ps           ; String                                   ;
; duty_cycle1                          ; 50             ; Signed Integer                           ;
; output_clock_frequency2              ; 0 MHz          ; String                                   ;
; phase_shift2                         ; 0 ps           ; String                                   ;
; duty_cycle2                          ; 50             ; Signed Integer                           ;
; output_clock_frequency3              ; 0 MHz          ; String                                   ;
; phase_shift3                         ; 0 ps           ; String                                   ;
; duty_cycle3                          ; 50             ; Signed Integer                           ;
; output_clock_frequency4              ; 0 MHz          ; String                                   ;
; phase_shift4                         ; 0 ps           ; String                                   ;
; duty_cycle4                          ; 50             ; Signed Integer                           ;
; output_clock_frequency5              ; 0 MHz          ; String                                   ;
; phase_shift5                         ; 0 ps           ; String                                   ;
; duty_cycle5                          ; 50             ; Signed Integer                           ;
; output_clock_frequency6              ; 0 MHz          ; String                                   ;
; phase_shift6                         ; 0 ps           ; String                                   ;
; duty_cycle6                          ; 50             ; Signed Integer                           ;
; output_clock_frequency7              ; 0 MHz          ; String                                   ;
; phase_shift7                         ; 0 ps           ; String                                   ;
; duty_cycle7                          ; 50             ; Signed Integer                           ;
; output_clock_frequency8              ; 0 MHz          ; String                                   ;
; phase_shift8                         ; 0 ps           ; String                                   ;
; duty_cycle8                          ; 50             ; Signed Integer                           ;
; output_clock_frequency9              ; 0 MHz          ; String                                   ;
; phase_shift9                         ; 0 ps           ; String                                   ;
; duty_cycle9                          ; 50             ; Signed Integer                           ;
; output_clock_frequency10             ; 0 MHz          ; String                                   ;
; phase_shift10                        ; 0 ps           ; String                                   ;
; duty_cycle10                         ; 50             ; Signed Integer                           ;
; output_clock_frequency11             ; 0 MHz          ; String                                   ;
; phase_shift11                        ; 0 ps           ; String                                   ;
; duty_cycle11                         ; 50             ; Signed Integer                           ;
; output_clock_frequency12             ; 0 MHz          ; String                                   ;
; phase_shift12                        ; 0 ps           ; String                                   ;
; duty_cycle12                         ; 50             ; Signed Integer                           ;
; output_clock_frequency13             ; 0 MHz          ; String                                   ;
; phase_shift13                        ; 0 ps           ; String                                   ;
; duty_cycle13                         ; 50             ; Signed Integer                           ;
; output_clock_frequency14             ; 0 MHz          ; String                                   ;
; phase_shift14                        ; 0 ps           ; String                                   ;
; duty_cycle14                         ; 50             ; Signed Integer                           ;
; output_clock_frequency15             ; 0 MHz          ; String                                   ;
; phase_shift15                        ; 0 ps           ; String                                   ;
; duty_cycle15                         ; 50             ; Signed Integer                           ;
; output_clock_frequency16             ; 0 MHz          ; String                                   ;
; phase_shift16                        ; 0 ps           ; String                                   ;
; duty_cycle16                         ; 50             ; Signed Integer                           ;
; output_clock_frequency17             ; 0 MHz          ; String                                   ;
; phase_shift17                        ; 0 ps           ; String                                   ;
; duty_cycle17                         ; 50             ; Signed Integer                           ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                           ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                           ;
; m_cnt_bypass_en                      ; false          ; String                                   ;
; m_cnt_odd_div_duty_en                ; false          ; String                                   ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                           ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                           ;
; n_cnt_bypass_en                      ; false          ; String                                   ;
; n_cnt_odd_div_duty_en                ; false          ; String                                   ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en0                     ; false          ; String                                   ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                   ;
; c_cnt_prst0                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en1                     ; false          ; String                                   ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                   ;
; c_cnt_prst1                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en2                     ; false          ; String                                   ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                   ;
; c_cnt_prst2                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en3                     ; false          ; String                                   ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                   ;
; c_cnt_prst3                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en4                     ; false          ; String                                   ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                   ;
; c_cnt_prst4                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en5                     ; false          ; String                                   ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                   ;
; c_cnt_prst5                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en6                     ; false          ; String                                   ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                   ;
; c_cnt_prst6                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en7                     ; false          ; String                                   ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                   ;
; c_cnt_prst7                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en8                     ; false          ; String                                   ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                   ;
; c_cnt_prst8                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en9                     ; false          ; String                                   ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                   ;
; c_cnt_prst9                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en10                    ; false          ; String                                   ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                   ;
; c_cnt_prst10                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en11                    ; false          ; String                                   ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                   ;
; c_cnt_prst11                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en12                    ; false          ; String                                   ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                   ;
; c_cnt_prst12                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en13                    ; false          ; String                                   ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                   ;
; c_cnt_prst13                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en14                    ; false          ; String                                   ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                   ;
; c_cnt_prst14                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en15                    ; false          ; String                                   ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                   ;
; c_cnt_prst15                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en16                    ; false          ; String                                   ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                   ;
; c_cnt_prst16                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en17                    ; false          ; String                                   ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                   ;
; c_cnt_prst17                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                           ;
; pll_vco_div                          ; 1              ; Signed Integer                           ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                   ;
; pll_cp_current                       ; 0              ; Signed Integer                           ;
; pll_bwctrl                           ; 0              ; Signed Integer                           ;
; pll_fractional_division              ; 1              ; Signed Integer                           ;
; pll_fractional_cout                  ; 24             ; Signed Integer                           ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                   ;
; mimic_fbclk_type                     ; gclk           ; String                                   ;
; pll_fbclk_mux_1                      ; glb            ; String                                   ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                   ;
; pll_vcoph_div                        ; 1              ; Signed Integer                           ;
; refclk1_frequency                    ; 0 MHz          ; String                                   ;
; pll_clkin_0_src                      ; clk_0          ; String                                   ;
; pll_clkin_1_src                      ; clk_0          ; String                                   ;
; pll_clk_loss_sw_en                   ; false          ; String                                   ;
; pll_auto_clk_sw_en                   ; false          ; String                                   ;
; pll_manu_clk_sw_en                   ; false          ; String                                   ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                           ;
+--------------------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgadrive:inst12 ;
+----------------+-------------+-------------------------------+
; Parameter Name ; Value       ; Type                          ;
+----------------+-------------+-------------------------------+
; HEND           ; 10000100000 ; Unsigned Binary               ;
; HA             ; 00001010000 ; Unsigned Binary               ;
; HB             ; 00010100000 ; Unsigned Binary               ;
; HC             ; 01100100000 ; Unsigned Binary               ;
; HD             ; 00000010000 ; Unsigned Binary               ;
; VEND           ; 01001110001 ; Unsigned Binary               ;
; VO             ; 00000000011 ; Unsigned Binary               ;
; VP             ; 00000010101 ; Unsigned Binary               ;
; VQ             ; 01001011000 ; Unsigned Binary               ;
; VR             ; 00000000001 ; Unsigned Binary               ;
+----------------+-------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 576                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; number.mif           ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_mhf1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; title.mif            ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_tcf1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_control:inst2|mult:U1|altsquare:altsquare_component ;
+------------------+---------------+-------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                              ;
+------------------+---------------+-------------------------------------------------------------------+
; DATA_WIDTH       ; 12            ; Signed Integer                                                    ;
; PIPELINE         ; 0             ; Signed Integer                                                    ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                           ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                           ;
; RESULT_WIDTH     ; 24            ; Signed Integer                                                    ;
; CBXI_PARAMETER   ; altsquare_kvd ; Untyped                                                           ;
+------------------+---------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_control:inst2|mult:U2|altsquare:altsquare_component ;
+------------------+---------------+-------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                              ;
+------------------+---------------+-------------------------------------------------------------------+
; DATA_WIDTH       ; 12            ; Signed Integer                                                    ;
; PIPELINE         ; 0             ; Signed Integer                                                    ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                           ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                           ;
; RESULT_WIDTH     ; 24            ; Signed Integer                                                    ;
; CBXI_PARAMETER   ; altsquare_kvd ; Untyped                                                           ;
+------------------+---------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 25    ; Signed Integer                                                          ;
; Q_PORT_WIDTH   ; 13    ; Signed Integer                                                          ;
; R_PORT_WIDTH   ; 14    ; Signed Integer                                                          ;
; PIPELINE       ; 0     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 10                   ; Signed Integer              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 10                   ; Signed Integer              ;
; WIDTHAD_B                          ; 11                   ; Signed Integer              ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_mut1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 47                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 47                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 906                                                                                                                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 32015                                                                                                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 166                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 2              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 2              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div11 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod15 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod16 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div10 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod14 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div9 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_scm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod13 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div7 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod11 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div8 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod12 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 20             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod10 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 20             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod9 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_scm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:inst11|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                   ;
+----------------------------+-----------------------------------+
; Name                       ; Value                             ;
+----------------------------+-----------------------------------+
; Number of entity instances ; 1                                 ;
; Entity Instance            ; fifo:inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                        ;
;     -- LPM_WIDTH           ; 12                                ;
;     -- LPM_NUMWORDS        ; 2048                              ;
;     -- LPM_SHOWAHEAD       ; OFF                               ;
;     -- USE_EAB             ; ON                                ;
+----------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                 ;
; Entity Instance                           ; vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 16                                                                ;
;     -- NUMWORDS_A                         ; 576                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                            ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 512                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                            ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; ram:inst10|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 10                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 10                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_control:inst2|qurt:U3"                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:inst11|bin_to_bcd_1:U11"                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                         ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; shu    ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "shu[11..10]" will be connected to GND. ;
; shu[6] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 47                  ; 47               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:32     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                     ;
+---------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                           ; Details ;
+---------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ad_ctrl:inst1|rden        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|read_en                                                                                                                                       ; N/A     ;
; ad_ctrl:inst1|rden        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|read_en                                                                                                                                       ; N/A     ;
; ad_ctrl:inst1|rempty      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_rdempty                                                                                    ; N/A     ;
; ad_ctrl:inst1|rempty      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_rdempty                                                                                    ; N/A     ;
; ad_ctrl:inst1|sink_eop    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|Equal1~2                                                                                                                                      ; N/A     ;
; ad_ctrl:inst1|sink_eop    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|Equal1~2                                                                                                                                      ; N/A     ;
; ad_ctrl:inst1|sink_ready  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_ready_s ; N/A     ;
; ad_ctrl:inst1|sink_ready  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_ready_s ; N/A     ;
; ad_ctrl:inst1|sink_sop    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|Equal0~2                                                                                                                                      ; N/A     ;
; ad_ctrl:inst1|sink_sop    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|Equal0~2                                                                                                                                      ; N/A     ;
; ad_ctrl:inst1|valid       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|valid                                                                                                                                         ; N/A     ;
; ad_ctrl:inst1|valid       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|valid                                                                                                                                         ; N/A     ;
; ad_ctrl:inst1|wfull       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_wrfull                                                                                     ; N/A     ;
; ad_ctrl:inst1|wfull       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_wrfull                                                                                     ; N/A     ;
; ad_ctrl:inst1|wren        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|write_en~_wirecell                                                                                                                            ; N/A     ;
; ad_ctrl:inst1|wren        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|write_en~_wirecell                                                                                                                            ; N/A     ;
; clk                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                                         ; N/A     ;
; fifo:inst|data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; fifo:inst|data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; fifo:inst|data[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[10]                                                                                                                                  ; N/A     ;
; fifo:inst|data[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[10]                                                                                                                                  ; N/A     ;
; fifo:inst|data[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; fifo:inst|data[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; fifo:inst|data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[1]                                                                                                                                   ; N/A     ;
; fifo:inst|data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[1]                                                                                                                                   ; N/A     ;
; fifo:inst|data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[2]                                                                                                                                   ; N/A     ;
; fifo:inst|data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[2]                                                                                                                                   ; N/A     ;
; fifo:inst|data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[3]                                                                                                                                   ; N/A     ;
; fifo:inst|data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[3]                                                                                                                                   ; N/A     ;
; fifo:inst|data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[4]                                                                                                                                   ; N/A     ;
; fifo:inst|data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[4]                                                                                                                                   ; N/A     ;
; fifo:inst|data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[5]                                                                                                                                   ; N/A     ;
; fifo:inst|data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[5]                                                                                                                                   ; N/A     ;
; fifo:inst|data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[6]                                                                                                                                   ; N/A     ;
; fifo:inst|data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[6]                                                                                                                                   ; N/A     ;
; fifo:inst|data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[7]                                                                                                                                   ; N/A     ;
; fifo:inst|data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[7]                                                                                                                                   ; N/A     ;
; fifo:inst|data[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[8]                                                                                                                                   ; N/A     ;
; fifo:inst|data[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[8]                                                                                                                                   ; N/A     ;
; fifo:inst|data[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[9]                                                                                                                                   ; N/A     ;
; fifo:inst|data[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|data_out[9]                                                                                                                                   ; N/A     ;
; fifo:inst|q[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[0]                                                                ; N/A     ;
; fifo:inst|q[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[0]                                                                ; N/A     ;
; fifo:inst|q[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[10]                                                               ; N/A     ;
; fifo:inst|q[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[10]                                                               ; N/A     ;
; fifo:inst|q[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[11]                                                               ; N/A     ;
; fifo:inst|q[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[11]                                                               ; N/A     ;
; fifo:inst|q[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[1]                                                                ; N/A     ;
; fifo:inst|q[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[1]                                                                ; N/A     ;
; fifo:inst|q[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[2]                                                                ; N/A     ;
; fifo:inst|q[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[2]                                                                ; N/A     ;
; fifo:inst|q[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[3]                                                                ; N/A     ;
; fifo:inst|q[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[3]                                                                ; N/A     ;
; fifo:inst|q[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[4]                                                                ; N/A     ;
; fifo:inst|q[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[4]                                                                ; N/A     ;
; fifo:inst|q[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[5]                                                                ; N/A     ;
; fifo:inst|q[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[5]                                                                ; N/A     ;
; fifo:inst|q[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[6]                                                                ; N/A     ;
; fifo:inst|q[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[6]                                                                ; N/A     ;
; fifo:inst|q[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[7]                                                                ; N/A     ;
; fifo:inst|q[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[7]                                                                ; N/A     ;
; fifo:inst|q[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[8]                                                                ; N/A     ;
; fifo:inst|q[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[8]                                                                ; N/A     ;
; fifo:inst|q[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[9]                                                                ; N/A     ;
; fifo:inst|q[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram|q_b[9]                                                                ; N/A     ;
; fifo:inst|rdempty         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_rdempty                                                                                    ; N/A     ;
; fifo:inst|rdempty         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_rdempty                                                                                    ; N/A     ;
; fifo:inst|rdreq           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|read_en                                                                                                                                       ; N/A     ;
; fifo:inst|rdreq           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|read_en                                                                                                                                       ; N/A     ;
; fifo:inst|wrclk           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_clk:inst8|wr_clk                                                                                                                                       ; N/A     ;
; fifo:inst|wrclk           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_clk:inst8|wr_clk                                                                                                                                       ; N/A     ;
; fifo:inst|wrfull          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_wrfull                                                                                     ; N/A     ;
; fifo:inst|wrfull          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|int_wrfull                                                                                     ; N/A     ;
; fifo:inst|wrreq           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|write_en~_wirecell                                                                                                                            ; N/A     ;
; fifo:inst|wrreq           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_ctrl:inst1|write_en~_wirecell                                                                                                                            ; N/A     ;
; rom_control:inst2|data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[0]~6                                                                                                                                 ; N/A     ;
; rom_control:inst2|data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[0]~6                                                                                                                                 ; N/A     ;
; rom_control:inst2|data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[1]~9                                                                                                                                 ; N/A     ;
; rom_control:inst2|data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[1]~9                                                                                                                                 ; N/A     ;
; rom_control:inst2|data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[2]~15                                                                                                                                ; N/A     ;
; rom_control:inst2|data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[2]~15                                                                                                                                ; N/A     ;
; rom_control:inst2|data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[3]~19                                                                                                                                ; N/A     ;
; rom_control:inst2|data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[3]~19                                                                                                                                ; N/A     ;
; rom_control:inst2|data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[4]~26                                                                                                                                ; N/A     ;
; rom_control:inst2|data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[4]~26                                                                                                                                ; N/A     ;
; rom_control:inst2|data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[5]~32                                                                                                                                ; N/A     ;
; rom_control:inst2|data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[5]~32                                                                                                                                ; N/A     ;
; rom_control:inst2|data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[6]~41                                                                                                                                ; N/A     ;
; rom_control:inst2|data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[6]~41                                                                                                                                ; N/A     ;
; rom_control:inst2|data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[7]~46                                                                                                                                ; N/A     ;
; rom_control:inst2|data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[7]~46                                                                                                                                ; N/A     ;
; rom_control:inst2|data[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[8]~51                                                                                                                                ; N/A     ;
; rom_control:inst2|data[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[8]~51                                                                                                                                ; N/A     ;
; rom_control:inst2|data[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[9]~58                                                                                                                                ; N/A     ;
; rom_control:inst2|data[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rom_control:inst2|data[9]~58                                                                                                                                ; N/A     ;
+---------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Aug 02 20:35:18 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_fft -c vga_fft
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip.v
    Info (12023): Found entity 1: fft_ip
Info (12021): Found 1 design units, including 1 entities, in source file /electronic-competition/2015/pro3-fft/rtl/vga_fft.bdf
    Info (12023): Found entity 1: vga_fft
Info (12021): Found 1 design units, including 1 entities, in source file /electronic-competition/2015/pro3-fft/rtl/ad_ctrl.v
    Info (12023): Found entity 1: ad_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /electronic-competition/2015/pro3-fft/rtl/fifo_clk.v
    Info (12023): Found entity 1: FIFO_clk
Info (12021): Found 1 design units, including 1 entities, in source file /electronic-competition/2015/pro3-fft/rtl/rom_control.v
    Info (12023): Found entity 1: rom_control
Info (12021): Found 1 design units, including 1 entities, in source file /electronic-competition/2015/pro3-fft/rtl/cepin.v
    Info (12023): Found entity 1: cepin
Info (12021): Found 1 design units, including 1 entities, in source file /electronic-competition/2015/pro3-fft/rtl/vga_control.v
    Info (12023): Found entity 1: vga_control
Info (12021): Found 1 design units, including 1 entities, in source file /electronic-competition/2015/pro3-fft/rtl/vgadrive.v
    Info (12023): Found entity 1: vgadrive
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 0 entities, in source file fft-library/fft_pack_fft_131.vhd
    Info (12022): Found design unit 1: fft_pack_fft_131
    Info (12022): Found design unit 2: fft_pack_fft_131-body
Info (12021): Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_math_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fft_131
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fft_131-body
Info (12021): Found 1 design units, including 0 entities, in source file fft-library/auk_dspip_lib_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fft_131
Info (12021): Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_text_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg_fft_131
    Info (12022): Found design unit 2: auk_dspip_text_pkg_fft_131-body
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_roundsat_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_fft_131-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fft_131-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_alufp_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_alufp_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_aslf_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_aslf_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castftox_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castftox_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castxtof_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_clzf_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_clzf_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_mulfp_fft_131
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file bin_to_bcd_1.v
    Info (12023): Found entity 1: bin_to_bcd_1
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult
Info (12021): Found 1 design units, including 1 entities, in source file display_rom.v
    Info (12023): Found entity 1: display_rom
Info (12021): Found 1 design units, including 1 entities, in source file rom_title.v
    Info (12023): Found entity 1: rom_title
Info (12021): Found 1 design units, including 1 entities, in source file qurt.v
    Info (12023): Found entity 1: qurt
Warning (12019): Can't analyze file -- file ../../../2015-??????/Pro3-fft/RTL/vga_fft.bdf is missing
Info (12127): Elaborating entity "vga_fft" for the top level hierarchy
Info (12128): Elaborating entity "ad_ctrl" for hierarchy "ad_ctrl:inst1"
Info (12128): Elaborating entity "fft_ip" for hierarchy "fft_ip:inst3"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_si_sose_so_b_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b_fft_131-transform
    Info (12023): Found entity 1: asj_fft_si_sose_so_b_fft_131
Info (12128): Elaborating entity "asj_fft_si_sose_so_b_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1"
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fkn1.tdf
    Info (12023): Found entity 1: scfifo_fkn1
Info (12128): Elaborating entity "scfifo_fkn1" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8ve1.tdf
    Info (12023): Found entity 1: a_dpfifo_8ve1
Info (12128): Elaborating entity "a_dpfifo_8ve1" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3m1.tdf
    Info (12023): Found entity 1: altsyncram_e3m1
Info (12128): Elaborating entity "altsyncram_e3m1" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|altsyncram_e3m1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cmpr_2l8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cmpr_2l8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_fgb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_sg7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_ggb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_m_k_counter_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_m_k_counter_fft_131
Info (12128): Elaborating entity "asj_fft_m_k_counter_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_rst_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_swd"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_in_write_sgl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl_fft_131-writer
    Info (12023): Found entity 1: asj_fft_in_write_sgl_fft_131
Info (12128): Elaborating entity "asj_fft_in_write_sgl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|asj_fft_tdl_bit_rst_fft_131:\gen_soe:delay_swd"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_unbburst_sose_ctrl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl_fft_131-burst_sw
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl_fft_131
Info (12128): Elaborating entity "asj_fft_unbburst_sose_ctrl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_1dp_ram_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram_fft_131-syn
    Info (12023): Found entity 1: asj_fft_1dp_ram_fft_131
Info (12128): Elaborating entity "asj_fft_1dp_ram_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_data_ram_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_fft_131-SYN
    Info (12023): Found entity 1: asj_fft_data_ram_fft_131
Info (12128): Elaborating entity "asj_fft_data_ram_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o354.tdf
    Info (12023): Found entity 1: altsyncram_o354
Info (12128): Elaborating entity "altsyncram_o354" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_o354:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dataadgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_dataadgen_fft_131
Info (12128): Elaborating entity "asj_fft_dataadgen_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr"
Info (12128): Elaborating entity "asj_fft_tdl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_de:del_twid_sel"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dft_bfp_sgl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl_fft_131-dft_r4
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl_fft_131
Info (12128): Elaborating entity "asj_fft_dft_bfp_sgl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_pround_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_pround_fft_131-AROUNDPIPE_SYNTH
    Info (12023): Found entity 1: asj_fft_pround_fft_131
Info (12128): Elaborating entity "asj_fft_pround_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6gj.tdf
    Info (12023): Found entity 1: add_sub_6gj
Info (12128): Elaborating entity "add_sub_6gj" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_o_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_fft_131-output_bfp
    Info (12023): Found entity 1: asj_fft_bfp_o_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_o_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_i_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_fft_131-input_bfp
    Info (12023): Found entity 1: asj_fft_bfp_i_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_i_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_i_fft_131:bfp_scale"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/apn_fft_cmult_cpx2_fft_131.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2_fft_131-model
    Info (12023): Found entity 1: apn_fft_cmult_cpx2_fft_131
Info (12128): Elaborating entity "apn_fft_cmult_cpx2_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/apn_fft_mult_cpx_fft_131.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx_fft_131-rtl
    Info (12023): Found entity 1: apn_fft_mult_cpx_fft_131
Info (12128): Elaborating entity "apn_fft_mult_cpx_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|apn_fft_mult_cpx_fft_131:\gen_infr_4cpx:calc_mult_4cpx"
Info (12128): Elaborating entity "asj_fft_pround_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5gj.tdf
    Info (12023): Found entity 1: add_sub_5gj
Info (12128): Elaborating entity "add_sub_5gj" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated"
Info (12128): Elaborating entity "asj_fft_tdl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:real_delay"
Info (12128): Elaborating entity "asj_fft_dft_bfp_sgl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_ctrl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl_fft_131-syn
    Info (12023): Found entity 1: asj_fft_bfp_ctrl_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_ctrl_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|asj_fft_tdl_bit_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass_2"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_twadsogen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_twadsogen_fft_131
Info (12128): Elaborating entity "asj_fft_twadsogen_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_3tdp_rom_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom_fft_131-syn
    Info (12023): Found entity 1: asj_fft_3tdp_rom_fft_131
Info (12128): Elaborating entity "asj_fft_3tdp_rom_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_twid_rom_tdp_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp_fft_131-SYN
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp_fft_131
Info (12128): Elaborating entity "asj_fft_twid_rom_tdp_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ud2.tdf
    Info (12023): Found entity 1: altsyncram_3ud2
Info (12128): Elaborating entity "altsyncram_3ud2" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_3ud2:auto_generated"
Info (12128): Elaborating entity "asj_fft_twid_rom_tdp_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ud2.tdf
    Info (12023): Found entity 1: altsyncram_4ud2
Info (12128): Elaborating entity "altsyncram_4ud2" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_4ud2:auto_generated"
Info (12128): Elaborating entity "asj_fft_twid_rom_tdp_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ud2.tdf
    Info (12023): Found entity 1: altsyncram_5ud2
Info (12128): Elaborating entity "altsyncram_5ud2" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_5ud2:auto_generated"
Info (12128): Elaborating entity "asj_fft_twid_rom_tdp_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utd2.tdf
    Info (12023): Found entity 1: altsyncram_utd2
Info (12128): Elaborating entity "altsyncram_utd2" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_utd2:auto_generated"
Info (12128): Elaborating entity "asj_fft_twid_rom_tdp_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vtd2.tdf
    Info (12023): Found entity 1: altsyncram_vtd2
Info (12128): Elaborating entity "altsyncram_vtd2" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_vtd2:auto_generated"
Info (12128): Elaborating entity "asj_fft_twid_rom_tdp_fft_131" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ud2.tdf
    Info (12023): Found entity 1: altsyncram_0ud2
Info (12128): Elaborating entity "altsyncram_0ud2" for hierarchy "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_0ud2:auto_generated"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo:inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo:inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ffq1.tdf
    Info (12023): Found entity 1: dcfifo_ffq1
Info (12128): Elaborating entity "dcfifo_ffq1" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nh6.tdf
    Info (12023): Found entity 1: a_graycounter_nh6
Info (12128): Elaborating entity "a_graycounter_nh6" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_nh6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jvb.tdf
    Info (12023): Found entity 1: a_graycounter_jvb
Info (12128): Elaborating entity "a_graycounter_jvb" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_jvb:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9691.tdf
    Info (12023): Found entity 1: altsyncram_9691
Info (12128): Elaborating entity "altsyncram_9691" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0r7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0r7
Info (12128): Elaborating entity "alt_synch_pipe_0r7" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp|dffpipe_b09:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hv7
Info (12128): Elaborating entity "alt_synch_pipe_hv7" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_hv7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7
Info (12128): Elaborating entity "mux_5r7" for hierarchy "fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "FIFO_clk" for hierarchy "FIFO_clk:inst8"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst9"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst9|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vgadrive" for hierarchy "vgadrive:inst12"
Info (12128): Elaborating entity "vga_control" for hierarchy "vga_control:inst11"
Warning (10230): Verilog HDL assignment warning at vga_control.v(31): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at vga_control.v(32): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at vga_control.v(125): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(126): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(127): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(128): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(129): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(130): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(131): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(134): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(135): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(136): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(137): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(138): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(139): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(140): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(353): truncated value with size 10 to match size of target (6)
Info (12128): Elaborating entity "bin_to_bcd_1" for hierarchy "vga_control:inst11|bin_to_bcd_1:U9"
Info (12128): Elaborating entity "display_rom" for hierarchy "vga_control:inst11|display_rom:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "number.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "576"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mhf1.tdf
    Info (12023): Found entity 1: altsyncram_mhf1
Info (12128): Elaborating entity "altsyncram_mhf1" for hierarchy "vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component|altsyncram_mhf1:auto_generated"
Info (12128): Elaborating entity "rom_title" for hierarchy "vga_control:inst11|rom_title:U6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "title.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "512"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tcf1.tdf
    Info (12023): Found entity 1: altsyncram_tcf1
Info (12128): Elaborating entity "altsyncram_tcf1" for hierarchy "vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component|altsyncram_tcf1:auto_generated"
Info (12128): Elaborating entity "cepin" for hierarchy "cepin:inst15"
Info (10041): Inferred latch for "f2[0]" at cepin.v(128)
Info (10041): Inferred latch for "f2[1]" at cepin.v(128)
Info (10041): Inferred latch for "f2[2]" at cepin.v(128)
Info (10041): Inferred latch for "f2[3]" at cepin.v(128)
Info (10041): Inferred latch for "f2[4]" at cepin.v(128)
Info (10041): Inferred latch for "f2[5]" at cepin.v(128)
Info (10041): Inferred latch for "f2[6]" at cepin.v(128)
Info (10041): Inferred latch for "f2[7]" at cepin.v(128)
Info (10041): Inferred latch for "f2[8]" at cepin.v(128)
Info (10041): Inferred latch for "f2[9]" at cepin.v(128)
Info (10041): Inferred latch for "f2[10]" at cepin.v(128)
Info (10041): Inferred latch for "f2[11]" at cepin.v(128)
Info (10041): Inferred latch for "f2[12]" at cepin.v(128)
Info (10041): Inferred latch for "f2[13]" at cepin.v(128)
Info (10041): Inferred latch for "f2[14]" at cepin.v(128)
Info (10041): Inferred latch for "f2[15]" at cepin.v(128)
Info (10041): Inferred latch for "f2[16]" at cepin.v(128)
Info (10041): Inferred latch for "f2[17]" at cepin.v(128)
Info (10041): Inferred latch for "f2[18]" at cepin.v(128)
Info (10041): Inferred latch for "f2[19]" at cepin.v(128)
Info (10041): Inferred latch for "f1[0]" at cepin.v(127)
Info (10041): Inferred latch for "f1[1]" at cepin.v(127)
Info (10041): Inferred latch for "f1[2]" at cepin.v(127)
Info (10041): Inferred latch for "f1[3]" at cepin.v(127)
Info (10041): Inferred latch for "f1[4]" at cepin.v(127)
Info (10041): Inferred latch for "f1[5]" at cepin.v(127)
Info (10041): Inferred latch for "f1[6]" at cepin.v(127)
Info (10041): Inferred latch for "f1[7]" at cepin.v(127)
Info (10041): Inferred latch for "f1[8]" at cepin.v(127)
Info (10041): Inferred latch for "f1[9]" at cepin.v(127)
Info (10041): Inferred latch for "f1[10]" at cepin.v(127)
Info (10041): Inferred latch for "f1[11]" at cepin.v(127)
Info (10041): Inferred latch for "f1[12]" at cepin.v(127)
Info (10041): Inferred latch for "f1[13]" at cepin.v(127)
Info (10041): Inferred latch for "f1[14]" at cepin.v(127)
Info (10041): Inferred latch for "f1[15]" at cepin.v(127)
Info (10041): Inferred latch for "f1[16]" at cepin.v(127)
Info (10041): Inferred latch for "f1[17]" at cepin.v(127)
Info (10041): Inferred latch for "f1[18]" at cepin.v(127)
Info (10041): Inferred latch for "f1[19]" at cepin.v(127)
Info (12128): Elaborating entity "rom_control" for hierarchy "rom_control:inst2"
Warning (10230): Verilog HDL assignment warning at rom_control.v(88): truncated value with size 12 to match size of target (11)
Info (12128): Elaborating entity "mult" for hierarchy "rom_control:inst2|mult:U1"
Info (12128): Elaborating entity "altsquare" for hierarchy "rom_control:inst2|mult:U1|altsquare:altsquare_component"
Info (12130): Elaborated megafunction instantiation "rom_control:inst2|mult:U1|altsquare:altsquare_component"
Info (12133): Instantiated megafunction "rom_control:inst2|mult:U1|altsquare:altsquare_component" with the following parameter:
    Info (12134): Parameter "data_width" = "12"
    Info (12134): Parameter "lpm_type" = "ALTSQUARE"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsquare_kvd.tdf
    Info (12023): Found entity 1: altsquare_kvd
Info (12128): Elaborating entity "altsquare_kvd" for hierarchy "rom_control:inst2|mult:U1|altsquare:altsquare_component|altsquare_kvd:auto_generated"
Info (12128): Elaborating entity "qurt" for hierarchy "rom_control:inst2|qurt:U3"
Info (12128): Elaborating entity "altsqrt" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "13"
    Info (12134): Parameter "r_port_width" = "14"
    Info (12134): Parameter "width" = "25"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ejc.tdf
    Info (12023): Found entity 1: add_sub_ejc
Info (12128): Elaborating entity "add_sub_ejc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]|add_sub_ejc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_djc.tdf
    Info (12023): Found entity 1: add_sub_djc
Info (12128): Elaborating entity "add_sub_djc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]|add_sub_djc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cjc.tdf
    Info (12023): Found entity 1: add_sub_cjc
Info (12128): Elaborating entity "add_sub_cjc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]|add_sub_cjc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bjc.tdf
    Info (12023): Found entity 1: add_sub_bjc
Info (12128): Elaborating entity "add_sub_bjc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]|add_sub_bjc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ajc.tdf
    Info (12023): Found entity 1: add_sub_ajc
Info (12128): Elaborating entity "add_sub_ajc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]|add_sub_ajc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9jc.tdf
    Info (12023): Found entity 1: add_sub_9jc
Info (12128): Elaborating entity "add_sub_9jc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]|add_sub_9jc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1ic.tdf
    Info (12023): Found entity 1: add_sub_1ic
Info (12128): Elaborating entity "add_sub_1ic" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]|add_sub_1ic:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0ic.tdf
    Info (12023): Found entity 1: add_sub_0ic
Info (12128): Elaborating entity "add_sub_0ic" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]|add_sub_0ic:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vhc.tdf
    Info (12023): Found entity 1: add_sub_vhc
Info (12128): Elaborating entity "add_sub_vhc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]|add_sub_vhc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uhc.tdf
    Info (12023): Found entity 1: add_sub_uhc
Info (12128): Elaborating entity "add_sub_uhc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]|add_sub_uhc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_thc.tdf
    Info (12023): Found entity 1: add_sub_thc
Info (12128): Elaborating entity "add_sub_thc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]|add_sub_thc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_shc.tdf
    Info (12023): Found entity 1: add_sub_shc
Info (12128): Elaborating entity "add_sub_shc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]|add_sub_shc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qhc.tdf
    Info (12023): Found entity 1: add_sub_qhc
Info (12128): Elaborating entity "add_sub_qhc" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]|add_sub_qhc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:inst10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:inst10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:inst10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mut1.tdf
    Info (12023): Found entity 1: altsyncram_mut1
Info (12128): Elaborating entity "altsyncram_mut1" for hierarchy "ram:inst10|altsyncram:altsyncram_component|altsyncram_mut1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s784.tdf
    Info (12023): Found entity 1: altsyncram_s784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram:inst10|altsyncram:altsyncram_component|altsyncram_mut1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|altsyncram_e3m1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|altsyncram_e3m1:FIFOram|q_b[25]"
Info (13014): Ignored 285 buffer(s)
    Info (13016): Ignored 13 CARRY_SUM buffer(s)
    Info (13019): Ignored 272 SOFT buffer(s)
Info (278001): Inferred 29 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:inst11|Mod5"
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf
    Info (12023): Found entity 1: lpm_divide_k3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf
    Info (12023): Found entity 1: lpm_divide_f3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf
    Info (12023): Found entity 1: alt_u_div_ave
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Div11"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Div11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Mod15"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Mod15" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Div10"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Div10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Div9"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Div9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf
    Info (12023): Found entity 1: lpm_divide_scm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info (12023): Found entity 1: alt_u_div_a2f
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Div7"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Div8"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Div8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12130): Elaborated megafunction instantiation "vga_control:inst11|lpm_divide:Div6"
Info (12133): Instantiated megafunction "vga_control:inst11|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info (12023): Found entity 1: lpm_divide_tcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): ""FFT" (6AF7_0034)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature FFT MegaCore v6.1
        Warning (265074): The output signals source_real, source_imag and source_exp will go low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/Electronic-competition/2015/Pro3-fft/Pro/output_files/vga_fft.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 95 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11445 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 10660 logic cells
    Info (21064): Implemented 728 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 806 megabytes
    Info: Processing ended: Wed Aug 02 20:36:13 2017
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Electronic-competition/2015/Pro3-fft/Pro/output_files/vga_fft.map.smsg.


