module Semantics where

open import Data.Bool using (Bool; true; false)
open import Data.Product
open import Relation.Binary.PropositionalEquality using (_â‰¡_; refl; sym; trans; cong; congâ‚‚; subst; substâ‚‚; _â‰¢_)
open import Data.Maybe using (Maybe; nothing; just)
open import Function using (case_of_)
--open import Function.Bijection

open import Agda.Builtin.Nat
import Data.Nat as Nat
open import Data.Nat using (â„•; zero; suc; _+_)

import Data.Fin as Fin
open import Data.Fin using (Fin; toâ„•; fromâ„•<; _<_)

import Data.Vec as Vec
open import Data.Vec using (Vec; []; _âˆ·_; _[_]=_; _[_]â‰”_; take; drop)
open import Data.Vec.Properties

open import Data.List

--- --- ---


-- This datatype will label our semantics, thus making our
-- relation a labeled transition relation. The Request
-- constructor can be seen as a command by the CPU to load
-- an address from memory to the register. Ï„ is the "Silent"
-- transition (Ï„ is used to denote this by convention)
data Label {Target Address : Set} : Set where

  -- This label indicates a load instruction
  --Load : Target â†’ Address â†’ Label

  -- These labels are "background instructions" that
  -- are "unobservable"
  Ï„ : Target â†’ Address â†’ Label


module BitWidth where
  data BitWidth : Set where
    BW : â„• â†’ BitWidth
  
  -- What range of decimal numbers is covered by a given bitwidth?
  bitWidthRange : BitWidth â†’ â„•
  bitWidthRange (BW w) = 2 Nat.^ w
  
  -- A â„• which could be represented by a given BitWidth.
  FinBitWidth : BitWidth â†’ Set
  FinBitWidth bw = Fin (bitWidthRange bw)

open BitWidth

Word : Set
Word = â„•

module Memory {addrWidth : BitWidth} where
  Address : Set
  Address = FinBitWidth addrWidth

  memWordCount : â„• 
  memWordCount = bitWidthRange addrWidth

  Memory : Set
  Memory = Vec Word memWordCount

  memAccess : Memory â†’ Address â†’ Word
  memAccess = Vec.lookup

module RegFile {regCount : â„•} where
  RegName : Set
  RegName = Fin regCount

  RegFile : Set
  RegFile = Vec Word regCount

  regAccess : RegFile â†’ RegName â†’ Word
  regAccess = Vec.lookup

module DirectMemoryAccess {addrWidth regCount} where
  open module Memory' = Memory {addrWidth}  public
  open module RegFile' = RegFile {regCount} public

  State : Set
  State = Memory Ã— RegFile
        
  data _[_]âŸ¶â‚_ : State â†’ Label â†’ State â†’ Set where

    -- Nathan: `mem [ addr ]= val` is a weaking of `val â‰¡ memAccess mem addr`.
    -- IMO, it's better because we have a lemma in the stdlib that lets us
    -- recover `memAccess mem addr â‰¡ val`, and we can now also use
    -- `mem [ addr ]= val` in proofs which require that type.

    -- Nathan: Where does regname come from? Should it be included in the Request?
    load : âˆ€ {mem : Memory} {addr : Address}
             {reg : RegFile} {regname : RegName}
             {val : Word}
         --â†’ val â‰¡ memAccess mem addr
         â†’ mem [ addr ]= val 
           ------------------------
         â†’ (mem , reg) [ Ï„ regname addr ]âŸ¶â‚ (mem , reg [ regname ]â‰” val)

module DirectlyMappedCacheMemoryAccess
       {addrWidthâ„• regCount indexWidthâ„• offsetWidthâ„•}
       {iw+owâ‰¤aw : indexWidthâ„• Nat.+ offsetWidthâ„• Nat.â‰¤ addrWidthâ„•}
       where
  open module DMA = DirectMemoryAccess {BW addrWidthâ„•} {regCount} public

  tagWidthâ„• = addrWidthâ„• Nat.âˆ¸ (indexWidthâ„• Nat.+ offsetWidthâ„•)
  rowAddrWidthâ„• = tagWidthâ„• Nat.+ indexWidthâ„•

  tagWidth = BW tagWidthâ„•
  indexWidth = BW indexWidthâ„•
  offsetWidth = BW offsetWidthâ„•
  rowAddressWidth = BW rowAddrWidthâ„•

  Tag = FinBitWidth tagWidth
  Index = FinBitWidth indexWidth
  Offset = FinBitWidth offsetWidth
  RowAddress = FinBitWidth rowAddressWidth

  cacheLineCount : â„•
  cacheLineCount = bitWidthRange (BW indexWidthâ„•)

  cacheRowSlotCount : â„•
  cacheRowSlotCount = bitWidthRange (BW offsetWidthâ„•)

  Row = Vec Word cacheRowSlotCount

  record CacheLine : Set where
    constructor CL
    field
      valid : Bool
      tag : Tag
      row : Row
      -- Î» offset â†’ Word

  Cache : Set
  Cache = Vec CacheLine cacheLineCount
  -- Î» index â†’ cacheLine

  data _[_ï¹_ï¹_]=_ : Cache â†’ Tag â†’ Index â†’ Offset â†’ Word â†’ Set where
    cacheAccess : âˆ€ cache tag index offset {row} {val}
        â†’ cache [ index ]= CL true tag row
        â†’ row [ offset ]= val
        â†’ cache [ tag ï¹ index ï¹ offset ]= val


  -- This function does a memory lookup with "more steps"
  lookup-with : (Address â†’ Tag Ã— Index Ã— Offset) â†’
                (Memory â†’ Tag â†’ Index â†’ Row) â†’
                Memory â†’ Address â†’ Word
  lookup-with ð’‡ ð’ˆ mem addr =
    let (tag , index , offset) = ð’‡ addr
        row = ð’ˆ mem tag index
    in  Vec.lookup row offset

  -- The 'signature' is an abstract set of functions
  -- that yield an abstract implementation of the algorithm
  -- which does the cache and address manipulation
  record Interface : Set where
    field
      toBitVec : Address â†’ Tag Ã— Index Ã— Offset
      fetchRow : Memory â†’ Tag â†’ Index â†’ Row
      lemmaâ‚ : âˆ€{mem : Memory} {addr : Address} {val : Word} â†’
               mem [ addr ]= val â†’
               let (tag , index , offset) = toBitVec addr
                   row = fetchRow mem tag index
               in  row [ offset ]= val
      lemmaâ‚‚ : âˆ€{mem : Memory} â†’
               (âˆ€(addr : Address) â†’
               Vec.lookup mem addr â‰¡ lookup-with toBitVec fetchRow mem addr) 

  open Interface

  -- think of fetching a row as a window into memory
  -- dropping all the values in memory up to the rowAddr
  -- from there, taking (bitWidthRange offsetWidth) values
  -- with that view, it's easier to see how offset points at the same value as mem[addr]=

  data lookupinator : Address â†’ Tag Ã— Index Ã— Offset â†’ RowAddress â†’ Memory â†’ Row â†’ Set where
    lookupinated :
      âˆ€ {addr : Address} {tag : Tag} {index : Index} {offset : Offset} â†’
      --     tag â‰¡ addr / bitWidthRange offsetWidth / bitWidthRange indexWidth % bitWidthRange tagWidth
      --   index â‰¡ addr / bitWidthRange offsetWidth                            % bitWidthRange indexWidth
      --  offset â‰¡ addr                                                        % bitWidthRange offsetWidth
      âˆ€ {rowAddr : RowAddress} â†’
      -- rowAddr â‰¡ addr / bitWidthRange offsetWidth                            % bitWidthRange (tagWidth + indexWidth)
      âˆ€ {mem : Memory} {row : Row} â†’
      -- row [ offset ]= val â†’
      lookupinator addr (tag , index , offset) rowAddr mem row

  data bitify : Address â†’ Tag Ã— Index Ã— Offset â†’ Set where
    bitified : âˆ€ {addr : Address} {tag : Tag} {index : Index} {offset : Offset}
      --    tag â‰¡ addr / bitWidthRange offsetWidth / bitWidthRange indexWidth % bitWidthRange tagWidth
      --  index â‰¡ addr / bitWidthRange offsetWidth                            % bitWidthRange indexWidth
      -- offset â‰¡ addr                                                        % bitWidthRange offsetWidth
      â†’ bitify addr (tag , index , offset)

  data catbits : Tag Ã— Index â†’ RowAddress â†’ Set where
    cattedbits : âˆ€ {tag : Tag} {index : Index} {rowAddr : RowAddress}
      -- ...
      â†’ catbits (tag , index) rowAddr

  data fetch : Memory â†’ RowAddress â†’ Row â†’ Set where
    fetched : âˆ€ {mem : Memory} {rowAddr : RowAddress} {row : Row}
      -- ...
      â†’ fetch mem rowAddr row

  -- We can use a state machine approach for âŸ¶â‚‚
  -- A configuration is a combination of the mutable memory and registers
  -- along with a state variable that represents what "process" we are
  -- currently doing.
  data Process : Set where

    Idle : Process
    Access : Process
    Allocate : Process
    Write : Word â†’ Process
      
  
  Config : Set
  Config = Process Ã— Memory Ã— RegFile Ã— Cache

  --pattern _,_,_ a b c = a , (b , c)



  -- Now make a sub-module which assumes an interface
  -- This eliminates the previous need to "thread" the interface around.
  module DMASemantics (ð‘° : Interface) where

    private
      variable
        reg-name : RegName
        addr : Address
        ð‘š : Memory
        ð‘Ÿ ð‘Ÿ' : RegFile
        Ïƒ Ïƒ' : Cache
        tag : Tag
        index : Index
        offset : Offset

    -- Transistion system for cache model
    data _[_]âŸ¶â‚‚_ : Config â†’ Label â†’ Config â†’ Set where

      -- processor requests to do something with the address
      req-rule :  (Idle , ð‘š , ð‘Ÿ , Ïƒ) [ Ï„ reg-name addr ]âŸ¶â‚‚ (Access , ð‘š , ð‘Ÿ , Ïƒ)

      -- If a hit, proceed to attemp to write the value to a register
      hit-rule : âˆ€ {val} â†’
                 let (tag , index , offset) = toBitVec ð‘° addr
                 in Ïƒ [ tag ï¹ index ï¹ offset ]= val â†’
                    (Access , ð‘š , ð‘Ÿ , Ïƒ) [ Ï„ reg-name addr ]âŸ¶â‚‚ (Write val , ð‘š , ð‘Ÿ , Ïƒ)


      -- Write the value to the target register, then return to waiting for next request
      write-rule : let (tag , index , offset) = toBitVec ð‘° addr
                       row = fetchRow ð‘° ð‘š tag index
                       val = Vec.lookup row offset
                       ð‘Ÿ' = ð‘Ÿ [ reg-name ]â‰” val
                   in (Write val , ð‘š , ð‘Ÿ , Ïƒ) [ Ï„ reg-name addr ]âŸ¶â‚‚ (Idle , ð‘š , ð‘Ÿ' , Ïƒ)

      -- We can't provide a proof of a cache hit, therefore we can only apply this reduction
      miss-rule : (Access , ð‘š , ð‘Ÿ , Ïƒ) [ Ï„ reg-name addr ]âŸ¶â‚‚ (Allocate , ð‘š , ð‘Ÿ , Ïƒ)

      -- We allocate a new line in the cache (thus updating it), then go back to
      -- comparing tags. The idea _now_ we can provide a proof of a cache hit and
      -- successfully move on to the write stage
      allocate-rule : âˆ€{ð‘š ð‘Ÿ Ïƒ reg-name addr} â†’
                      let (tag , index , offset) = toBitVec ð‘° addr
                          row = fetchRow ð‘° ð‘š tag index
                          line = CL true tag row
                          Ïƒ' = Ïƒ [ index ]â‰” line
                      in (Allocate , ð‘š , ð‘Ÿ , Ïƒ) [ Ï„ reg-name addr  ]âŸ¶â‚‚ (Access , ð‘š , ð‘Ÿ , Ïƒ')


    -- The transitive closure of the transition system
    data _[_]âŸ¶â‚‚â‹†_ : Config â†’ List (Label {RegName} {Address}) â†’ Config â†’ Set where

      step-refl : âˆ€{c} â†’ c [ [] ]âŸ¶â‚‚â‹† c

      step-close : âˆ€{c c' c'' Î± L} â†’
                   c  [ Î± ]âŸ¶â‚‚ c' â†’
                   c' [ L ]âŸ¶â‚‚â‹† c'' â†’
                   c  [ (Î± âˆ· L) ]âŸ¶â‚‚â‹† c''

    -- Let's us lift from a single step.
    step-lift : âˆ€{c c' Î±} â†’ c [ Î± ]âŸ¶â‚‚ c' â†’ c [ Î± âˆ· [] ]âŸ¶â‚‚â‹† c'
    step-lift step = step-close step step-refl

    -- Introduction form : what is an easy way to write a chain of steps?
   -- _âŸ¶âŸ¨_âŸ©_ : âˆ€{Î± L ð‘°}

    -- Note : This lemma is similar to injectivity. It says that lookups directly in
    -- memory give the same value as the "lookup-with" some functions that do the
    -- splitting of the address into tag-index-offset then retreive the relevant row.
    equiv-lookups : âˆ€{val} (mem : Memory) ð‘° addr â†’
             mem [ addr ]= val â†’
             let val' = lookup-with (toBitVec ð‘°) (fetchRow ð‘°) mem addr
             in mem [ addr ]= val'
    equiv-lookups mem ð‘° addr mem[addr]=val = lookupâ‡’[]= addr mem (lemmaâ‚‚ ð‘° addr)

    -- Allocation step really does insert the line in the cache.
    Lemma : âˆ€{reg-name val} addr ð‘š Ïƒ Ïƒ' â†’
            ð‘š [ addr ]= val â†’
            (Allocate , ð‘š , ð‘Ÿ , Ïƒ) [ Ï„ reg-name addr ]âŸ¶â‚‚ (Access , ð‘š , ð‘Ÿ , Ïƒ') â†’
            let (tag , index , offset) = toBitVec ð‘° addr
                row = fetchRow ð‘° ð‘š tag index
                val = Vec.lookup row offset
            in Ïƒ' [ tag ï¹ index ï¹ offset ]= val
    Lemma addr ð‘š Ïƒ .(Ïƒ [ _ ]â‰” CL true _ _) mem[addr]=val allocate-rule =
      let (tag , index , offset) = toBitVec ð‘° addr
          row = fetchRow ð‘° ð‘š tag index
          val = Vec.lookup row offset
      in  cacheAccess (Ïƒ [ _ ]â‰” CL true _ _) tag index offset
                      ([]â‰”-updates _ index)
                      (lemmaâ‚ ð‘° (equiv-lookups ð‘š ð‘° addr mem[addr]=val))


    ConfigSpec = Memory Ã— RegFile

    -- An observational equivalence relation
    data _âˆ¼_ : ConfigSpec â†’ Config â†’ Set where

      obs-equiv : âˆ€ ((mem , reg) : ConfigSpec)
                  ((s , memâ€  , regâ€  , Ïƒ) : Config) â†’
                  mem â‰¡ memâ€  Ã— reg â‰¡ regâ€  Ã— s â‰¡ Idle â†’
                  (mem , reg) âˆ¼ (s , memâ€  , regâ€  , Ïƒ)


    -- notation: Câ€  is the target configuration (the cache model)
    -- and C' is the spec configuration (non-cache)
    data Leg (Câ€  : Config) (C' : ConfigSpec) : Set where

      leg : âˆ€{Câ€ ' : Config} {L} â†’
            Câ€  [ L ]âŸ¶â‚‚â‹† Câ€ ' â†’
            C' âˆ¼ Câ€ ' â†’
            Leg Câ€  C'


    simulation' : âˆ€(C Câ€² : ConfigSpec) (Câ€  : Config) â†’
                  âˆ€ reg-name addr â†’
                  C âˆ¼ Câ€  â†’
                  C [ Ï„ reg-name addr ]âŸ¶â‚ Câ€² â†’
                  Leg Câ€  Câ€²
    simulation' (mem , reg) Câ€² (Idle , memâ€  , regâ€  , Ïƒ) reg-name addr
                (obs-equiv _ _ (memâ‰¡memâ€  , regâ‰¡regâ€  , sâ‰¡Idle))
                (load {val = val} mem[addr]=val) = construction
      where
        -- This controls what address and register we are manipulating
        Î± : Label
        Î± = Ï„ reg-name addr

        stepâ‚ : (Idle , memâ€  , regâ€  , Ïƒ) [ Î± ]âŸ¶â‚‚ (Access , memâ€  , regâ€  , Ïƒ)
        stepâ‚ = req-rule

        stepâ‚‚ : (Access , memâ€  , regâ€  , Ïƒ) [ Î± ]âŸ¶â‚‚ (Allocate , memâ€  , regâ€  , Ïƒ)
        stepâ‚‚ = miss-rule

        -- construct the new cache
        Ïƒâ€² : Cache
        Ïƒâ€² = let (tag , index , offset) = toBitVec ð‘° addr
                 row = fetchRow ð‘° memâ€  tag index
                 line = CL true tag row
             in  Ïƒ [ index ]â‰” line

        -- most important step: allocating a line to the new cache
        stepâ‚ƒ : (Allocate , memâ€  , regâ€  , Ïƒ) [ Î± ]âŸ¶â‚‚ (Access , memâ€  , regâ€  , Ïƒâ€²)
        stepâ‚ƒ = allocate-rule

        -- retrieve the value
        valâ€² : Word
        valâ€² = lookup-with (toBitVec ð‘°) (fetchRow ð‘°) memâ€  addr

        -- This lemma derives from the fact that equivalence mem â‰¡ memâ€  holds
        -- initially and that the Interface provides equivalent lookups
        lemma : memâ€  [ addr ]= valâ€²
        lemma = equiv-lookups memâ€  ð‘° addr (subst _ memâ‰¡memâ€  mem[addr]=val)

        -- using the Lemma and the construction in the previous step,
        -- we can now prove existence of a hit and go to the write step
        stepâ‚„ : (Access , memâ€  , regâ€  , Ïƒâ€²) [ Î± ]âŸ¶â‚‚ (Write valâ€² , memâ€  , regâ€  , Ïƒâ€²)
        stepâ‚„ = hit-rule (Lemma addr memâ€  Ïƒ Ïƒâ€² lemma stepâ‚ƒ)

        -- construct the new register
        regâ€ â€² : RegFile
        regâ€ â€² = regâ€  [ reg-name ]â‰” valâ€²

        -- final step, write to the register then wait for new request
        stepâ‚… : (Write valâ€² , memâ€  , regâ€  , Ïƒâ€²) [ Î± ]âŸ¶â‚‚ (Idle , memâ€  , regâ€ â€² , Ïƒâ€²)
        stepâ‚… = write-rule

        -- We are back to "Idle" so the simulation took 5 steps.
        L : List Label
        L = Î± âˆ· Î± âˆ· Î± âˆ· Î± âˆ· Î± âˆ· []

        -- Here is our resting place
        Câ€ â€² : Config
        Câ€ â€² = (Idle , memâ€  , regâ€ â€² , Ïƒâ€²)

        -- combine all steps into a sequence
        steps : (Idle , memâ€  , regâ€  , Ïƒ) [ L ]âŸ¶â‚‚â‹† Câ€ â€²
        steps = step-close stepâ‚ (step-close stepâ‚‚ (step-close stepâ‚ƒ (step-close stepâ‚„ (step-lift stepâ‚…))))

        -- Now we need to prove equivalence of Câ€² and Câ€ â€²
        -- This involves proving:
        -- 1. mem â‰¡ memâ€   (holds by hypothesis since we dont do stores)
        -- 2. reg [ reg-name ]â‰” val â‰¡ regâ€  [ reg-name ]â‰” valâ€²
        --   2.1 this requires proving val â‰¡ valâ€² which holds because we used an interface
        -- 3. s â‰¡ Idle which holds by refl
        Câ€²âˆ¼Câ€ â€² : Câ€² âˆ¼ Câ€ â€²
        Câ€²âˆ¼Câ€ â€² = obs-equiv Câ€² Câ€ â€² (memâ‰¡memâ€  , regâ€²â‰¡regâ€ â€² , refl)
          where
            -- This follows form the fact that lookups with an interface are injective +
            -- that initially mem â‰¡ memâ€  by hypothesis on C âˆ¼ Câ€ 
            valâ‰¡valâ€² : val â‰¡ valâ€²
            valâ‰¡valâ€² = []=-injective (subst _ memâ‰¡memâ€  mem[addr]=val) lemma

            -- Basically a series of substitutions
            regâ€²â‰¡regâ€ â€² : reg [ reg-name ]â‰” val â‰¡ regâ€  [ reg-name ]â‰” valâ€²
            regâ€²â‰¡regâ€ â€² = congâ‚‚ (Î» reg val â†’ reg [ reg-name ]â‰” val) regâ‰¡regâ€  valâ‰¡valâ€²
        
        construction = leg steps Câ€²âˆ¼Câ€ â€²
