
Signal_Strength.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a38  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000900  08006bc8  08006bc8  00016bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074c8  080074c8  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080074c8  080074c8  000174c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074d0  080074d0  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074d0  080074d0  000174d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080074d4  080074d4  000174d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080074d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          00004e48  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004eb4  20004eb4  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012316  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000359d  00000000  00000000  000323f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012d0  00000000  00000000  00035998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e8a  00000000  00000000  00036c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000265f1  00000000  00000000  00037af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000159de  00000000  00000000  0005e0e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000df39e  00000000  00000000  00073ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005b00  00000000  00000000  00152e60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00158960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006bb0 	.word	0x08006bb0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006bb0 	.word	0x08006bb0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4a07      	ldr	r2, [pc, #28]	; (80005a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800058c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	4a06      	ldr	r2, [pc, #24]	; (80005ac <vApplicationGetIdleTaskMemory+0x30>)
 8000592:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000088 	.word	0x20000088
 80005ac:	200000dc 	.word	0x200000dc

080005b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005b4:	4b04      	ldr	r3, [pc, #16]	; (80005c8 <__NVIC_GetPriorityGrouping+0x18>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	0a1b      	lsrs	r3, r3, #8
 80005ba:	f003 0307 	and.w	r3, r3, #7
}
 80005be:	4618      	mov	r0, r3
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	db0b      	blt.n	80005f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	f003 021f 	and.w	r2, r3, #31
 80005e4:	4907      	ldr	r1, [pc, #28]	; (8000604 <__NVIC_EnableIRQ+0x38>)
 80005e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ea:	095b      	lsrs	r3, r3, #5
 80005ec:	2001      	movs	r0, #1
 80005ee:	fa00 f202 	lsl.w	r2, r0, r2
 80005f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	e000e100 	.word	0xe000e100

08000608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	6039      	str	r1, [r7, #0]
 8000612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000618:	2b00      	cmp	r3, #0
 800061a:	db0a      	blt.n	8000632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	b2da      	uxtb	r2, r3
 8000620:	490c      	ldr	r1, [pc, #48]	; (8000654 <__NVIC_SetPriority+0x4c>)
 8000622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000626:	0112      	lsls	r2, r2, #4
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	440b      	add	r3, r1
 800062c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000630:	e00a      	b.n	8000648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4908      	ldr	r1, [pc, #32]	; (8000658 <__NVIC_SetPriority+0x50>)
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	f003 030f 	and.w	r3, r3, #15
 800063e:	3b04      	subs	r3, #4
 8000640:	0112      	lsls	r2, r2, #4
 8000642:	b2d2      	uxtb	r2, r2
 8000644:	440b      	add	r3, r1
 8000646:	761a      	strb	r2, [r3, #24]
}
 8000648:	bf00      	nop
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	e000e100 	.word	0xe000e100
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800065c:	b480      	push	{r7}
 800065e:	b089      	sub	sp, #36	; 0x24
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	f003 0307 	and.w	r3, r3, #7
 800066e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000670:	69fb      	ldr	r3, [r7, #28]
 8000672:	f1c3 0307 	rsb	r3, r3, #7
 8000676:	2b04      	cmp	r3, #4
 8000678:	bf28      	it	cs
 800067a:	2304      	movcs	r3, #4
 800067c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	3304      	adds	r3, #4
 8000682:	2b06      	cmp	r3, #6
 8000684:	d902      	bls.n	800068c <NVIC_EncodePriority+0x30>
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3b03      	subs	r3, #3
 800068a:	e000      	b.n	800068e <NVIC_EncodePriority+0x32>
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000690:	f04f 32ff 	mov.w	r2, #4294967295
 8000694:	69bb      	ldr	r3, [r7, #24]
 8000696:	fa02 f303 	lsl.w	r3, r2, r3
 800069a:	43da      	mvns	r2, r3
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	401a      	ands	r2, r3
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006a4:	f04f 31ff 	mov.w	r1, #4294967295
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	fa01 f303 	lsl.w	r3, r1, r3
 80006ae:	43d9      	mvns	r1, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	4313      	orrs	r3, r2
         );
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3724      	adds	r7, #36	; 0x24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr

080006c2 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80006c2:	b480      	push	{r7}
 80006c4:	b083      	sub	sp, #12
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	68db      	ldr	r3, [r3, #12]
 80006ce:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	60da      	str	r2, [r3, #12]
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80006e2:	b480      	push	{r7}
 80006e4:	b083      	sub	sp, #12
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	691b      	ldr	r3, [r3, #16]
 80006ee:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	695b      	ldr	r3, [r3, #20]
 80006fa:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	615a      	str	r2, [r3, #20]
}
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
	...

08000710 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000718:	4b08      	ldr	r3, [pc, #32]	; (800073c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800071a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800071c:	4907      	ldr	r1, [pc, #28]	; (800073c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4313      	orrs	r3, r2
 8000722:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000724:	4b05      	ldr	r3, [pc, #20]	; (800073c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4013      	ands	r3, r2
 800072c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800072e:	68fb      	ldr	r3, [r7, #12]
}
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	40023800 	.word	0x40023800

08000740 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000748:	4b08      	ldr	r3, [pc, #32]	; (800076c <LL_APB1_GRP1_EnableClock+0x2c>)
 800074a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800074c:	4907      	ldr	r1, [pc, #28]	; (800076c <LL_APB1_GRP1_EnableClock+0x2c>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4313      	orrs	r3, r2
 8000752:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000754:	4b05      	ldr	r3, [pc, #20]	; (800076c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000756:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	4013      	ands	r3, r2
 800075c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800075e:	68fb      	ldr	r3, [r7, #12]
}
 8000760:	bf00      	nop
 8000762:	3714      	adds	r7, #20
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	40023800 	.word	0x40023800

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b5b0      	push	{r4, r5, r7, lr}
 8000772:	b08c      	sub	sp, #48	; 0x30
 8000774:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000776:	f000 fc65 	bl	8001044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800077a:	f000 f83f 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f000 f907 	bl	8000990 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000782:	f000 f8a5 	bl	80008d0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  gsm_init();
 8000786:	f003 f905 	bl	8003994 <gsm_init>
  status = xTaskCreate(gsm_handler, "GSM_Task", 200, NULL, 2, &task1_handle);
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	9301      	str	r3, [sp, #4]
 8000790:	2302      	movs	r3, #2
 8000792:	9300      	str	r3, [sp, #0]
 8000794:	2300      	movs	r3, #0
 8000796:	22c8      	movs	r2, #200	; 0xc8
 8000798:	4914      	ldr	r1, [pc, #80]	; (80007ec <main+0x7c>)
 800079a:	4815      	ldr	r0, [pc, #84]	; (80007f0 <main+0x80>)
 800079c:	f003 fba0 	bl	8003ee0 <xTaskCreate>
 80007a0:	6278      	str	r0, [r7, #36]	; 0x24

  configASSERT(status == pdPASS);
 80007a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d00a      	beq.n	80007be <main+0x4e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80007a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007ac:	f383 8811 	msr	BASEPRI, r3
 80007b0:	f3bf 8f6f 	isb	sy
 80007b4:	f3bf 8f4f 	dsb	sy
 80007b8:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80007ba:	bf00      	nop
 80007bc:	e7fe      	b.n	80007bc <main+0x4c>


  //Start the FreeRTOS Scheduler

  vTaskStartScheduler();
 80007be:	f003 fcf9 	bl	80041b4 <vTaskStartScheduler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007c2:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <main+0x84>)
 80007c4:	463c      	mov	r4, r7
 80007c6:	461d      	mov	r5, r3
 80007c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80007d4:	463b      	mov	r3, r7
 80007d6:	2100      	movs	r1, #0
 80007d8:	4618      	mov	r0, r3
 80007da:	f003 fa10 	bl	8003bfe <osThreadCreate>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a05      	ldr	r2, [pc, #20]	; (80007f8 <main+0x88>)
 80007e2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007e4:	f003 fa04 	bl	8003bf0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <main+0x78>
 80007ea:	bf00      	nop
 80007ec:	08006bc8 	.word	0x08006bc8
 80007f0:	08000c4d 	.word	0x08000c4d
 80007f4:	08006be0 	.word	0x08006be0
 80007f8:	200002dc 	.word	0x200002dc

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b094      	sub	sp, #80	; 0x50
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	f107 0320 	add.w	r3, r7, #32
 8000806:	2230      	movs	r2, #48	; 0x30
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f004 ff90 	bl	8005730 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	4b28      	ldr	r3, [pc, #160]	; (80008c8 <SystemClock_Config+0xcc>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000828:	4a27      	ldr	r2, [pc, #156]	; (80008c8 <SystemClock_Config+0xcc>)
 800082a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800082e:	6413      	str	r3, [r2, #64]	; 0x40
 8000830:	4b25      	ldr	r3, [pc, #148]	; (80008c8 <SystemClock_Config+0xcc>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800083c:	2300      	movs	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	4b22      	ldr	r3, [pc, #136]	; (80008cc <SystemClock_Config+0xd0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a21      	ldr	r2, [pc, #132]	; (80008cc <SystemClock_Config+0xd0>)
 8000846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800084a:	6013      	str	r3, [r2, #0]
 800084c:	4b1f      	ldr	r3, [pc, #124]	; (80008cc <SystemClock_Config+0xd0>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000858:	2302      	movs	r3, #2
 800085a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800085c:	2301      	movs	r3, #1
 800085e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000860:	2310      	movs	r3, #16
 8000862:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000864:	2302      	movs	r3, #2
 8000866:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000868:	2300      	movs	r3, #0
 800086a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800086c:	2308      	movs	r3, #8
 800086e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000870:	2332      	movs	r3, #50	; 0x32
 8000872:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000874:	2304      	movs	r3, #4
 8000876:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000878:	2307      	movs	r3, #7
 800087a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087c:	f107 0320 	add.w	r3, r7, #32
 8000880:	4618      	mov	r0, r3
 8000882:	f000 feb9 	bl	80015f8 <HAL_RCC_OscConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800088c:	f000 fa00 	bl	8000c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000890:	230f      	movs	r3, #15
 8000892:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000894:	2302      	movs	r3, #2
 8000896:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800089c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f001 f91a 	bl	8001ae8 <HAL_RCC_ClockConfig>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008ba:	f000 f9e9 	bl	8000c90 <Error_Handler>
  }
}
 80008be:	bf00      	nop
 80008c0:	3750      	adds	r7, #80	; 0x50
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40007000 	.word	0x40007000

080008d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08e      	sub	sp, #56	; 0x38
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]
 80008e6:	615a      	str	r2, [r3, #20]
 80008e8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
 80008f8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80008fa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80008fe:	f7ff ff1f 	bl	8000740 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000902:	2001      	movs	r0, #1
 8000904:	f7ff ff04 	bl	8000710 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8000908:	230c      	movs	r3, #12
 800090a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800090c:	2302      	movs	r3, #2
 800090e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000910:	2303      	movs	r3, #3
 8000912:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800091c:	2307      	movs	r3, #7
 800091e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	4619      	mov	r1, r3
 8000924:	4818      	ldr	r0, [pc, #96]	; (8000988 <MX_USART2_UART_Init+0xb8>)
 8000926:	f001 ff0a 	bl	800273e <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),6, 0));
 800092a:	f7ff fe41 	bl	80005b0 <__NVIC_GetPriorityGrouping>
 800092e:	4603      	mov	r3, r0
 8000930:	2200      	movs	r2, #0
 8000932:	2106      	movs	r1, #6
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff fe91 	bl	800065c <NVIC_EncodePriority>
 800093a:	4603      	mov	r3, r0
 800093c:	4619      	mov	r1, r3
 800093e:	2026      	movs	r0, #38	; 0x26
 8000940:	f7ff fe62 	bl	8000608 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000944:	2026      	movs	r0, #38	; 0x26
 8000946:	f7ff fe41 	bl	80005cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800094a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800094e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000950:	2300      	movs	r3, #0
 8000952:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000954:	2300      	movs	r3, #0
 8000956:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000958:	2300      	movs	r3, #0
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800095c:	230c      	movs	r3, #12
 800095e:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000960:	2300      	movs	r3, #0
 8000962:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000964:	2300      	movs	r3, #0
 8000966:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	4619      	mov	r1, r3
 800096e:	4807      	ldr	r0, [pc, #28]	; (800098c <MX_USART2_UART_Init+0xbc>)
 8000970:	f002 fb08 	bl	8002f84 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000974:	4805      	ldr	r0, [pc, #20]	; (800098c <MX_USART2_UART_Init+0xbc>)
 8000976:	f7ff feb4 	bl	80006e2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800097a:	4804      	ldr	r0, [pc, #16]	; (800098c <MX_USART2_UART_Init+0xbc>)
 800097c:	f7ff fea1 	bl	80006c2 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000980:	bf00      	nop
 8000982:	3738      	adds	r7, #56	; 0x38
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40020000 	.word	0x40020000
 800098c:	40004400 	.word	0x40004400

08000990 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	61bb      	str	r3, [r7, #24]
 80009aa:	4ba2      	ldr	r3, [pc, #648]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4aa1      	ldr	r2, [pc, #644]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009b0:	f043 0310 	orr.w	r3, r3, #16
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b9f      	ldr	r3, [pc, #636]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0310 	and.w	r3, r3, #16
 80009be:	61bb      	str	r3, [r7, #24]
 80009c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	4b9b      	ldr	r3, [pc, #620]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a9a      	ldr	r2, [pc, #616]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009cc:	f043 0304 	orr.w	r3, r3, #4
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b98      	ldr	r3, [pc, #608]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0304 	and.w	r3, r3, #4
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	4b94      	ldr	r3, [pc, #592]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a93      	ldr	r2, [pc, #588]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b91      	ldr	r3, [pc, #580]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	4b8d      	ldr	r3, [pc, #564]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a8c      	ldr	r2, [pc, #560]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b8a      	ldr	r3, [pc, #552]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	4b86      	ldr	r3, [pc, #536]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a85      	ldr	r2, [pc, #532]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a20:	f043 0302 	orr.w	r3, r3, #2
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b83      	ldr	r3, [pc, #524]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b7f      	ldr	r3, [pc, #508]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a7e      	ldr	r2, [pc, #504]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a3c:	f043 0308 	orr.w	r3, r3, #8
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b7c      	ldr	r3, [pc, #496]	; (8000c34 <MX_GPIO_Init+0x2a4>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2108      	movs	r1, #8
 8000a52:	4879      	ldr	r0, [pc, #484]	; (8000c38 <MX_GPIO_Init+0x2a8>)
 8000a54:	f000 fdb6 	bl	80015c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	4877      	ldr	r0, [pc, #476]	; (8000c3c <MX_GPIO_Init+0x2ac>)
 8000a5e:	f000 fdb1 	bl	80015c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a62:	2200      	movs	r2, #0
 8000a64:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000a68:	4875      	ldr	r0, [pc, #468]	; (8000c40 <MX_GPIO_Init+0x2b0>)
 8000a6a:	f000 fdab 	bl	80015c4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a6e:	2308      	movs	r3, #8
 8000a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	f107 031c 	add.w	r3, r7, #28
 8000a82:	4619      	mov	r1, r3
 8000a84:	486c      	ldr	r0, [pc, #432]	; (8000c38 <MX_GPIO_Init+0x2a8>)
 8000a86:	f000 fc01 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	2300      	movs	r3, #0
 8000a98:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a9a:	f107 031c 	add.w	r3, r7, #28
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4866      	ldr	r0, [pc, #408]	; (8000c3c <MX_GPIO_Init+0x2ac>)
 8000aa2:	f000 fbf3 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000aa6:	2308      	movs	r3, #8
 8000aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ab6:	2305      	movs	r3, #5
 8000ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f107 031c 	add.w	r3, r7, #28
 8000abe:	4619      	mov	r1, r3
 8000ac0:	485e      	ldr	r0, [pc, #376]	; (8000c3c <MX_GPIO_Init+0x2ac>)
 8000ac2:	f000 fbe3 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	f107 031c 	add.w	r3, r7, #28
 8000ad8:	4619      	mov	r1, r3
 8000ada:	485a      	ldr	r0, [pc, #360]	; (8000c44 <MX_GPIO_Init+0x2b4>)
 8000adc:	f000 fbd6 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	2300      	movs	r3, #0
 8000aee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000af0:	2306      	movs	r3, #6
 8000af2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000af4:	f107 031c 	add.w	r3, r7, #28
 8000af8:	4619      	mov	r1, r3
 8000afa:	4852      	ldr	r0, [pc, #328]	; (8000c44 <MX_GPIO_Init+0x2b4>)
 8000afc:	f000 fbc6 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b00:	23e0      	movs	r3, #224	; 0xe0
 8000b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b10:	2305      	movs	r3, #5
 8000b12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	f107 031c 	add.w	r3, r7, #28
 8000b18:	4619      	mov	r1, r3
 8000b1a:	484a      	ldr	r0, [pc, #296]	; (8000c44 <MX_GPIO_Init+0x2b4>)
 8000b1c:	f000 fbb6 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000b20:	2304      	movs	r3, #4
 8000b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b24:	2300      	movs	r3, #0
 8000b26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000b2c:	f107 031c 	add.w	r3, r7, #28
 8000b30:	4619      	mov	r1, r3
 8000b32:	4845      	ldr	r0, [pc, #276]	; (8000c48 <MX_GPIO_Init+0x2b8>)
 8000b34:	f000 fbaa 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000b38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b46:	2300      	movs	r3, #0
 8000b48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b4a:	2305      	movs	r3, #5
 8000b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f107 031c 	add.w	r3, r7, #28
 8000b52:	4619      	mov	r1, r3
 8000b54:	483c      	ldr	r0, [pc, #240]	; (8000c48 <MX_GPIO_Init+0x2b8>)
 8000b56:	f000 fb99 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000b5a:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000b5e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b60:	2301      	movs	r3, #1
 8000b62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b6c:	f107 031c 	add.w	r3, r7, #28
 8000b70:	4619      	mov	r1, r3
 8000b72:	4833      	ldr	r0, [pc, #204]	; (8000c40 <MX_GPIO_Init+0x2b0>)
 8000b74:	f000 fb8a 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b78:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b8a:	2306      	movs	r3, #6
 8000b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8e:	f107 031c 	add.w	r3, r7, #28
 8000b92:	4619      	mov	r1, r3
 8000b94:	4829      	ldr	r0, [pc, #164]	; (8000c3c <MX_GPIO_Init+0x2ac>)
 8000b96:	f000 fb79 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000b9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	4619      	mov	r1, r3
 8000bae:	4825      	ldr	r0, [pc, #148]	; (8000c44 <MX_GPIO_Init+0x2b4>)
 8000bb0:	f000 fb6c 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000bb4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000bb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000bc6:	230a      	movs	r3, #10
 8000bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 031c 	add.w	r3, r7, #28
 8000bce:	4619      	mov	r1, r3
 8000bd0:	481c      	ldr	r0, [pc, #112]	; (8000c44 <MX_GPIO_Init+0x2b4>)
 8000bd2:	f000 fb5b 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000bd6:	2320      	movs	r3, #32
 8000bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000be2:	f107 031c 	add.w	r3, r7, #28
 8000be6:	4619      	mov	r1, r3
 8000be8:	4815      	ldr	r0, [pc, #84]	; (8000c40 <MX_GPIO_Init+0x2b0>)
 8000bea:	f000 fb4f 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bee:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bf4:	2312      	movs	r3, #18
 8000bf6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c00:	2304      	movs	r3, #4
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	480f      	ldr	r0, [pc, #60]	; (8000c48 <MX_GPIO_Init+0x2b8>)
 8000c0c:	f000 fb3e 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000c10:	2302      	movs	r3, #2
 8000c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c14:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000c1e:	f107 031c 	add.w	r3, r7, #28
 8000c22:	4619      	mov	r1, r3
 8000c24:	4804      	ldr	r0, [pc, #16]	; (8000c38 <MX_GPIO_Init+0x2a8>)
 8000c26:	f000 fb31 	bl	800128c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c2a:	bf00      	nop
 8000c2c:	3730      	adds	r7, #48	; 0x30
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40020800 	.word	0x40020800
 8000c40:	40020c00 	.word	0x40020c00
 8000c44:	40020000 	.word	0x40020000
 8000c48:	40020400 	.word	0x40020400

08000c4c <gsm_handler>:

/* USER CODE BEGIN 4 */

static void gsm_handler(void* parameters)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
	while(1){
		gsm_getSignalQuality_0_to_100();
 8000c54:	f002 ff42 	bl	8003adc <gsm_getSignalQuality_0_to_100>
 8000c58:	e7fc      	b.n	8000c54 <gsm_handler+0x8>

08000c5a <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b082      	sub	sp, #8
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c62:	2001      	movs	r0, #1
 8000c64:	f003 f817 	bl	8003c96 <osDelay>
 8000c68:	e7fb      	b.n	8000c62 <StartDefaultTask+0x8>
	...

08000c6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a04      	ldr	r2, [pc, #16]	; (8000c8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d101      	bne.n	8000c82 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c7e:	f000 fa03 	bl	8001088 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c82:	bf00      	nop
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40001000 	.word	0x40001000

08000c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c94:	b672      	cpsid	i
}
 8000c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c98:	e7fe      	b.n	8000c98 <Error_Handler+0x8>
	...

08000c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	607b      	str	r3, [r7, #4]
 8000ca6:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <HAL_MspInit+0x54>)
 8000ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000caa:	4a11      	ldr	r2, [pc, #68]	; (8000cf0 <HAL_MspInit+0x54>)
 8000cac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8000cb2:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <HAL_MspInit+0x54>)
 8000cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	603b      	str	r3, [r7, #0]
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <HAL_MspInit+0x54>)
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc6:	4a0a      	ldr	r2, [pc, #40]	; (8000cf0 <HAL_MspInit+0x54>)
 8000cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8000cce:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <HAL_MspInit+0x54>)
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	210f      	movs	r1, #15
 8000cde:	f06f 0001 	mvn.w	r0, #1
 8000ce2:	f000 faa9 	bl	8001238 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40023800 	.word	0x40023800

08000cf4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08e      	sub	sp, #56	; 0x38
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d04:	2300      	movs	r3, #0
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	4b33      	ldr	r3, [pc, #204]	; (8000dd8 <HAL_InitTick+0xe4>)
 8000d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0c:	4a32      	ldr	r2, [pc, #200]	; (8000dd8 <HAL_InitTick+0xe4>)
 8000d0e:	f043 0310 	orr.w	r3, r3, #16
 8000d12:	6413      	str	r3, [r2, #64]	; 0x40
 8000d14:	4b30      	ldr	r3, [pc, #192]	; (8000dd8 <HAL_InitTick+0xe4>)
 8000d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d18:	f003 0310 	and.w	r3, r3, #16
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d20:	f107 0210 	add.w	r2, r7, #16
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4611      	mov	r1, r2
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f001 f8e8 	bl	8001f00 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d30:	6a3b      	ldr	r3, [r7, #32]
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d103      	bne.n	8000d42 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d3a:	f001 f8cd 	bl	8001ed8 <HAL_RCC_GetPCLK1Freq>
 8000d3e:	6378      	str	r0, [r7, #52]	; 0x34
 8000d40:	e004      	b.n	8000d4c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d42:	f001 f8c9 	bl	8001ed8 <HAL_RCC_GetPCLK1Freq>
 8000d46:	4603      	mov	r3, r0
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d4e:	4a23      	ldr	r2, [pc, #140]	; (8000ddc <HAL_InitTick+0xe8>)
 8000d50:	fba2 2303 	umull	r2, r3, r2, r3
 8000d54:	0c9b      	lsrs	r3, r3, #18
 8000d56:	3b01      	subs	r3, #1
 8000d58:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d5a:	4b21      	ldr	r3, [pc, #132]	; (8000de0 <HAL_InitTick+0xec>)
 8000d5c:	4a21      	ldr	r2, [pc, #132]	; (8000de4 <HAL_InitTick+0xf0>)
 8000d5e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d60:	4b1f      	ldr	r3, [pc, #124]	; (8000de0 <HAL_InitTick+0xec>)
 8000d62:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d66:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d68:	4a1d      	ldr	r2, [pc, #116]	; (8000de0 <HAL_InitTick+0xec>)
 8000d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d6c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d6e:	4b1c      	ldr	r3, [pc, #112]	; (8000de0 <HAL_InitTick+0xec>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d74:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <HAL_InitTick+0xec>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d7a:	4b19      	ldr	r3, [pc, #100]	; (8000de0 <HAL_InitTick+0xec>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d80:	4817      	ldr	r0, [pc, #92]	; (8000de0 <HAL_InitTick+0xec>)
 8000d82:	f001 f8ef 	bl	8001f64 <HAL_TIM_Base_Init>
 8000d86:	4603      	mov	r3, r0
 8000d88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000d8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d11b      	bne.n	8000dcc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d94:	4812      	ldr	r0, [pc, #72]	; (8000de0 <HAL_InitTick+0xec>)
 8000d96:	f001 f93f 	bl	8002018 <HAL_TIM_Base_Start_IT>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000da0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d111      	bne.n	8000dcc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000da8:	2036      	movs	r0, #54	; 0x36
 8000daa:	f000 fa61 	bl	8001270 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b0f      	cmp	r3, #15
 8000db2:	d808      	bhi.n	8000dc6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000db4:	2200      	movs	r2, #0
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	2036      	movs	r0, #54	; 0x36
 8000dba:	f000 fa3d 	bl	8001238 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dbe:	4a0a      	ldr	r2, [pc, #40]	; (8000de8 <HAL_InitTick+0xf4>)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6013      	str	r3, [r2, #0]
 8000dc4:	e002      	b.n	8000dcc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000dcc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3738      	adds	r7, #56	; 0x38
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40023800 	.word	0x40023800
 8000ddc:	431bde83 	.word	0x431bde83
 8000de0:	200002e0 	.word	0x200002e0
 8000de4:	40001000 	.word	0x40001000
 8000de8:	20000004 	.word	0x20000004

08000dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df0:	e7fe      	b.n	8000df0 <NMI_Handler+0x4>

08000df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df2:	b480      	push	{r7}
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df6:	e7fe      	b.n	8000df6 <HardFault_Handler+0x4>

08000df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dfc:	e7fe      	b.n	8000dfc <MemManage_Handler+0x4>

08000dfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e02:	e7fe      	b.n	8000e02 <BusFault_Handler+0x4>

08000e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <UsageFault_Handler+0x4>

08000e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	gsm_rxCallback();
 8000e1c:	4802      	ldr	r0, [pc, #8]	; (8000e28 <USART2_IRQHandler+0x10>)
 8000e1e:	f002 fa6b 	bl	80032f8 <atc_rxCallback>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000338 	.word	0x20000338

08000e2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e30:	4802      	ldr	r0, [pc, #8]	; (8000e3c <TIM6_DAC_IRQHandler+0x10>)
 8000e32:	f001 f961 	bl	80020f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200002e0 	.word	0x200002e0

08000e40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return 1;
 8000e44:	2301      	movs	r3, #1
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <_kill>:

int _kill(int pid, int sig)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e5a:	f004 fd59 	bl	8005910 <__errno>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2216      	movs	r2, #22
 8000e62:	601a      	str	r2, [r3, #0]
  return -1;
 8000e64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <_exit>:

void _exit (int status)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e78:	f04f 31ff 	mov.w	r1, #4294967295
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff ffe7 	bl	8000e50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e82:	e7fe      	b.n	8000e82 <_exit+0x12>

08000e84 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	e00a      	b.n	8000eac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e96:	f3af 8000 	nop.w
 8000e9a:	4601      	mov	r1, r0
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	1c5a      	adds	r2, r3, #1
 8000ea0:	60ba      	str	r2, [r7, #8]
 8000ea2:	b2ca      	uxtb	r2, r1
 8000ea4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dbf0      	blt.n	8000e96 <_read+0x12>
  }

  return len;
 8000eb4:	687b      	ldr	r3, [r7, #4]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b086      	sub	sp, #24
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	60f8      	str	r0, [r7, #12]
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	617b      	str	r3, [r7, #20]
 8000ece:	e009      	b.n	8000ee4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	1c5a      	adds	r2, r3, #1
 8000ed4:	60ba      	str	r2, [r7, #8]
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	697a      	ldr	r2, [r7, #20]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	dbf1      	blt.n	8000ed0 <_write+0x12>
  }
  return len;
 8000eec:	687b      	ldr	r3, [r7, #4]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3718      	adds	r7, #24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <_close>:

int _close(int file)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000efe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr

08000f0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	b083      	sub	sp, #12
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
 8000f16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f1e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <_isatty>:

int _isatty(int file)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f36:	2301      	movs	r3, #1
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
	...

08000f60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f68:	4a14      	ldr	r2, [pc, #80]	; (8000fbc <_sbrk+0x5c>)
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <_sbrk+0x60>)
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f74:	4b13      	ldr	r3, [pc, #76]	; (8000fc4 <_sbrk+0x64>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d102      	bne.n	8000f82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f7c:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <_sbrk+0x64>)
 8000f7e:	4a12      	ldr	r2, [pc, #72]	; (8000fc8 <_sbrk+0x68>)
 8000f80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f82:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <_sbrk+0x64>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4413      	add	r3, r2
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d207      	bcs.n	8000fa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f90:	f004 fcbe 	bl	8005910 <__errno>
 8000f94:	4603      	mov	r3, r0
 8000f96:	220c      	movs	r2, #12
 8000f98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	e009      	b.n	8000fb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <_sbrk+0x64>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fa6:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <_sbrk+0x64>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	4a05      	ldr	r2, [pc, #20]	; (8000fc4 <_sbrk+0x64>)
 8000fb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20020000 	.word	0x20020000
 8000fc0:	00000400 	.word	0x00000400
 8000fc4:	20000328 	.word	0x20000328
 8000fc8:	20004eb8 	.word	0x20004eb8

08000fcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <SystemInit+0x20>)
 8000fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fd6:	4a05      	ldr	r2, [pc, #20]	; (8000fec <SystemInit+0x20>)
 8000fd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ff0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001028 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ff4:	f7ff ffea 	bl	8000fcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ff8:	480c      	ldr	r0, [pc, #48]	; (800102c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ffa:	490d      	ldr	r1, [pc, #52]	; (8001030 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ffc:	4a0d      	ldr	r2, [pc, #52]	; (8001034 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001000:	e002      	b.n	8001008 <LoopCopyDataInit>

08001002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001006:	3304      	adds	r3, #4

08001008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800100a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800100c:	d3f9      	bcc.n	8001002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800100e:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001010:	4c0a      	ldr	r4, [pc, #40]	; (800103c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001014:	e001      	b.n	800101a <LoopFillZerobss>

08001016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001018:	3204      	adds	r2, #4

0800101a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800101a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800101c:	d3fb      	bcc.n	8001016 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800101e:	f004 fc7d 	bl	800591c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001022:	f7ff fba5 	bl	8000770 <main>
  bx  lr    
 8001026:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001028:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800102c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001030:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001034:	080074d8 	.word	0x080074d8
  ldr r2, =_sbss
 8001038:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800103c:	20004eb4 	.word	0x20004eb4

08001040 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001040:	e7fe      	b.n	8001040 <ADC_IRQHandler>
	...

08001044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001048:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_Init+0x40>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0d      	ldr	r2, [pc, #52]	; (8001084 <HAL_Init+0x40>)
 800104e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001052:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001054:	4b0b      	ldr	r3, [pc, #44]	; (8001084 <HAL_Init+0x40>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a0a      	ldr	r2, [pc, #40]	; (8001084 <HAL_Init+0x40>)
 800105a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800105e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <HAL_Init+0x40>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a07      	ldr	r2, [pc, #28]	; (8001084 <HAL_Init+0x40>)
 8001066:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800106a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800106c:	2003      	movs	r0, #3
 800106e:	f000 f8d8 	bl	8001222 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001072:	200f      	movs	r0, #15
 8001074:	f7ff fe3e 	bl	8000cf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001078:	f7ff fe10 	bl	8000c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023c00 	.word	0x40023c00

08001088 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800108c:	4b06      	ldr	r3, [pc, #24]	; (80010a8 <HAL_IncTick+0x20>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	4b06      	ldr	r3, [pc, #24]	; (80010ac <HAL_IncTick+0x24>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4413      	add	r3, r2
 8001098:	4a04      	ldr	r2, [pc, #16]	; (80010ac <HAL_IncTick+0x24>)
 800109a:	6013      	str	r3, [r2, #0]
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	20000008 	.word	0x20000008
 80010ac:	2000032c 	.word	0x2000032c

080010b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  return uwTick;
 80010b4:	4b03      	ldr	r3, [pc, #12]	; (80010c4 <HAL_GetTick+0x14>)
 80010b6:	681b      	ldr	r3, [r3, #0]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	2000032c 	.word	0x2000032c

080010c8 <__NVIC_SetPriorityGrouping>:
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010de:	68ba      	ldr	r2, [r7, #8]
 80010e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010e4:	4013      	ands	r3, r2
 80010e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010fa:	4a04      	ldr	r2, [pc, #16]	; (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	60d3      	str	r3, [r2, #12]
}
 8001100:	bf00      	nop
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <__NVIC_GetPriorityGrouping>:
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001114:	4b04      	ldr	r3, [pc, #16]	; (8001128 <__NVIC_GetPriorityGrouping+0x18>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	0a1b      	lsrs	r3, r3, #8
 800111a:	f003 0307 	and.w	r3, r3, #7
}
 800111e:	4618      	mov	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <__NVIC_EnableIRQ>:
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	2b00      	cmp	r3, #0
 800113c:	db0b      	blt.n	8001156 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	f003 021f 	and.w	r2, r3, #31
 8001144:	4907      	ldr	r1, [pc, #28]	; (8001164 <__NVIC_EnableIRQ+0x38>)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	095b      	lsrs	r3, r3, #5
 800114c:	2001      	movs	r0, #1
 800114e:	fa00 f202 	lsl.w	r2, r0, r2
 8001152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000e100 	.word	0xe000e100

08001168 <__NVIC_SetPriority>:
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001178:	2b00      	cmp	r3, #0
 800117a:	db0a      	blt.n	8001192 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	b2da      	uxtb	r2, r3
 8001180:	490c      	ldr	r1, [pc, #48]	; (80011b4 <__NVIC_SetPriority+0x4c>)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	440b      	add	r3, r1
 800118c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001190:	e00a      	b.n	80011a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4908      	ldr	r1, [pc, #32]	; (80011b8 <__NVIC_SetPriority+0x50>)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	3b04      	subs	r3, #4
 80011a0:	0112      	lsls	r2, r2, #4
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	440b      	add	r3, r1
 80011a6:	761a      	strb	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	e000e100 	.word	0xe000e100
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <NVIC_EncodePriority>:
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	; 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	bf28      	it	cs
 80011da:	2304      	movcs	r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3304      	adds	r3, #4
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d902      	bls.n	80011ec <NVIC_EncodePriority+0x30>
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3b03      	subs	r3, #3
 80011ea:	e000      	b.n	80011ee <NVIC_EncodePriority+0x32>
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	f04f 32ff 	mov.w	r2, #4294967295
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43da      	mvns	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	401a      	ands	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001204:	f04f 31ff 	mov.w	r1, #4294967295
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	43d9      	mvns	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	4313      	orrs	r3, r2
}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	; 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff4c 	bl	80010c8 <__NVIC_SetPriorityGrouping>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800124a:	f7ff ff61 	bl	8001110 <__NVIC_GetPriorityGrouping>
 800124e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	68b9      	ldr	r1, [r7, #8]
 8001254:	6978      	ldr	r0, [r7, #20]
 8001256:	f7ff ffb1 	bl	80011bc <NVIC_EncodePriority>
 800125a:	4602      	mov	r2, r0
 800125c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001260:	4611      	mov	r1, r2
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff80 	bl	8001168 <__NVIC_SetPriority>
}
 8001268:	bf00      	nop
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff54 	bl	800112c <__NVIC_EnableIRQ>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800128c:	b480      	push	{r7}
 800128e:	b089      	sub	sp, #36	; 0x24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
 80012a6:	e16b      	b.n	8001580 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012a8:	2201      	movs	r2, #1
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	4013      	ands	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	f040 815a 	bne.w	800157a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d005      	beq.n	80012de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d130      	bne.n	8001340 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	2203      	movs	r2, #3
 80012ea:	fa02 f303 	lsl.w	r3, r2, r3
 80012ee:	43db      	mvns	r3, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4013      	ands	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	68da      	ldr	r2, [r3, #12]
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001314:	2201      	movs	r2, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	091b      	lsrs	r3, r3, #4
 800132a:	f003 0201 	and.w	r2, r3, #1
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0303 	and.w	r3, r3, #3
 8001348:	2b03      	cmp	r3, #3
 800134a:	d017      	beq.n	800137c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	2203      	movs	r2, #3
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	43db      	mvns	r3, r3
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	4013      	ands	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f003 0303 	and.w	r3, r3, #3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d123      	bne.n	80013d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	08da      	lsrs	r2, r3, #3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3208      	adds	r2, #8
 8001390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	220f      	movs	r2, #15
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	691a      	ldr	r2, [r3, #16]
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	4313      	orrs	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	08da      	lsrs	r2, r3, #3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3208      	adds	r2, #8
 80013ca:	69b9      	ldr	r1, [r7, #24]
 80013cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	2203      	movs	r2, #3
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 0203 	and.w	r2, r3, #3
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 80b4 	beq.w	800157a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	4b60      	ldr	r3, [pc, #384]	; (8001598 <HAL_GPIO_Init+0x30c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141a:	4a5f      	ldr	r2, [pc, #380]	; (8001598 <HAL_GPIO_Init+0x30c>)
 800141c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001420:	6453      	str	r3, [r2, #68]	; 0x44
 8001422:	4b5d      	ldr	r3, [pc, #372]	; (8001598 <HAL_GPIO_Init+0x30c>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800142e:	4a5b      	ldr	r2, [pc, #364]	; (800159c <HAL_GPIO_Init+0x310>)
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	089b      	lsrs	r3, r3, #2
 8001434:	3302      	adds	r3, #2
 8001436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	f003 0303 	and.w	r3, r3, #3
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	220f      	movs	r2, #15
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43db      	mvns	r3, r3
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	4013      	ands	r3, r2
 8001450:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a52      	ldr	r2, [pc, #328]	; (80015a0 <HAL_GPIO_Init+0x314>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d02b      	beq.n	80014b2 <HAL_GPIO_Init+0x226>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a51      	ldr	r2, [pc, #324]	; (80015a4 <HAL_GPIO_Init+0x318>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d025      	beq.n	80014ae <HAL_GPIO_Init+0x222>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a50      	ldr	r2, [pc, #320]	; (80015a8 <HAL_GPIO_Init+0x31c>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d01f      	beq.n	80014aa <HAL_GPIO_Init+0x21e>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a4f      	ldr	r2, [pc, #316]	; (80015ac <HAL_GPIO_Init+0x320>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d019      	beq.n	80014a6 <HAL_GPIO_Init+0x21a>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a4e      	ldr	r2, [pc, #312]	; (80015b0 <HAL_GPIO_Init+0x324>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d013      	beq.n	80014a2 <HAL_GPIO_Init+0x216>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a4d      	ldr	r2, [pc, #308]	; (80015b4 <HAL_GPIO_Init+0x328>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d00d      	beq.n	800149e <HAL_GPIO_Init+0x212>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a4c      	ldr	r2, [pc, #304]	; (80015b8 <HAL_GPIO_Init+0x32c>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d007      	beq.n	800149a <HAL_GPIO_Init+0x20e>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a4b      	ldr	r2, [pc, #300]	; (80015bc <HAL_GPIO_Init+0x330>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d101      	bne.n	8001496 <HAL_GPIO_Init+0x20a>
 8001492:	2307      	movs	r3, #7
 8001494:	e00e      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 8001496:	2308      	movs	r3, #8
 8001498:	e00c      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 800149a:	2306      	movs	r3, #6
 800149c:	e00a      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 800149e:	2305      	movs	r3, #5
 80014a0:	e008      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 80014a2:	2304      	movs	r3, #4
 80014a4:	e006      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 80014a6:	2303      	movs	r3, #3
 80014a8:	e004      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 80014aa:	2302      	movs	r3, #2
 80014ac:	e002      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 80014ae:	2301      	movs	r3, #1
 80014b0:	e000      	b.n	80014b4 <HAL_GPIO_Init+0x228>
 80014b2:	2300      	movs	r3, #0
 80014b4:	69fa      	ldr	r2, [r7, #28]
 80014b6:	f002 0203 	and.w	r2, r2, #3
 80014ba:	0092      	lsls	r2, r2, #2
 80014bc:	4093      	lsls	r3, r2
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014c4:	4935      	ldr	r1, [pc, #212]	; (800159c <HAL_GPIO_Init+0x310>)
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	089b      	lsrs	r3, r3, #2
 80014ca:	3302      	adds	r3, #2
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014d2:	4b3b      	ldr	r3, [pc, #236]	; (80015c0 <HAL_GPIO_Init+0x334>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	43db      	mvns	r3, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4013      	ands	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014f6:	4a32      	ldr	r2, [pc, #200]	; (80015c0 <HAL_GPIO_Init+0x334>)
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014fc:	4b30      	ldr	r3, [pc, #192]	; (80015c0 <HAL_GPIO_Init+0x334>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d003      	beq.n	8001520 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	4313      	orrs	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001520:	4a27      	ldr	r2, [pc, #156]	; (80015c0 <HAL_GPIO_Init+0x334>)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001526:	4b26      	ldr	r3, [pc, #152]	; (80015c0 <HAL_GPIO_Init+0x334>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d003      	beq.n	800154a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800154a:	4a1d      	ldr	r2, [pc, #116]	; (80015c0 <HAL_GPIO_Init+0x334>)
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001550:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <HAL_GPIO_Init+0x334>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	43db      	mvns	r3, r3
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	4013      	ands	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001574:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <HAL_GPIO_Init+0x334>)
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3301      	adds	r3, #1
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	2b0f      	cmp	r3, #15
 8001584:	f67f ae90 	bls.w	80012a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001588:	bf00      	nop
 800158a:	bf00      	nop
 800158c:	3724      	adds	r7, #36	; 0x24
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40023800 	.word	0x40023800
 800159c:	40013800 	.word	0x40013800
 80015a0:	40020000 	.word	0x40020000
 80015a4:	40020400 	.word	0x40020400
 80015a8:	40020800 	.word	0x40020800
 80015ac:	40020c00 	.word	0x40020c00
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40021400 	.word	0x40021400
 80015b8:	40021800 	.word	0x40021800
 80015bc:	40021c00 	.word	0x40021c00
 80015c0:	40013c00 	.word	0x40013c00

080015c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	460b      	mov	r3, r1
 80015ce:	807b      	strh	r3, [r7, #2]
 80015d0:	4613      	mov	r3, r2
 80015d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015d4:	787b      	ldrb	r3, [r7, #1]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015da:	887a      	ldrh	r2, [r7, #2]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015e0:	e003      	b.n	80015ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015e2:	887b      	ldrh	r3, [r7, #2]
 80015e4:	041a      	lsls	r2, r3, #16
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	619a      	str	r2, [r3, #24]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
	...

080015f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d101      	bne.n	800160a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e267      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	2b00      	cmp	r3, #0
 8001614:	d075      	beq.n	8001702 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001616:	4b88      	ldr	r3, [pc, #544]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 030c 	and.w	r3, r3, #12
 800161e:	2b04      	cmp	r3, #4
 8001620:	d00c      	beq.n	800163c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001622:	4b85      	ldr	r3, [pc, #532]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800162a:	2b08      	cmp	r3, #8
 800162c:	d112      	bne.n	8001654 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800162e:	4b82      	ldr	r3, [pc, #520]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001636:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800163a:	d10b      	bne.n	8001654 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800163c:	4b7e      	ldr	r3, [pc, #504]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d05b      	beq.n	8001700 <HAL_RCC_OscConfig+0x108>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d157      	bne.n	8001700 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e242      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800165c:	d106      	bne.n	800166c <HAL_RCC_OscConfig+0x74>
 800165e:	4b76      	ldr	r3, [pc, #472]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a75      	ldr	r2, [pc, #468]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001668:	6013      	str	r3, [r2, #0]
 800166a:	e01d      	b.n	80016a8 <HAL_RCC_OscConfig+0xb0>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0x98>
 8001676:	4b70      	ldr	r3, [pc, #448]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a6f      	ldr	r2, [pc, #444]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800167c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b6d      	ldr	r3, [pc, #436]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a6c      	ldr	r2, [pc, #432]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e00b      	b.n	80016a8 <HAL_RCC_OscConfig+0xb0>
 8001690:	4b69      	ldr	r3, [pc, #420]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a68      	ldr	r2, [pc, #416]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	4b66      	ldr	r3, [pc, #408]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a65      	ldr	r2, [pc, #404]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 80016a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d013      	beq.n	80016d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff fcfe 	bl	80010b0 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016b8:	f7ff fcfa 	bl	80010b0 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	; 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e207      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ca:	4b5b      	ldr	r3, [pc, #364]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0xc0>
 80016d6:	e014      	b.n	8001702 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d8:	f7ff fcea 	bl	80010b0 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e0:	f7ff fce6 	bl	80010b0 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b64      	cmp	r3, #100	; 0x64
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e1f3      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016f2:	4b51      	ldr	r3, [pc, #324]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0xe8>
 80016fe:	e000      	b.n	8001702 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d063      	beq.n	80017d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800170e:	4b4a      	ldr	r3, [pc, #296]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f003 030c 	and.w	r3, r3, #12
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00b      	beq.n	8001732 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800171a:	4b47      	ldr	r3, [pc, #284]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001722:	2b08      	cmp	r3, #8
 8001724:	d11c      	bne.n	8001760 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001726:	4b44      	ldr	r3, [pc, #272]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d116      	bne.n	8001760 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001732:	4b41      	ldr	r3, [pc, #260]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d005      	beq.n	800174a <HAL_RCC_OscConfig+0x152>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d001      	beq.n	800174a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e1c7      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800174a:	4b3b      	ldr	r3, [pc, #236]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	4937      	ldr	r1, [pc, #220]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800175a:	4313      	orrs	r3, r2
 800175c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800175e:	e03a      	b.n	80017d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d020      	beq.n	80017aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001768:	4b34      	ldr	r3, [pc, #208]	; (800183c <HAL_RCC_OscConfig+0x244>)
 800176a:	2201      	movs	r2, #1
 800176c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176e:	f7ff fc9f 	bl	80010b0 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001776:	f7ff fc9b 	bl	80010b0 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e1a8      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001788:	4b2b      	ldr	r3, [pc, #172]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0f0      	beq.n	8001776 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001794:	4b28      	ldr	r3, [pc, #160]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	4925      	ldr	r1, [pc, #148]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]
 80017a8:	e015      	b.n	80017d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017aa:	4b24      	ldr	r3, [pc, #144]	; (800183c <HAL_RCC_OscConfig+0x244>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b0:	f7ff fc7e 	bl	80010b0 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017b8:	f7ff fc7a 	bl	80010b0 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e187      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ca:	4b1b      	ldr	r3, [pc, #108]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d036      	beq.n	8001850 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d016      	beq.n	8001818 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ea:	4b15      	ldr	r3, [pc, #84]	; (8001840 <HAL_RCC_OscConfig+0x248>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f0:	f7ff fc5e 	bl	80010b0 <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f8:	f7ff fc5a 	bl	80010b0 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e167      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180a:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <HAL_RCC_OscConfig+0x240>)
 800180c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0f0      	beq.n	80017f8 <HAL_RCC_OscConfig+0x200>
 8001816:	e01b      	b.n	8001850 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001818:	4b09      	ldr	r3, [pc, #36]	; (8001840 <HAL_RCC_OscConfig+0x248>)
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181e:	f7ff fc47 	bl	80010b0 <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001824:	e00e      	b.n	8001844 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001826:	f7ff fc43 	bl	80010b0 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d907      	bls.n	8001844 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e150      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
 8001838:	40023800 	.word	0x40023800
 800183c:	42470000 	.word	0x42470000
 8001840:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001844:	4b88      	ldr	r3, [pc, #544]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d1ea      	bne.n	8001826 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	f000 8097 	beq.w	800198c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800185e:	2300      	movs	r3, #0
 8001860:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001862:	4b81      	ldr	r3, [pc, #516]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d10f      	bne.n	800188e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	4b7d      	ldr	r3, [pc, #500]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001876:	4a7c      	ldr	r2, [pc, #496]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800187c:	6413      	str	r3, [r2, #64]	; 0x40
 800187e:	4b7a      	ldr	r3, [pc, #488]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800188a:	2301      	movs	r3, #1
 800188c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800188e:	4b77      	ldr	r3, [pc, #476]	; (8001a6c <HAL_RCC_OscConfig+0x474>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001896:	2b00      	cmp	r3, #0
 8001898:	d118      	bne.n	80018cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800189a:	4b74      	ldr	r3, [pc, #464]	; (8001a6c <HAL_RCC_OscConfig+0x474>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a73      	ldr	r2, [pc, #460]	; (8001a6c <HAL_RCC_OscConfig+0x474>)
 80018a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018a6:	f7ff fc03 	bl	80010b0 <HAL_GetTick>
 80018aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ac:	e008      	b.n	80018c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ae:	f7ff fbff 	bl	80010b0 <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e10c      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c0:	4b6a      	ldr	r3, [pc, #424]	; (8001a6c <HAL_RCC_OscConfig+0x474>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d0f0      	beq.n	80018ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d106      	bne.n	80018e2 <HAL_RCC_OscConfig+0x2ea>
 80018d4:	4b64      	ldr	r3, [pc, #400]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80018d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d8:	4a63      	ldr	r2, [pc, #396]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	6713      	str	r3, [r2, #112]	; 0x70
 80018e0:	e01c      	b.n	800191c <HAL_RCC_OscConfig+0x324>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	2b05      	cmp	r3, #5
 80018e8:	d10c      	bne.n	8001904 <HAL_RCC_OscConfig+0x30c>
 80018ea:	4b5f      	ldr	r3, [pc, #380]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80018ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ee:	4a5e      	ldr	r2, [pc, #376]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	6713      	str	r3, [r2, #112]	; 0x70
 80018f6:	4b5c      	ldr	r3, [pc, #368]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80018f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018fa:	4a5b      	ldr	r2, [pc, #364]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6713      	str	r3, [r2, #112]	; 0x70
 8001902:	e00b      	b.n	800191c <HAL_RCC_OscConfig+0x324>
 8001904:	4b58      	ldr	r3, [pc, #352]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001908:	4a57      	ldr	r2, [pc, #348]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 800190a:	f023 0301 	bic.w	r3, r3, #1
 800190e:	6713      	str	r3, [r2, #112]	; 0x70
 8001910:	4b55      	ldr	r3, [pc, #340]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001914:	4a54      	ldr	r2, [pc, #336]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001916:	f023 0304 	bic.w	r3, r3, #4
 800191a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d015      	beq.n	8001950 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001924:	f7ff fbc4 	bl	80010b0 <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192a:	e00a      	b.n	8001942 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800192c:	f7ff fbc0 	bl	80010b0 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	f241 3288 	movw	r2, #5000	; 0x1388
 800193a:	4293      	cmp	r3, r2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e0cb      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001942:	4b49      	ldr	r3, [pc, #292]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0ee      	beq.n	800192c <HAL_RCC_OscConfig+0x334>
 800194e:	e014      	b.n	800197a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001950:	f7ff fbae 	bl	80010b0 <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001956:	e00a      	b.n	800196e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001958:	f7ff fbaa 	bl	80010b0 <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	f241 3288 	movw	r2, #5000	; 0x1388
 8001966:	4293      	cmp	r3, r2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e0b5      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800196e:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1ee      	bne.n	8001958 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800197a:	7dfb      	ldrb	r3, [r7, #23]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d105      	bne.n	800198c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001980:	4b39      	ldr	r3, [pc, #228]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001984:	4a38      	ldr	r2, [pc, #224]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001986:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800198a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	2b00      	cmp	r3, #0
 8001992:	f000 80a1 	beq.w	8001ad8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001996:	4b34      	ldr	r3, [pc, #208]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f003 030c 	and.w	r3, r3, #12
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d05c      	beq.n	8001a5c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d141      	bne.n	8001a2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019aa:	4b31      	ldr	r3, [pc, #196]	; (8001a70 <HAL_RCC_OscConfig+0x478>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b0:	f7ff fb7e 	bl	80010b0 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b8:	f7ff fb7a 	bl	80010b0 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e087      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ca:	4b27      	ldr	r3, [pc, #156]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1f0      	bne.n	80019b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	69da      	ldr	r2, [r3, #28]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a1b      	ldr	r3, [r3, #32]
 80019de:	431a      	orrs	r2, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e4:	019b      	lsls	r3, r3, #6
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ec:	085b      	lsrs	r3, r3, #1
 80019ee:	3b01      	subs	r3, #1
 80019f0:	041b      	lsls	r3, r3, #16
 80019f2:	431a      	orrs	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f8:	061b      	lsls	r3, r3, #24
 80019fa:	491b      	ldr	r1, [pc, #108]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a00:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <HAL_RCC_OscConfig+0x478>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a06:	f7ff fb53 	bl	80010b0 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0c:	e008      	b.n	8001a20 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a0e:	f7ff fb4f 	bl	80010b0 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e05c      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a20:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d0f0      	beq.n	8001a0e <HAL_RCC_OscConfig+0x416>
 8001a2c:	e054      	b.n	8001ad8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a2e:	4b10      	ldr	r3, [pc, #64]	; (8001a70 <HAL_RCC_OscConfig+0x478>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a34:	f7ff fb3c 	bl	80010b0 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a3c:	f7ff fb38 	bl	80010b0 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e045      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a4e:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_RCC_OscConfig+0x470>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f0      	bne.n	8001a3c <HAL_RCC_OscConfig+0x444>
 8001a5a:	e03d      	b.n	8001ad8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d107      	bne.n	8001a74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e038      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40007000 	.word	0x40007000
 8001a70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a74:	4b1b      	ldr	r3, [pc, #108]	; (8001ae4 <HAL_RCC_OscConfig+0x4ec>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d028      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d121      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d11a      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001aaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d111      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aba:	085b      	lsrs	r3, r3, #1
 8001abc:	3b01      	subs	r3, #1
 8001abe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d107      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ace:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d001      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e000      	b.n	8001ada <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40023800 	.word	0x40023800

08001ae8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d101      	bne.n	8001afc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e0cc      	b.n	8001c96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001afc:	4b68      	ldr	r3, [pc, #416]	; (8001ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0307 	and.w	r3, r3, #7
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d90c      	bls.n	8001b24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b0a:	4b65      	ldr	r3, [pc, #404]	; (8001ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b12:	4b63      	ldr	r3, [pc, #396]	; (8001ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	683a      	ldr	r2, [r7, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d001      	beq.n	8001b24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e0b8      	b.n	8001c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0302 	and.w	r3, r3, #2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d020      	beq.n	8001b72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0304 	and.w	r3, r3, #4
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d005      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b3c:	4b59      	ldr	r3, [pc, #356]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	4a58      	ldr	r2, [pc, #352]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0308 	and.w	r3, r3, #8
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d005      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b54:	4b53      	ldr	r3, [pc, #332]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	4a52      	ldr	r2, [pc, #328]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b60:	4b50      	ldr	r3, [pc, #320]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	494d      	ldr	r1, [pc, #308]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d044      	beq.n	8001c08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d107      	bne.n	8001b96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b86:	4b47      	ldr	r3, [pc, #284]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d119      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e07f      	b.n	8001c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d003      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d107      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ba6:	4b3f      	ldr	r3, [pc, #252]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d109      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e06f      	b.n	8001c96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb6:	4b3b      	ldr	r3, [pc, #236]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e067      	b.n	8001c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bc6:	4b37      	ldr	r3, [pc, #220]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f023 0203 	bic.w	r2, r3, #3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	4934      	ldr	r1, [pc, #208]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bd8:	f7ff fa6a 	bl	80010b0 <HAL_GetTick>
 8001bdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bde:	e00a      	b.n	8001bf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be0:	f7ff fa66 	bl	80010b0 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e04f      	b.n	8001c96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf6:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f003 020c 	and.w	r2, r3, #12
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d1eb      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c08:	4b25      	ldr	r3, [pc, #148]	; (8001ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d20c      	bcs.n	8001c30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c16:	4b22      	ldr	r3, [pc, #136]	; (8001ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1e:	4b20      	ldr	r3, [pc, #128]	; (8001ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d001      	beq.n	8001c30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e032      	b.n	8001c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d008      	beq.n	8001c4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c3c:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	4916      	ldr	r1, [pc, #88]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0308 	and.w	r3, r3, #8
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d009      	beq.n	8001c6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	490e      	ldr	r1, [pc, #56]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c6e:	f000 f821 	bl	8001cb4 <HAL_RCC_GetSysClockFreq>
 8001c72:	4602      	mov	r2, r0
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	091b      	lsrs	r3, r3, #4
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	490a      	ldr	r1, [pc, #40]	; (8001ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c80:	5ccb      	ldrb	r3, [r1, r3]
 8001c82:	fa22 f303 	lsr.w	r3, r2, r3
 8001c86:	4a09      	ldr	r2, [pc, #36]	; (8001cac <HAL_RCC_ClockConfig+0x1c4>)
 8001c88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <HAL_RCC_ClockConfig+0x1c8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff f830 	bl	8000cf4 <HAL_InitTick>

  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40023c00 	.word	0x40023c00
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	080072b4 	.word	0x080072b4
 8001cac:	20000000 	.word	0x20000000
 8001cb0:	20000004 	.word	0x20000004

08001cb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cb8:	b094      	sub	sp, #80	; 0x50
 8001cba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	647b      	str	r3, [r7, #68]	; 0x44
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ccc:	4b79      	ldr	r3, [pc, #484]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	d00d      	beq.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x40>
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	f200 80e1 	bhi.w	8001ea0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d002      	beq.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x34>
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d003      	beq.n	8001cee <HAL_RCC_GetSysClockFreq+0x3a>
 8001ce6:	e0db      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ce8:	4b73      	ldr	r3, [pc, #460]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001cea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001cec:	e0db      	b.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cee:	4b73      	ldr	r3, [pc, #460]	; (8001ebc <HAL_RCC_GetSysClockFreq+0x208>)
 8001cf0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cf2:	e0d8      	b.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cf4:	4b6f      	ldr	r3, [pc, #444]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cfc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cfe:	4b6d      	ldr	r3, [pc, #436]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d063      	beq.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d0a:	4b6a      	ldr	r3, [pc, #424]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	099b      	lsrs	r3, r3, #6
 8001d10:	2200      	movs	r2, #0
 8001d12:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d14:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d1c:	633b      	str	r3, [r7, #48]	; 0x30
 8001d1e:	2300      	movs	r3, #0
 8001d20:	637b      	str	r3, [r7, #52]	; 0x34
 8001d22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001d26:	4622      	mov	r2, r4
 8001d28:	462b      	mov	r3, r5
 8001d2a:	f04f 0000 	mov.w	r0, #0
 8001d2e:	f04f 0100 	mov.w	r1, #0
 8001d32:	0159      	lsls	r1, r3, #5
 8001d34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d38:	0150      	lsls	r0, r2, #5
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	4621      	mov	r1, r4
 8001d40:	1a51      	subs	r1, r2, r1
 8001d42:	6139      	str	r1, [r7, #16]
 8001d44:	4629      	mov	r1, r5
 8001d46:	eb63 0301 	sbc.w	r3, r3, r1
 8001d4a:	617b      	str	r3, [r7, #20]
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d58:	4659      	mov	r1, fp
 8001d5a:	018b      	lsls	r3, r1, #6
 8001d5c:	4651      	mov	r1, sl
 8001d5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d62:	4651      	mov	r1, sl
 8001d64:	018a      	lsls	r2, r1, #6
 8001d66:	4651      	mov	r1, sl
 8001d68:	ebb2 0801 	subs.w	r8, r2, r1
 8001d6c:	4659      	mov	r1, fp
 8001d6e:	eb63 0901 	sbc.w	r9, r3, r1
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d86:	4690      	mov	r8, r2
 8001d88:	4699      	mov	r9, r3
 8001d8a:	4623      	mov	r3, r4
 8001d8c:	eb18 0303 	adds.w	r3, r8, r3
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	462b      	mov	r3, r5
 8001d94:	eb49 0303 	adc.w	r3, r9, r3
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	f04f 0300 	mov.w	r3, #0
 8001da2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001da6:	4629      	mov	r1, r5
 8001da8:	024b      	lsls	r3, r1, #9
 8001daa:	4621      	mov	r1, r4
 8001dac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001db0:	4621      	mov	r1, r4
 8001db2:	024a      	lsls	r2, r1, #9
 8001db4:	4610      	mov	r0, r2
 8001db6:	4619      	mov	r1, r3
 8001db8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001dba:	2200      	movs	r2, #0
 8001dbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001dbe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001dc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001dc4:	f7fe fa5c 	bl	8000280 <__aeabi_uldivmod>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	460b      	mov	r3, r1
 8001dcc:	4613      	mov	r3, r2
 8001dce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001dd0:	e058      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dd2:	4b38      	ldr	r3, [pc, #224]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	099b      	lsrs	r3, r3, #6
 8001dd8:	2200      	movs	r2, #0
 8001dda:	4618      	mov	r0, r3
 8001ddc:	4611      	mov	r1, r2
 8001dde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001de2:	623b      	str	r3, [r7, #32]
 8001de4:	2300      	movs	r3, #0
 8001de6:	627b      	str	r3, [r7, #36]	; 0x24
 8001de8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001dec:	4642      	mov	r2, r8
 8001dee:	464b      	mov	r3, r9
 8001df0:	f04f 0000 	mov.w	r0, #0
 8001df4:	f04f 0100 	mov.w	r1, #0
 8001df8:	0159      	lsls	r1, r3, #5
 8001dfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dfe:	0150      	lsls	r0, r2, #5
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4641      	mov	r1, r8
 8001e06:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e0a:	4649      	mov	r1, r9
 8001e0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e24:	ebb2 040a 	subs.w	r4, r2, sl
 8001e28:	eb63 050b 	sbc.w	r5, r3, fp
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	00eb      	lsls	r3, r5, #3
 8001e36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e3a:	00e2      	lsls	r2, r4, #3
 8001e3c:	4614      	mov	r4, r2
 8001e3e:	461d      	mov	r5, r3
 8001e40:	4643      	mov	r3, r8
 8001e42:	18e3      	adds	r3, r4, r3
 8001e44:	603b      	str	r3, [r7, #0]
 8001e46:	464b      	mov	r3, r9
 8001e48:	eb45 0303 	adc.w	r3, r5, r3
 8001e4c:	607b      	str	r3, [r7, #4]
 8001e4e:	f04f 0200 	mov.w	r2, #0
 8001e52:	f04f 0300 	mov.w	r3, #0
 8001e56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e5a:	4629      	mov	r1, r5
 8001e5c:	028b      	lsls	r3, r1, #10
 8001e5e:	4621      	mov	r1, r4
 8001e60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e64:	4621      	mov	r1, r4
 8001e66:	028a      	lsls	r2, r1, #10
 8001e68:	4610      	mov	r0, r2
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e6e:	2200      	movs	r2, #0
 8001e70:	61bb      	str	r3, [r7, #24]
 8001e72:	61fa      	str	r2, [r7, #28]
 8001e74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e78:	f7fe fa02 	bl	8000280 <__aeabi_uldivmod>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4613      	mov	r3, r2
 8001e82:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e84:	4b0b      	ldr	r3, [pc, #44]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	0c1b      	lsrs	r3, r3, #16
 8001e8a:	f003 0303 	and.w	r3, r3, #3
 8001e8e:	3301      	adds	r3, #1
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001e94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001e96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e9e:	e002      	b.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ea2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ea4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ea6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3750      	adds	r7, #80	; 0x50
 8001eac:	46bd      	mov	sp, r7
 8001eae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	00f42400 	.word	0x00f42400
 8001ebc:	007a1200 	.word	0x007a1200

08001ec0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ec4:	4b03      	ldr	r3, [pc, #12]	; (8001ed4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	20000000 	.word	0x20000000

08001ed8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001edc:	f7ff fff0 	bl	8001ec0 <HAL_RCC_GetHCLKFreq>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	0a9b      	lsrs	r3, r3, #10
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	4903      	ldr	r1, [pc, #12]	; (8001efc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eee:	5ccb      	ldrb	r3, [r1, r3]
 8001ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	080072c4 	.word	0x080072c4

08001f00 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	220f      	movs	r2, #15
 8001f0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f10:	4b12      	ldr	r3, [pc, #72]	; (8001f5c <HAL_RCC_GetClockConfig+0x5c>)
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f003 0203 	and.w	r2, r3, #3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	; (8001f5c <HAL_RCC_GetClockConfig+0x5c>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001f28:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <HAL_RCC_GetClockConfig+0x5c>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001f34:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <HAL_RCC_GetClockConfig+0x5c>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	08db      	lsrs	r3, r3, #3
 8001f3a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001f42:	4b07      	ldr	r3, [pc, #28]	; (8001f60 <HAL_RCC_GetClockConfig+0x60>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0207 	and.w	r2, r3, #7
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	601a      	str	r2, [r3, #0]
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40023c00 	.word	0x40023c00

08001f64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e041      	b.n	8001ffa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d106      	bne.n	8001f90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f839 	bl	8002002 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3304      	adds	r3, #4
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	f000 f9c0 	bl	8002328 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b01      	cmp	r3, #1
 800202a:	d001      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e04e      	b.n	80020ce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2202      	movs	r2, #2
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a23      	ldr	r2, [pc, #140]	; (80020dc <HAL_TIM_Base_Start_IT+0xc4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d022      	beq.n	8002098 <HAL_TIM_Base_Start_IT+0x80>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800205a:	d01d      	beq.n	8002098 <HAL_TIM_Base_Start_IT+0x80>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a1f      	ldr	r2, [pc, #124]	; (80020e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d018      	beq.n	8002098 <HAL_TIM_Base_Start_IT+0x80>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a1e      	ldr	r2, [pc, #120]	; (80020e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d013      	beq.n	8002098 <HAL_TIM_Base_Start_IT+0x80>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00e      	beq.n	8002098 <HAL_TIM_Base_Start_IT+0x80>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a1b      	ldr	r2, [pc, #108]	; (80020ec <HAL_TIM_Base_Start_IT+0xd4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d009      	beq.n	8002098 <HAL_TIM_Base_Start_IT+0x80>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a19      	ldr	r2, [pc, #100]	; (80020f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d004      	beq.n	8002098 <HAL_TIM_Base_Start_IT+0x80>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a18      	ldr	r2, [pc, #96]	; (80020f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d111      	bne.n	80020bc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2b06      	cmp	r3, #6
 80020a8:	d010      	beq.n	80020cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f042 0201 	orr.w	r2, r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020ba:	e007      	b.n	80020cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 0201 	orr.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40010000 	.word	0x40010000
 80020e0:	40000400 	.word	0x40000400
 80020e4:	40000800 	.word	0x40000800
 80020e8:	40000c00 	.word	0x40000c00
 80020ec:	40010400 	.word	0x40010400
 80020f0:	40014000 	.word	0x40014000
 80020f4:	40001800 	.word	0x40001800

080020f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d020      	beq.n	800215c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d01b      	beq.n	800215c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f06f 0202 	mvn.w	r2, #2
 800212c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 f8d2 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 8002148:	e005      	b.n	8002156 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f8c4 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f8d5 	bl	8002300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f003 0304 	and.w	r3, r3, #4
 8002162:	2b00      	cmp	r3, #0
 8002164:	d020      	beq.n	80021a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01b      	beq.n	80021a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f06f 0204 	mvn.w	r2, #4
 8002178:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2202      	movs	r2, #2
 800217e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 f8ac 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 8002194:	e005      	b.n	80021a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f89e 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 f8af 	bl	8002300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	f003 0308 	and.w	r3, r3, #8
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d020      	beq.n	80021f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f003 0308 	and.w	r3, r3, #8
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01b      	beq.n	80021f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f06f 0208 	mvn.w	r2, #8
 80021c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2204      	movs	r2, #4
 80021ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 f886 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 80021e0:	e005      	b.n	80021ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 f878 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 f889 	bl	8002300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f003 0310 	and.w	r3, r3, #16
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d020      	beq.n	8002240 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f003 0310 	and.w	r3, r3, #16
 8002204:	2b00      	cmp	r3, #0
 8002206:	d01b      	beq.n	8002240 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f06f 0210 	mvn.w	r2, #16
 8002210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2208      	movs	r2, #8
 8002216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f000 f860 	bl	80022ec <HAL_TIM_IC_CaptureCallback>
 800222c:	e005      	b.n	800223a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f852 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 f863 	bl	8002300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00c      	beq.n	8002264 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b00      	cmp	r3, #0
 8002252:	d007      	beq.n	8002264 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f06f 0201 	mvn.w	r2, #1
 800225c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7fe fd04 	bl	8000c6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00c      	beq.n	8002288 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002274:	2b00      	cmp	r3, #0
 8002276:	d007      	beq.n	8002288 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f906 	bl	8002494 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00c      	beq.n	80022ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002298:	2b00      	cmp	r3, #0
 800229a:	d007      	beq.n	80022ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f834 	bl	8002314 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f003 0320 	and.w	r3, r3, #32
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00c      	beq.n	80022d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f003 0320 	and.w	r3, r3, #32
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d007      	beq.n	80022d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f06f 0220 	mvn.w	r2, #32
 80022c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f000 f8d8 	bl	8002480 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022d0:	bf00      	nop
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a46      	ldr	r2, [pc, #280]	; (8002454 <TIM_Base_SetConfig+0x12c>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d013      	beq.n	8002368 <TIM_Base_SetConfig+0x40>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002346:	d00f      	beq.n	8002368 <TIM_Base_SetConfig+0x40>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a43      	ldr	r2, [pc, #268]	; (8002458 <TIM_Base_SetConfig+0x130>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d00b      	beq.n	8002368 <TIM_Base_SetConfig+0x40>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a42      	ldr	r2, [pc, #264]	; (800245c <TIM_Base_SetConfig+0x134>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d007      	beq.n	8002368 <TIM_Base_SetConfig+0x40>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a41      	ldr	r2, [pc, #260]	; (8002460 <TIM_Base_SetConfig+0x138>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d003      	beq.n	8002368 <TIM_Base_SetConfig+0x40>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a40      	ldr	r2, [pc, #256]	; (8002464 <TIM_Base_SetConfig+0x13c>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d108      	bne.n	800237a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800236e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	4313      	orrs	r3, r2
 8002378:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a35      	ldr	r2, [pc, #212]	; (8002454 <TIM_Base_SetConfig+0x12c>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d02b      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002388:	d027      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a32      	ldr	r2, [pc, #200]	; (8002458 <TIM_Base_SetConfig+0x130>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d023      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a31      	ldr	r2, [pc, #196]	; (800245c <TIM_Base_SetConfig+0x134>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d01f      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a30      	ldr	r2, [pc, #192]	; (8002460 <TIM_Base_SetConfig+0x138>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d01b      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a2f      	ldr	r2, [pc, #188]	; (8002464 <TIM_Base_SetConfig+0x13c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d017      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a2e      	ldr	r2, [pc, #184]	; (8002468 <TIM_Base_SetConfig+0x140>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d013      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a2d      	ldr	r2, [pc, #180]	; (800246c <TIM_Base_SetConfig+0x144>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d00f      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a2c      	ldr	r2, [pc, #176]	; (8002470 <TIM_Base_SetConfig+0x148>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d00b      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a2b      	ldr	r2, [pc, #172]	; (8002474 <TIM_Base_SetConfig+0x14c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d007      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a2a      	ldr	r2, [pc, #168]	; (8002478 <TIM_Base_SetConfig+0x150>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d003      	beq.n	80023da <TIM_Base_SetConfig+0xb2>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a29      	ldr	r2, [pc, #164]	; (800247c <TIM_Base_SetConfig+0x154>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d108      	bne.n	80023ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a10      	ldr	r2, [pc, #64]	; (8002454 <TIM_Base_SetConfig+0x12c>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d003      	beq.n	8002420 <TIM_Base_SetConfig+0xf8>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a12      	ldr	r2, [pc, #72]	; (8002464 <TIM_Base_SetConfig+0x13c>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d103      	bne.n	8002428 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	691a      	ldr	r2, [r3, #16]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b01      	cmp	r3, #1
 8002438:	d105      	bne.n	8002446 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	f023 0201 	bic.w	r2, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	611a      	str	r2, [r3, #16]
  }
}
 8002446:	bf00      	nop
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	40010000 	.word	0x40010000
 8002458:	40000400 	.word	0x40000400
 800245c:	40000800 	.word	0x40000800
 8002460:	40000c00 	.word	0x40000c00
 8002464:	40010400 	.word	0x40010400
 8002468:	40014000 	.word	0x40014000
 800246c:	40014400 	.word	0x40014400
 8002470:	40014800 	.word	0x40014800
 8002474:	40001800 	.word	0x40001800
 8002478:	40001c00 	.word	0x40001c00
 800247c:	40002000 	.word	0x40002000

08002480 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b08b      	sub	sp, #44	; 0x2c
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	fa93 f3a3 	rbit	r3, r3
 80024c2:	613b      	str	r3, [r7, #16]
  return result;
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80024ce:	2320      	movs	r3, #32
 80024d0:	e003      	b.n	80024da <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	fab3 f383 	clz	r3, r3
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	2103      	movs	r1, #3
 80024de:	fa01 f303 	lsl.w	r3, r1, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	401a      	ands	r2, r3
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	fa93 f3a3 	rbit	r3, r3
 80024f0:	61fb      	str	r3, [r7, #28]
  return result;
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80024fc:	2320      	movs	r3, #32
 80024fe:	e003      	b.n	8002508 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002502:	fab3 f383 	clz	r3, r3
 8002506:	b2db      	uxtb	r3, r3
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	fa01 f303 	lsl.w	r3, r1, r3
 8002510:	431a      	orrs	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	601a      	str	r2, [r3, #0]
}
 8002516:	bf00      	nop
 8002518:	372c      	adds	r7, #44	; 0x2c
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002522:	b480      	push	{r7}
 8002524:	b085      	sub	sp, #20
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	43db      	mvns	r3, r3
 8002536:	401a      	ands	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	431a      	orrs	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	605a      	str	r2, [r3, #4]
}
 8002546:	bf00      	nop
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002552:	b480      	push	{r7}
 8002554:	b08b      	sub	sp, #44	; 0x2c
 8002556:	af00      	add	r7, sp, #0
 8002558:	60f8      	str	r0, [r7, #12]
 800255a:	60b9      	str	r1, [r7, #8]
 800255c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	fa93 f3a3 	rbit	r3, r3
 800256c:	613b      	str	r3, [r7, #16]
  return result;
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002578:	2320      	movs	r3, #32
 800257a:	e003      	b.n	8002584 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	fab3 f383 	clz	r3, r3
 8002582:	b2db      	uxtb	r3, r3
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	2103      	movs	r1, #3
 8002588:	fa01 f303 	lsl.w	r3, r1, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	401a      	ands	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002594:	6a3b      	ldr	r3, [r7, #32]
 8002596:	fa93 f3a3 	rbit	r3, r3
 800259a:	61fb      	str	r3, [r7, #28]
  return result;
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80025a6:	2320      	movs	r3, #32
 80025a8:	e003      	b.n	80025b2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80025aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ac:	fab3 f383 	clz	r3, r3
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ba:	431a      	orrs	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80025c0:	bf00      	nop
 80025c2:	372c      	adds	r7, #44	; 0x2c
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b08b      	sub	sp, #44	; 0x2c
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	68da      	ldr	r2, [r3, #12]
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	fa93 f3a3 	rbit	r3, r3
 80025e6:	613b      	str	r3, [r7, #16]
  return result;
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80025f2:	2320      	movs	r3, #32
 80025f4:	e003      	b.n	80025fe <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	fab3 f383 	clz	r3, r3
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	2103      	movs	r1, #3
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	401a      	ands	r2, r3
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	6a3b      	ldr	r3, [r7, #32]
 8002610:	fa93 f3a3 	rbit	r3, r3
 8002614:	61fb      	str	r3, [r7, #28]
  return result;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002620:	2320      	movs	r3, #32
 8002622:	e003      	b.n	800262c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002626:	fab3 f383 	clz	r3, r3
 800262a:	b2db      	uxtb	r3, r3
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	fa01 f303 	lsl.w	r3, r1, r3
 8002634:	431a      	orrs	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	60da      	str	r2, [r3, #12]
}
 800263a:	bf00      	nop
 800263c:	372c      	adds	r7, #44	; 0x2c
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002646:	b480      	push	{r7}
 8002648:	b08b      	sub	sp, #44	; 0x2c
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6a1a      	ldr	r2, [r3, #32]
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	fa93 f3a3 	rbit	r3, r3
 8002660:	613b      	str	r3, [r7, #16]
  return result;
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800266c:	2320      	movs	r3, #32
 800266e:	e003      	b.n	8002678 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fab3 f383 	clz	r3, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	210f      	movs	r1, #15
 800267c:	fa01 f303 	lsl.w	r3, r1, r3
 8002680:	43db      	mvns	r3, r3
 8002682:	401a      	ands	r2, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	fa93 f3a3 	rbit	r3, r3
 800268e:	61fb      	str	r3, [r7, #28]
  return result;
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800269a:	2320      	movs	r3, #32
 800269c:	e003      	b.n	80026a6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	fab3 f383 	clz	r3, r3
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	fa01 f303 	lsl.w	r3, r1, r3
 80026ae:	431a      	orrs	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80026b4:	bf00      	nop
 80026b6:	372c      	adds	r7, #44	; 0x2c
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b08b      	sub	sp, #44	; 0x2c
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	0a1b      	lsrs	r3, r3, #8
 80026d4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	fa93 f3a3 	rbit	r3, r3
 80026dc:	613b      	str	r3, [r7, #16]
  return result;
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d101      	bne.n	80026ec <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80026e8:	2320      	movs	r3, #32
 80026ea:	e003      	b.n	80026f4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	fab3 f383 	clz	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	210f      	movs	r1, #15
 80026f8:	fa01 f303 	lsl.w	r3, r1, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	401a      	ands	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	0a1b      	lsrs	r3, r3, #8
 8002704:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002706:	6a3b      	ldr	r3, [r7, #32]
 8002708:	fa93 f3a3 	rbit	r3, r3
 800270c:	61fb      	str	r3, [r7, #28]
  return result;
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002718:	2320      	movs	r3, #32
 800271a:	e003      	b.n	8002724 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800271c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271e:	fab3 f383 	clz	r3, r3
 8002722:	b2db      	uxtb	r3, r3
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	fa01 f303 	lsl.w	r3, r1, r3
 800272c:	431a      	orrs	r2, r3
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002732:	bf00      	nop
 8002734:	372c      	adds	r7, #44	; 0x2c
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b08a      	sub	sp, #40	; 0x28
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
 8002746:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002748:	2300      	movs	r3, #0
 800274a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 800274c:	2300      	movs	r3, #0
 800274e:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	fa93 f3a3 	rbit	r3, r3
 800275c:	617b      	str	r3, [r7, #20]
  return result;
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <LL_GPIO_Init+0x2e>
    return 32U;
 8002768:	2320      	movs	r3, #32
 800276a:	e003      	b.n	8002774 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	fab3 f383 	clz	r3, r3
 8002772:	b2db      	uxtb	r3, r3
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002776:	e057      	b.n	8002828 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	2101      	movs	r1, #1
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	fa01 f303 	lsl.w	r3, r1, r3
 8002784:	4013      	ands	r3, r2
 8002786:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002788:	6a3b      	ldr	r3, [r7, #32]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d049      	beq.n	8002822 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d003      	beq.n	800279e <LL_GPIO_Init+0x60>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2b02      	cmp	r3, #2
 800279c:	d10d      	bne.n	80027ba <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	461a      	mov	r2, r3
 80027a4:	6a39      	ldr	r1, [r7, #32]
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff fed3 	bl	8002552 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	461a      	mov	r2, r3
 80027b2:	6a39      	ldr	r1, [r7, #32]
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f7ff feb4 	bl	8002522 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	461a      	mov	r2, r3
 80027c0:	6a39      	ldr	r1, [r7, #32]
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff ff02 	bl	80025cc <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d121      	bne.n	8002814 <LL_GPIO_Init+0xd6>
 80027d0:	6a3b      	ldr	r3, [r7, #32]
 80027d2:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	fa93 f3a3 	rbit	r3, r3
 80027da:	60bb      	str	r3, [r7, #8]
  return result;
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <LL_GPIO_Init+0xac>
    return 32U;
 80027e6:	2320      	movs	r3, #32
 80027e8:	e003      	b.n	80027f2 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	fab3 f383 	clz	r3, r3
 80027f0:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80027f2:	2b07      	cmp	r3, #7
 80027f4:	d807      	bhi.n	8002806 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	461a      	mov	r2, r3
 80027fc:	6a39      	ldr	r1, [r7, #32]
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ff21 	bl	8002646 <LL_GPIO_SetAFPin_0_7>
 8002804:	e006      	b.n	8002814 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	461a      	mov	r2, r3
 800280c:	6a39      	ldr	r1, [r7, #32]
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff ff56 	bl	80026c0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	461a      	mov	r2, r3
 800281a:	6a39      	ldr	r1, [r7, #32]
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff fe43 	bl	80024a8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	3301      	adds	r3, #1
 8002826:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282e:	fa22 f303 	lsr.w	r3, r2, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1a0      	bne.n	8002778 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	3728      	adds	r7, #40	; 0x28
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002844:	4b04      	ldr	r3, [pc, #16]	; (8002858 <LL_RCC_GetSysClkSource+0x18>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 030c 	and.w	r3, r3, #12
}
 800284c:	4618      	mov	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800

0800285c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002860:	4b04      	ldr	r3, [pc, #16]	; (8002874 <LL_RCC_GetAHBPrescaler+0x18>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002868:	4618      	mov	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	40023800 	.word	0x40023800

08002878 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800287c:	4b04      	ldr	r3, [pc, #16]	; (8002890 <LL_RCC_GetAPB1Prescaler+0x18>)
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002884:	4618      	mov	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40023800 	.word	0x40023800

08002894 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002898:	4b04      	ldr	r3, [pc, #16]	; (80028ac <LL_RCC_GetAPB2Prescaler+0x18>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40023800 	.word	0x40023800

080028b0 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80028b4:	4b04      	ldr	r3, [pc, #16]	; (80028c8 <LL_RCC_PLL_GetMainSource+0x18>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80028bc:	4618      	mov	r0, r3
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	40023800 	.word	0x40023800

080028cc <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80028d0:	4b04      	ldr	r3, [pc, #16]	; (80028e4 <LL_RCC_PLL_GetN+0x18>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	099b      	lsrs	r3, r3, #6
 80028d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80028da:	4618      	mov	r0, r3
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	40023800 	.word	0x40023800

080028e8 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80028ec:	4b04      	ldr	r3, [pc, #16]	; (8002900 <LL_RCC_PLL_GetP+0x18>)
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	40023800 	.word	0x40023800

08002904 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002908:	4b04      	ldr	r3, [pc, #16]	; (800291c <LL_RCC_PLL_GetDivider+0x18>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002910:	4618      	mov	r0, r3
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	40023800 	.word	0x40023800

08002920 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002928:	f000 f820 	bl	800296c <RCC_GetSystemClockFreq>
 800292c:	4602      	mov	r2, r0
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f840 	bl	80029bc <RCC_GetHCLKClockFreq>
 800293c:	4602      	mov	r2, r0
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	4618      	mov	r0, r3
 8002948:	f000 f84e 	bl	80029e8 <RCC_GetPCLK1ClockFreq>
 800294c:	4602      	mov	r2, r0
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	4618      	mov	r0, r3
 8002958:	f000 f85a 	bl	8002a10 <RCC_GetPCLK2ClockFreq>
 800295c:	4602      	mov	r2, r0
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	60da      	str	r2, [r3, #12]
}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002972:	2300      	movs	r3, #0
 8002974:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002976:	f7ff ff63 	bl	8002840 <LL_RCC_GetSysClkSource>
 800297a:	4603      	mov	r3, r0
 800297c:	2b08      	cmp	r3, #8
 800297e:	d00c      	beq.n	800299a <RCC_GetSystemClockFreq+0x2e>
 8002980:	2b08      	cmp	r3, #8
 8002982:	d80f      	bhi.n	80029a4 <RCC_GetSystemClockFreq+0x38>
 8002984:	2b00      	cmp	r3, #0
 8002986:	d002      	beq.n	800298e <RCC_GetSystemClockFreq+0x22>
 8002988:	2b04      	cmp	r3, #4
 800298a:	d003      	beq.n	8002994 <RCC_GetSystemClockFreq+0x28>
 800298c:	e00a      	b.n	80029a4 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800298e:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <RCC_GetSystemClockFreq+0x48>)
 8002990:	607b      	str	r3, [r7, #4]
      break;
 8002992:	e00a      	b.n	80029aa <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002994:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <RCC_GetSystemClockFreq+0x4c>)
 8002996:	607b      	str	r3, [r7, #4]
      break;
 8002998:	e007      	b.n	80029aa <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800299a:	2008      	movs	r0, #8
 800299c:	f000 f84c 	bl	8002a38 <RCC_PLL_GetFreqDomain_SYS>
 80029a0:	6078      	str	r0, [r7, #4]
      break;
 80029a2:	e002      	b.n	80029aa <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80029a4:	4b03      	ldr	r3, [pc, #12]	; (80029b4 <RCC_GetSystemClockFreq+0x48>)
 80029a6:	607b      	str	r3, [r7, #4]
      break;
 80029a8:	bf00      	nop
  }

  return frequency;
 80029aa:	687b      	ldr	r3, [r7, #4]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	00f42400 	.word	0x00f42400
 80029b8:	007a1200 	.word	0x007a1200

080029bc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80029c4:	f7ff ff4a 	bl	800285c <LL_RCC_GetAHBPrescaler>
 80029c8:	4603      	mov	r3, r0
 80029ca:	091b      	lsrs	r3, r3, #4
 80029cc:	f003 030f 	and.w	r3, r3, #15
 80029d0:	4a04      	ldr	r2, [pc, #16]	; (80029e4 <RCC_GetHCLKClockFreq+0x28>)
 80029d2:	5cd3      	ldrb	r3, [r2, r3]
 80029d4:	461a      	mov	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	40d3      	lsrs	r3, r2
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	080072b4 	.word	0x080072b4

080029e8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80029f0:	f7ff ff42 	bl	8002878 <LL_RCC_GetAPB1Prescaler>
 80029f4:	4603      	mov	r3, r0
 80029f6:	0a9b      	lsrs	r3, r3, #10
 80029f8:	4a04      	ldr	r2, [pc, #16]	; (8002a0c <RCC_GetPCLK1ClockFreq+0x24>)
 80029fa:	5cd3      	ldrb	r3, [r2, r3]
 80029fc:	461a      	mov	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	40d3      	lsrs	r3, r2
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	080072c4 	.word	0x080072c4

08002a10 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002a18:	f7ff ff3c 	bl	8002894 <LL_RCC_GetAPB2Prescaler>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	0b5b      	lsrs	r3, r3, #13
 8002a20:	4a04      	ldr	r2, [pc, #16]	; (8002a34 <RCC_GetPCLK2ClockFreq+0x24>)
 8002a22:	5cd3      	ldrb	r3, [r2, r3]
 8002a24:	461a      	mov	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	40d3      	lsrs	r3, r2
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	080072c4 	.word	0x080072c4

08002a38 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002a38:	b590      	push	{r4, r7, lr}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	2300      	movs	r3, #0
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	2300      	movs	r3, #0
 8002a4a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002a4c:	f7ff ff30 	bl	80028b0 <LL_RCC_PLL_GetMainSource>
 8002a50:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d004      	beq.n	8002a62 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a5e:	d003      	beq.n	8002a68 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002a60:	e005      	b.n	8002a6e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002a62:	4b12      	ldr	r3, [pc, #72]	; (8002aac <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002a64:	617b      	str	r3, [r7, #20]
      break;
 8002a66:	e005      	b.n	8002a74 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002a68:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002a6a:	617b      	str	r3, [r7, #20]
      break;
 8002a6c:	e002      	b.n	8002a74 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002a6e:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002a70:	617b      	str	r3, [r7, #20]
      break;
 8002a72:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b08      	cmp	r3, #8
 8002a78:	d113      	bne.n	8002aa2 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002a7a:	f7ff ff43 	bl	8002904 <LL_RCC_PLL_GetDivider>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	fbb3 f4f2 	udiv	r4, r3, r2
 8002a86:	f7ff ff21 	bl	80028cc <LL_RCC_PLL_GetN>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	fb03 f404 	mul.w	r4, r3, r4
 8002a90:	f7ff ff2a 	bl	80028e8 <LL_RCC_PLL_GetP>
 8002a94:	4603      	mov	r3, r0
 8002a96:	0c1b      	lsrs	r3, r3, #16
 8002a98:	3301      	adds	r3, #1
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002aa0:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002aa2:	693b      	ldr	r3, [r7, #16]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	371c      	adds	r7, #28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd90      	pop	{r4, r7, pc}
 8002aac:	00f42400 	.word	0x00f42400
 8002ab0:	007a1200 	.word	0x007a1200

08002ab4 <LL_USART_IsEnabled>:
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ac4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ac8:	bf0c      	ite	eq
 8002aca:	2301      	moveq	r3, #1
 8002acc:	2300      	movne	r3, #0
 8002ace:	b2db      	uxtb	r3, r3
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <LL_USART_SetStopBitsLength>:
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	431a      	orrs	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	611a      	str	r2, [r3, #16]
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <LL_USART_SetHWFlowCtrl>:
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
 8002b0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	615a      	str	r2, [r3, #20]
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <LL_USART_SetBaudRate>:
{
 8002b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b2c:	b0c0      	sub	sp, #256	; 0x100
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002b34:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8002b38:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002b3c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b48:	f040 810c 	bne.w	8002d64 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002b4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002b50:	2200      	movs	r2, #0
 8002b52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002b56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002b5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002b5e:	4622      	mov	r2, r4
 8002b60:	462b      	mov	r3, r5
 8002b62:	1891      	adds	r1, r2, r2
 8002b64:	6639      	str	r1, [r7, #96]	; 0x60
 8002b66:	415b      	adcs	r3, r3
 8002b68:	667b      	str	r3, [r7, #100]	; 0x64
 8002b6a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002b6e:	4621      	mov	r1, r4
 8002b70:	eb12 0801 	adds.w	r8, r2, r1
 8002b74:	4629      	mov	r1, r5
 8002b76:	eb43 0901 	adc.w	r9, r3, r1
 8002b7a:	f04f 0200 	mov.w	r2, #0
 8002b7e:	f04f 0300 	mov.w	r3, #0
 8002b82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b8e:	4690      	mov	r8, r2
 8002b90:	4699      	mov	r9, r3
 8002b92:	4623      	mov	r3, r4
 8002b94:	eb18 0303 	adds.w	r3, r8, r3
 8002b98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002b9c:	462b      	mov	r3, r5
 8002b9e:	eb49 0303 	adc.w	r3, r9, r3
 8002ba2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002ba6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002baa:	2200      	movs	r2, #0
 8002bac:	469a      	mov	sl, r3
 8002bae:	4693      	mov	fp, r2
 8002bb0:	eb1a 030a 	adds.w	r3, sl, sl
 8002bb4:	65bb      	str	r3, [r7, #88]	; 0x58
 8002bb6:	eb4b 030b 	adc.w	r3, fp, fp
 8002bba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002bbc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002bc0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002bc4:	f7fd fb5c 	bl	8000280 <__aeabi_uldivmod>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	460b      	mov	r3, r1
 8002bcc:	4b64      	ldr	r3, [pc, #400]	; (8002d60 <LL_USART_SetBaudRate+0x238>)
 8002bce:	fba3 2302 	umull	r2, r3, r3, r2
 8002bd2:	095b      	lsrs	r3, r3, #5
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	b29c      	uxth	r4, r3
 8002bda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002bde:	2200      	movs	r2, #0
 8002be0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002be4:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002be8:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8002bec:	4642      	mov	r2, r8
 8002bee:	464b      	mov	r3, r9
 8002bf0:	1891      	adds	r1, r2, r2
 8002bf2:	6539      	str	r1, [r7, #80]	; 0x50
 8002bf4:	415b      	adcs	r3, r3
 8002bf6:	657b      	str	r3, [r7, #84]	; 0x54
 8002bf8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002bfc:	4641      	mov	r1, r8
 8002bfe:	1851      	adds	r1, r2, r1
 8002c00:	64b9      	str	r1, [r7, #72]	; 0x48
 8002c02:	4649      	mov	r1, r9
 8002c04:	414b      	adcs	r3, r1
 8002c06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8002c14:	4659      	mov	r1, fp
 8002c16:	00cb      	lsls	r3, r1, #3
 8002c18:	4651      	mov	r1, sl
 8002c1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c1e:	4651      	mov	r1, sl
 8002c20:	00ca      	lsls	r2, r1, #3
 8002c22:	4610      	mov	r0, r2
 8002c24:	4619      	mov	r1, r3
 8002c26:	4603      	mov	r3, r0
 8002c28:	4642      	mov	r2, r8
 8002c2a:	189b      	adds	r3, r3, r2
 8002c2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c30:	464b      	mov	r3, r9
 8002c32:	460a      	mov	r2, r1
 8002c34:	eb42 0303 	adc.w	r3, r2, r3
 8002c38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002c3c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002c40:	2200      	movs	r2, #0
 8002c42:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c46:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8002c4a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002c4e:	460b      	mov	r3, r1
 8002c50:	18db      	adds	r3, r3, r3
 8002c52:	643b      	str	r3, [r7, #64]	; 0x40
 8002c54:	4613      	mov	r3, r2
 8002c56:	eb42 0303 	adc.w	r3, r2, r3
 8002c5a:	647b      	str	r3, [r7, #68]	; 0x44
 8002c5c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002c60:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002c64:	f7fd fb0c 	bl	8000280 <__aeabi_uldivmod>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	4b3c      	ldr	r3, [pc, #240]	; (8002d60 <LL_USART_SetBaudRate+0x238>)
 8002c70:	fba3 2301 	umull	r2, r3, r3, r1
 8002c74:	095b      	lsrs	r3, r3, #5
 8002c76:	2264      	movs	r2, #100	; 0x64
 8002c78:	fb02 f303 	mul.w	r3, r2, r3
 8002c7c:	1acb      	subs	r3, r1, r3
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002c84:	4b36      	ldr	r3, [pc, #216]	; (8002d60 <LL_USART_SetBaudRate+0x238>)
 8002c86:	fba3 2302 	umull	r2, r3, r3, r2
 8002c8a:	095b      	lsrs	r3, r3, #5
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	4423      	add	r3, r4
 8002c9a:	b29c      	uxth	r4, r3
 8002c9c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ca6:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002caa:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8002cae:	4642      	mov	r2, r8
 8002cb0:	464b      	mov	r3, r9
 8002cb2:	1891      	adds	r1, r2, r2
 8002cb4:	63b9      	str	r1, [r7, #56]	; 0x38
 8002cb6:	415b      	adcs	r3, r3
 8002cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cba:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002cbe:	4641      	mov	r1, r8
 8002cc0:	1851      	adds	r1, r2, r1
 8002cc2:	6339      	str	r1, [r7, #48]	; 0x30
 8002cc4:	4649      	mov	r1, r9
 8002cc6:	414b      	adcs	r3, r1
 8002cc8:	637b      	str	r3, [r7, #52]	; 0x34
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	f04f 0300 	mov.w	r3, #0
 8002cd2:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002cd6:	4659      	mov	r1, fp
 8002cd8:	00cb      	lsls	r3, r1, #3
 8002cda:	4651      	mov	r1, sl
 8002cdc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ce0:	4651      	mov	r1, sl
 8002ce2:	00ca      	lsls	r2, r1, #3
 8002ce4:	4610      	mov	r0, r2
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4603      	mov	r3, r0
 8002cea:	4642      	mov	r2, r8
 8002cec:	189b      	adds	r3, r3, r2
 8002cee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002cf2:	464b      	mov	r3, r9
 8002cf4:	460a      	mov	r2, r1
 8002cf6:	eb42 0303 	adc.w	r3, r2, r3
 8002cfa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002cfe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002d02:	2200      	movs	r2, #0
 8002d04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002d08:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8002d0c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8002d10:	460b      	mov	r3, r1
 8002d12:	18db      	adds	r3, r3, r3
 8002d14:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d16:	4613      	mov	r3, r2
 8002d18:	eb42 0303 	adc.w	r3, r2, r3
 8002d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d22:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002d26:	f7fd faab 	bl	8000280 <__aeabi_uldivmod>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <LL_USART_SetBaudRate+0x238>)
 8002d30:	fba3 1302 	umull	r1, r3, r3, r2
 8002d34:	095b      	lsrs	r3, r3, #5
 8002d36:	2164      	movs	r1, #100	; 0x64
 8002d38:	fb01 f303 	mul.w	r3, r1, r3
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	3332      	adds	r3, #50	; 0x32
 8002d42:	4a07      	ldr	r2, [pc, #28]	; (8002d60 <LL_USART_SetBaudRate+0x238>)
 8002d44:	fba2 2303 	umull	r2, r3, r2, r3
 8002d48:	095b      	lsrs	r3, r3, #5
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	f003 0307 	and.w	r3, r3, #7
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	4423      	add	r3, r4
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	461a      	mov	r2, r3
 8002d58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d5c:	609a      	str	r2, [r3, #8]
}
 8002d5e:	e108      	b.n	8002f72 <LL_USART_SetBaudRate+0x44a>
 8002d60:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002d64:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002d6e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002d72:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8002d76:	4642      	mov	r2, r8
 8002d78:	464b      	mov	r3, r9
 8002d7a:	1891      	adds	r1, r2, r2
 8002d7c:	6239      	str	r1, [r7, #32]
 8002d7e:	415b      	adcs	r3, r3
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
 8002d82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d86:	4641      	mov	r1, r8
 8002d88:	1854      	adds	r4, r2, r1
 8002d8a:	4649      	mov	r1, r9
 8002d8c:	eb43 0501 	adc.w	r5, r3, r1
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	f04f 0300 	mov.w	r3, #0
 8002d98:	00eb      	lsls	r3, r5, #3
 8002d9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d9e:	00e2      	lsls	r2, r4, #3
 8002da0:	4614      	mov	r4, r2
 8002da2:	461d      	mov	r5, r3
 8002da4:	4643      	mov	r3, r8
 8002da6:	18e3      	adds	r3, r4, r3
 8002da8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002dac:	464b      	mov	r3, r9
 8002dae:	eb45 0303 	adc.w	r3, r5, r3
 8002db2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002db6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002dc0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002dc4:	f04f 0200 	mov.w	r2, #0
 8002dc8:	f04f 0300 	mov.w	r3, #0
 8002dcc:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8002dd0:	4629      	mov	r1, r5
 8002dd2:	008b      	lsls	r3, r1, #2
 8002dd4:	4621      	mov	r1, r4
 8002dd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002dda:	4621      	mov	r1, r4
 8002ddc:	008a      	lsls	r2, r1, #2
 8002dde:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002de2:	f7fd fa4d 	bl	8000280 <__aeabi_uldivmod>
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	4b65      	ldr	r3, [pc, #404]	; (8002f80 <LL_USART_SetBaudRate+0x458>)
 8002dec:	fba3 2302 	umull	r2, r3, r3, r2
 8002df0:	095b      	lsrs	r3, r3, #5
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	b29c      	uxth	r4, r3
 8002df8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002e02:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002e06:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8002e0a:	4642      	mov	r2, r8
 8002e0c:	464b      	mov	r3, r9
 8002e0e:	1891      	adds	r1, r2, r2
 8002e10:	61b9      	str	r1, [r7, #24]
 8002e12:	415b      	adcs	r3, r3
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e1a:	4641      	mov	r1, r8
 8002e1c:	1851      	adds	r1, r2, r1
 8002e1e:	6139      	str	r1, [r7, #16]
 8002e20:	4649      	mov	r1, r9
 8002e22:	414b      	adcs	r3, r1
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	f04f 0200 	mov.w	r2, #0
 8002e2a:	f04f 0300 	mov.w	r3, #0
 8002e2e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e32:	4659      	mov	r1, fp
 8002e34:	00cb      	lsls	r3, r1, #3
 8002e36:	4651      	mov	r1, sl
 8002e38:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e3c:	4651      	mov	r1, sl
 8002e3e:	00ca      	lsls	r2, r1, #3
 8002e40:	4610      	mov	r0, r2
 8002e42:	4619      	mov	r1, r3
 8002e44:	4603      	mov	r3, r0
 8002e46:	4642      	mov	r2, r8
 8002e48:	189b      	adds	r3, r3, r2
 8002e4a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002e4e:	464b      	mov	r3, r9
 8002e50:	460a      	mov	r2, r1
 8002e52:	eb42 0303 	adc.w	r3, r2, r3
 8002e56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002e5a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002e64:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	f04f 0300 	mov.w	r3, #0
 8002e70:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8002e74:	4649      	mov	r1, r9
 8002e76:	008b      	lsls	r3, r1, #2
 8002e78:	4641      	mov	r1, r8
 8002e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e7e:	4641      	mov	r1, r8
 8002e80:	008a      	lsls	r2, r1, #2
 8002e82:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002e86:	f7fd f9fb 	bl	8000280 <__aeabi_uldivmod>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4b3b      	ldr	r3, [pc, #236]	; (8002f80 <LL_USART_SetBaudRate+0x458>)
 8002e92:	fba3 2301 	umull	r2, r3, r3, r1
 8002e96:	095b      	lsrs	r3, r3, #5
 8002e98:	2264      	movs	r2, #100	; 0x64
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	1acb      	subs	r3, r1, r3
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	3332      	adds	r3, #50	; 0x32
 8002ea4:	4a36      	ldr	r2, [pc, #216]	; (8002f80 <LL_USART_SetBaudRate+0x458>)
 8002ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eaa:	095b      	lsrs	r3, r3, #5
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	4423      	add	r3, r4
 8002eb6:	b29c      	uxth	r4, r3
 8002eb8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ec0:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002ec2:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ec6:	4642      	mov	r2, r8
 8002ec8:	464b      	mov	r3, r9
 8002eca:	1891      	adds	r1, r2, r2
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	415b      	adcs	r3, r3
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ed6:	4641      	mov	r1, r8
 8002ed8:	1851      	adds	r1, r2, r1
 8002eda:	6039      	str	r1, [r7, #0]
 8002edc:	4649      	mov	r1, r9
 8002ede:	414b      	adcs	r3, r1
 8002ee0:	607b      	str	r3, [r7, #4]
 8002ee2:	f04f 0200 	mov.w	r2, #0
 8002ee6:	f04f 0300 	mov.w	r3, #0
 8002eea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002eee:	4659      	mov	r1, fp
 8002ef0:	00cb      	lsls	r3, r1, #3
 8002ef2:	4651      	mov	r1, sl
 8002ef4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ef8:	4651      	mov	r1, sl
 8002efa:	00ca      	lsls	r2, r1, #3
 8002efc:	4610      	mov	r0, r2
 8002efe:	4619      	mov	r1, r3
 8002f00:	4603      	mov	r3, r0
 8002f02:	4642      	mov	r2, r8
 8002f04:	189b      	adds	r3, r3, r2
 8002f06:	673b      	str	r3, [r7, #112]	; 0x70
 8002f08:	464b      	mov	r3, r9
 8002f0a:	460a      	mov	r2, r1
 8002f0c:	eb42 0303 	adc.w	r3, r2, r3
 8002f10:	677b      	str	r3, [r7, #116]	; 0x74
 8002f12:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002f16:	2200      	movs	r2, #0
 8002f18:	66bb      	str	r3, [r7, #104]	; 0x68
 8002f1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002f1c:	f04f 0200 	mov.w	r2, #0
 8002f20:	f04f 0300 	mov.w	r3, #0
 8002f24:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8002f28:	4649      	mov	r1, r9
 8002f2a:	008b      	lsls	r3, r1, #2
 8002f2c:	4641      	mov	r1, r8
 8002f2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f32:	4641      	mov	r1, r8
 8002f34:	008a      	lsls	r2, r1, #2
 8002f36:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002f3a:	f7fd f9a1 	bl	8000280 <__aeabi_uldivmod>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	460b      	mov	r3, r1
 8002f42:	4b0f      	ldr	r3, [pc, #60]	; (8002f80 <LL_USART_SetBaudRate+0x458>)
 8002f44:	fba3 1302 	umull	r1, r3, r3, r2
 8002f48:	095b      	lsrs	r3, r3, #5
 8002f4a:	2164      	movs	r1, #100	; 0x64
 8002f4c:	fb01 f303 	mul.w	r3, r1, r3
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	3332      	adds	r3, #50	; 0x32
 8002f56:	4a0a      	ldr	r2, [pc, #40]	; (8002f80 <LL_USART_SetBaudRate+0x458>)
 8002f58:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5c:	095b      	lsrs	r3, r3, #5
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	4423      	add	r3, r4
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f70:	609a      	str	r2, [r3, #8]
}
 8002f72:	bf00      	nop
 8002f74:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f7e:	bf00      	nop
 8002f80:	51eb851f 	.word	0x51eb851f

08002f84 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b088      	sub	sp, #32
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002f92:	2300      	movs	r3, #0
 8002f94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff fd8c 	bl	8002ab4 <LL_USART_IsEnabled>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d15e      	bne.n	8003060 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002faa:	f023 030c 	bic.w	r3, r3, #12
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	6851      	ldr	r1, [r2, #4]
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	68d2      	ldr	r2, [r2, #12]
 8002fb6:	4311      	orrs	r1, r2
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	6912      	ldr	r2, [r2, #16]
 8002fbc:	4311      	orrs	r1, r2
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	6992      	ldr	r2, [r2, #24]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	4619      	mov	r1, r3
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff fd83 	bl	8002adc <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	4619      	mov	r1, r3
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f7ff fd90 	bl	8002b02 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002fe2:	f107 0308 	add.w	r3, r7, #8
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff fc9a 	bl	8002920 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a1f      	ldr	r2, [pc, #124]	; (800306c <LL_USART_Init+0xe8>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d102      	bne.n	8002ffa <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	61bb      	str	r3, [r7, #24]
 8002ff8:	e021      	b.n	800303e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a1c      	ldr	r2, [pc, #112]	; (8003070 <LL_USART_Init+0xec>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d102      	bne.n	8003008 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	61bb      	str	r3, [r7, #24]
 8003006:	e01a      	b.n	800303e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a1a      	ldr	r2, [pc, #104]	; (8003074 <LL_USART_Init+0xf0>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d102      	bne.n	8003016 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	61bb      	str	r3, [r7, #24]
 8003014:	e013      	b.n	800303e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a17      	ldr	r2, [pc, #92]	; (8003078 <LL_USART_Init+0xf4>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d102      	bne.n	8003024 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	61bb      	str	r3, [r7, #24]
 8003022:	e00c      	b.n	800303e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a15      	ldr	r2, [pc, #84]	; (800307c <LL_USART_Init+0xf8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d102      	bne.n	8003032 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	e005      	b.n	800303e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a12      	ldr	r2, [pc, #72]	; (8003080 <LL_USART_Init+0xfc>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d101      	bne.n	800303e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00d      	beq.n	8003060 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d009      	beq.n	8003060 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800304c:	2300      	movs	r3, #0
 800304e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8003058:	69b9      	ldr	r1, [r7, #24]
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff fd64 	bl	8002b28 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003060:	7ffb      	ldrb	r3, [r7, #31]
}
 8003062:	4618      	mov	r0, r3
 8003064:	3720      	adds	r7, #32
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40011000 	.word	0x40011000
 8003070:	40004400 	.word	0x40004400
 8003074:	40004800 	.word	0x40004800
 8003078:	40011400 	.word	0x40011400
 800307c:	40004c00 	.word	0x40004c00
 8003080:	40005000 	.word	0x40005000

08003084 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0320 	and.w	r3, r3, #32
 8003094:	2b20      	cmp	r3, #32
 8003096:	bf0c      	ite	eq
 8003098:	2301      	moveq	r3, #1
 800309a:	2300      	movne	r3, #0
 800309c:	b2db      	uxtb	r3, r3
}
 800309e:	4618      	mov	r0, r3
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr

080030aa <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ba:	2b40      	cmp	r3, #64	; 0x40
 80030bc:	bf0c      	ite	eq
 80030be:	2301      	moveq	r3, #1
 80030c0:	2300      	movne	r3, #0
 80030c2:	b2db      	uxtb	r3, r3
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e0:	2b80      	cmp	r3, #128	; 0x80
 80030e2:	bf0c      	ite	eq
 80030e4:	2301      	moveq	r3, #1
 80030e6:	2300      	movne	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b089      	sub	sp, #36	; 0x24
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	330c      	adds	r3, #12
 8003102:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	e853 3f00 	ldrex	r3, [r3]
 800310a:	60bb      	str	r3, [r7, #8]
   return(result);
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f043 0320 	orr.w	r3, r3, #32
 8003112:	61fb      	str	r3, [r7, #28]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	330c      	adds	r3, #12
 8003118:	69fa      	ldr	r2, [r7, #28]
 800311a:	61ba      	str	r2, [r7, #24]
 800311c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311e:	6979      	ldr	r1, [r7, #20]
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	e841 2300 	strex	r3, r2, [r1]
 8003126:	613b      	str	r3, [r7, #16]
   return(result);
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1e7      	bne.n	80030fe <LL_USART_EnableIT_RXNE+0x8>
}
 800312e:	bf00      	nop
 8003130:	bf00      	nop
 8003132:	3724      	adds	r7, #36	; 0x24
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	b2db      	uxtb	r3, r3
}
 800314a:	4618      	mov	r0, r3
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
 800315e:	460b      	mov	r3, r1
 8003160:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003162:	78fa      	ldrb	r2, [r7, #3]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	605a      	str	r2, [r3, #4]
}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <atc_alloc>:
#else
#define	atc_printf(...)     {};
#endif
//####################################################################################################
void* atc_alloc(size_t size)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
#if (_ATC_RTOS == 0)
  return malloc(size);
#else
  return pvPortMalloc(size);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f001 fd83 	bl	8004c88 <pvPortMalloc>
 8003182:	4603      	mov	r3, r0
#endif
}
 8003184:	4618      	mov	r0, r3
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <atc_free>:
//####################################################################################################
void atc_free(void *ptr)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
#if (_ATC_RTOS == 0)
    free(ptr);
#else
    vPortFree(ptr);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f001 fe43 	bl	8004e20 <vPortFree>
#endif
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <atc_init>:
//####################################################################################################
void atc_init(atc_t *atc, const char *name, USART_TypeDef *USARTx, void (*found)(char*))
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b084      	sub	sp, #16
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	60f8      	str	r0, [r7, #12]
 80031aa:	60b9      	str	r1, [r7, #8]
 80031ac:	607a      	str	r2, [r7, #4]
 80031ae:	603b      	str	r3, [r7, #0]
  if (atc->inited == true)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d11f      	bne.n	80031f8 <atc_init+0x56>
    return;
  memset(atc, 0, sizeof(atc_t));
 80031b8:	f44f 62c7 	mov.w	r2, #1592	; 0x638
 80031bc:	2100      	movs	r1, #0
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f002 fab6 	bl	8005730 <memset>
  strncpy(atc->name, name, sizeof(atc->name) - 1);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f203 6325 	addw	r3, r3, #1573	; 0x625
 80031ca:	2207      	movs	r2, #7
 80031cc:	68b9      	ldr	r1, [r7, #8]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f002 fac3 	bl	800575a <strncpy>
  atc->usart = USARTx;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	f8c3 2630 	str.w	r2, [r3, #1584]	; 0x630
  atc->found = found;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
  LL_USART_EnableIT_RXNE(atc->usart);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f8d3 3630 	ldr.w	r3, [r3, #1584]	; 0x630
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff ff83 	bl	80030f6 <LL_USART_EnableIT_RXNE>
  atc->inited = true;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2201      	movs	r2, #1
 80031f4:	701a      	strb	r2, [r3, #0]
 80031f6:	e000      	b.n	80031fa <atc_init+0x58>
    return;
 80031f8:	bf00      	nop
  atc_printf("\r\n[%s] inited.\r\n", atc->name);
}
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <atc_lock>:
//####################################################################################################
bool atc_lock(atc_t *atc, uint32_t wait_ms)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  if (atc->lock == false)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 362d 	ldrb.w	r3, [r3, #1581]	; 0x62d
 8003210:	f083 0301 	eor.w	r3, r3, #1
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d005      	beq.n	8003226 <atc_lock+0x26>
  {
    atc->lock = true;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
    return true;
 8003222:	2301      	movs	r3, #1
 8003224:	e01d      	b.n	8003262 <atc_lock+0x62>
  }
  uint32_t start = HAL_GetTick();
 8003226:	f7fd ff43 	bl	80010b0 <HAL_GetTick>
 800322a:	60f8      	str	r0, [r7, #12]
  while (HAL_GetTick() - start < wait_ms)
 800322c:	e010      	b.n	8003250 <atc_lock+0x50>
  {
    atc_delay(1);
 800322e:	2001      	movs	r0, #1
 8003230:	f000 fd31 	bl	8003c96 <osDelay>
    if (atc->lock == 0)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 362d 	ldrb.w	r3, [r3, #1581]	; 0x62d
 800323a:	f083 0301 	eor.w	r3, r3, #1
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <atc_lock+0x50>
    {
      atc->lock = true;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
      return true;
 800324c:	2301      	movs	r3, #1
 800324e:	e008      	b.n	8003262 <atc_lock+0x62>
  while (HAL_GetTick() - start < wait_ms)
 8003250:	f7fd ff2e 	bl	80010b0 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	429a      	cmp	r2, r3
 800325e:	d8e6      	bhi.n	800322e <atc_lock+0x2e>
    }
  }
  return false;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <atc_unlock>:
//####################################################################################################
void atc_unlock(atc_t *atc)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  atc->lock = false;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr

08003286 <atc_transmit>:
//####################################################################################################
void atc_transmit(atc_t *atc, uint8_t *data, uint16_t len)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b086      	sub	sp, #24
 800328a:	af00      	add	r7, sp, #0
 800328c:	60f8      	str	r0, [r7, #12]
 800328e:	60b9      	str	r1, [r7, #8]
 8003290:	4613      	mov	r3, r2
 8003292:	80fb      	strh	r3, [r7, #6]
  for (uint16_t i = 0; i < len; i++)
 8003294:	2300      	movs	r3, #0
 8003296:	82fb      	strh	r3, [r7, #22]
 8003298:	e018      	b.n	80032cc <atc_transmit+0x46>
  {
    while (!LL_USART_IsActiveFlag_TXE(atc->usart))
      atc_delay(1);
 800329a:	2001      	movs	r0, #1
 800329c:	f000 fcfb 	bl	8003c96 <osDelay>
    while (!LL_USART_IsActiveFlag_TXE(atc->usart))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f8d3 3630 	ldr.w	r3, [r3, #1584]	; 0x630
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff ff12 	bl	80030d0 <LL_USART_IsActiveFlag_TXE>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0f3      	beq.n	800329a <atc_transmit+0x14>
    LL_USART_TransmitData8(atc->usart, data[i]);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f8d3 0630 	ldr.w	r0, [r3, #1584]	; 0x630
 80032b8:	8afb      	ldrh	r3, [r7, #22]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	4413      	add	r3, r2
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	4619      	mov	r1, r3
 80032c2:	f7ff ff48 	bl	8003156 <LL_USART_TransmitData8>
  for (uint16_t i = 0; i < len; i++)
 80032c6:	8afb      	ldrh	r3, [r7, #22]
 80032c8:	3301      	adds	r3, #1
 80032ca:	82fb      	strh	r3, [r7, #22]
 80032cc:	8afa      	ldrh	r2, [r7, #22]
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d3e5      	bcc.n	80032a0 <atc_transmit+0x1a>
  }
  while (!LL_USART_IsActiveFlag_TC(atc->usart))
 80032d4:	e002      	b.n	80032dc <atc_transmit+0x56>
    atc_delay(1);
 80032d6:	2001      	movs	r0, #1
 80032d8:	f000 fcdd 	bl	8003c96 <osDelay>
  while (!LL_USART_IsActiveFlag_TC(atc->usart))
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f8d3 3630 	ldr.w	r3, [r3, #1584]	; 0x630
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff fee1 	bl	80030aa <LL_USART_IsActiveFlag_TC>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0f3      	beq.n	80032d6 <atc_transmit+0x50>
}
 80032ee:	bf00      	nop
 80032f0:	bf00      	nop
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <atc_rxCallback>:
//####################################################################################################
void atc_rxCallback(atc_t *atc)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  if (LL_USART_IsActiveFlag_RXNE(atc->usart))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f8d3 3630 	ldr.w	r3, [r3, #1584]	; 0x630
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff febc 	bl	8003084 <LL_USART_IsActiveFlag_RXNE>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d025      	beq.n	800335e <atc_rxCallback+0x66>
  {
    uint8_t tmp = LL_USART_ReceiveData8(atc->usart);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f8d3 3630 	ldr.w	r3, [r3, #1584]	; 0x630
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff ff0f 	bl	800313c <LL_USART_ReceiveData8>
 800331e:	4603      	mov	r3, r0
 8003320:	73fb      	strb	r3, [r7, #15]
    if (atc->rxIndex < _ATC_RXSIZE - 1)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f8b3 35de 	ldrh.w	r3, [r3, #1502]	; 0x5de
 8003328:	f240 52da 	movw	r2, #1498	; 0x5da
 800332c:	4293      	cmp	r3, r2
 800332e:	d80f      	bhi.n	8003350 <atc_rxCallback+0x58>
    {
      atc->rxBuffer[atc->rxIndex] = tmp;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f8b3 35de 	ldrh.w	r3, [r3, #1502]	; 0x5de
 8003336:	461a      	mov	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4413      	add	r3, r2
 800333c:	7bfa      	ldrb	r2, [r7, #15]
 800333e:	705a      	strb	r2, [r3, #1]
      atc->rxIndex++;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f8b3 35de 	ldrh.w	r3, [r3, #1502]	; 0x5de
 8003346:	3301      	adds	r3, #1
 8003348:	b29a      	uxth	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f8a3 25de 	strh.w	r2, [r3, #1502]	; 0x5de
    }
    atc->rxTime = HAL_GetTick();
 8003350:	f7fd feae 	bl	80010b0 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f8c3 25e0 	str.w	r2, [r3, #1504]	; 0x5e0
    return;
 800335c:	bf00      	nop
//    LL_USART_ClearFlag_FE(atc->usart);
//  if (LL_USART_IsActiveFlag_ORE(atc->usart))
//    LL_USART_ClearFlag_ORE(atc->usart);
//  if (LL_USART_IsActiveFlag_NE(atc->usart))
//    LL_USART_ClearFlag_NE(atc->usart);
}
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <atc_search>:
//####################################################################################################
void atc_search(atc_t *atc)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  for (uint8_t search = 0; search < _ATC_SEARCH_MAX; search++)
 800336c:	2300      	movs	r3, #0
 800336e:	73fb      	strb	r3, [r7, #15]
 8003370:	e025      	b.n	80033be <atc_search+0x5a>
  {
    if (atc->search[search] == NULL)
 8003372:	7bfa      	ldrb	r2, [r7, #15]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f502 72bd 	add.w	r2, r2, #378	; 0x17a
 800337a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d019      	beq.n	80033b6 <atc_search+0x52>
      continue;
    char *str = strstr((char*) atc->rxBuffer, atc->search[search]);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	1c58      	adds	r0, r3, #1
 8003386:	7bfa      	ldrb	r2, [r7, #15]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f502 72bd 	add.w	r2, r2, #378	; 0x17a
 800338e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003392:	4619      	mov	r1, r3
 8003394:	f002 fa50 	bl	8005838 <strstr>
 8003398:	60b8      	str	r0, [r7, #8]
    if (str != NULL)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00b      	beq.n	80033b8 <atc_search+0x54>
    {
      if (atc->found != NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f8d3 3634 	ldr.w	r3, [r3, #1588]	; 0x634
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d006      	beq.n	80033b8 <atc_search+0x54>
        atc->found(str);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f8d3 3634 	ldr.w	r3, [r3, #1588]	; 0x634
 80033b0:	68b8      	ldr	r0, [r7, #8]
 80033b2:	4798      	blx	r3
 80033b4:	e000      	b.n	80033b8 <atc_search+0x54>
      continue;
 80033b6:	bf00      	nop
  for (uint8_t search = 0; search < _ATC_SEARCH_MAX; search++)
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	3301      	adds	r3, #1
 80033bc:	73fb      	strb	r3, [r7, #15]
 80033be:	7bfb      	ldrb	r3, [r7, #15]
 80033c0:	2b09      	cmp	r3, #9
 80033c2:	d9d6      	bls.n	8003372 <atc_search+0xe>
    }
  }
}
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <atc_searchAnswer>:
//####################################################################################################
char* atc_searchAnswer(atc_t *atc, uint8_t items, uint8_t *foundIndex)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b086      	sub	sp, #24
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	60f8      	str	r0, [r7, #12]
 80033d6:	460b      	mov	r3, r1
 80033d8:	607a      	str	r2, [r7, #4]
 80033da:	72fb      	strb	r3, [r7, #11]
  *foundIndex = 0;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	701a      	strb	r2, [r3, #0]
  for (uint8_t search = 0; search < items; search++)
 80033e2:	2300      	movs	r3, #0
 80033e4:	75fb      	strb	r3, [r7, #23]
 80033e6:	e023      	b.n	8003430 <atc_searchAnswer+0x62>
  {
    if (search == _ATC_SEARCH_CMD_MAX)
 80033e8:	7dfb      	ldrb	r3, [r7, #23]
 80033ea:	2b05      	cmp	r3, #5
 80033ec:	d025      	beq.n	800343a <atc_searchAnswer+0x6c>
    {
      atc_printf("[%s] Error: Search command limit reached", atc->name);
      break;
    }
    if (atc->searchCmd[search] == NULL)
 80033ee:	7dfa      	ldrb	r2, [r7, #23]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f502 72c2 	add.w	r2, r2, #388	; 0x184
 80033f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d01f      	beq.n	800343e <atc_searchAnswer+0x70>
      break;
    char *str = strstr((char*) atc->rxBuffer, atc->searchCmd[search]);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	1c58      	adds	r0, r3, #1
 8003402:	7dfa      	ldrb	r2, [r7, #23]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f502 72c2 	add.w	r2, r2, #388	; 0x184
 800340a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800340e:	4619      	mov	r1, r3
 8003410:	f002 fa12 	bl	8005838 <strstr>
 8003414:	6138      	str	r0, [r7, #16]
    if (str != NULL)
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d006      	beq.n	800342a <atc_searchAnswer+0x5c>
    {
      *foundIndex = search + 1;
 800341c:	7dfb      	ldrb	r3, [r7, #23]
 800341e:	3301      	adds	r3, #1
 8003420:	b2da      	uxtb	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	701a      	strb	r2, [r3, #0]
      return str;
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	e00b      	b.n	8003442 <atc_searchAnswer+0x74>
  for (uint8_t search = 0; search < items; search++)
 800342a:	7dfb      	ldrb	r3, [r7, #23]
 800342c:	3301      	adds	r3, #1
 800342e:	75fb      	strb	r3, [r7, #23]
 8003430:	7dfa      	ldrb	r2, [r7, #23]
 8003432:	7afb      	ldrb	r3, [r7, #11]
 8003434:	429a      	cmp	r2, r3
 8003436:	d3d7      	bcc.n	80033e8 <atc_searchAnswer+0x1a>
 8003438:	e002      	b.n	8003440 <atc_searchAnswer+0x72>
      break;
 800343a:	bf00      	nop
 800343c:	e000      	b.n	8003440 <atc_searchAnswer+0x72>
      break;
 800343e:	bf00      	nop
    }
  }
  return NULL;
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <atc_empty>:
//####################################################################################################
void atc_empty(atc_t *atc)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  memset(atc->rxBuffer, 0, _ATC_RXSIZE);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	3301      	adds	r3, #1
 8003456:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800345a:	2100      	movs	r1, #0
 800345c:	4618      	mov	r0, r3
 800345e:	f002 f967 	bl	8005730 <memset>
  atc->rxIndex = 0;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f8a3 25de 	strh.w	r2, [r3, #1502]	; 0x5de
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <atc_available>:
//####################################################################################################
bool atc_available(atc_t *atc)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  if ((atc->rxIndex > 0) && (HAL_GetTick() - atc->rxTime) > _ATC_RXTIMEOUT_MS)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f8b3 35de 	ldrh.w	r3, [r3, #1502]	; 0x5de
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00a      	beq.n	800349a <atc_available+0x28>
 8003484:	f7fd fe14 	bl	80010b0 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b32      	cmp	r3, #50	; 0x32
 8003494:	d901      	bls.n	800349a <atc_available+0x28>
    return true;
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <atc_available+0x2a>
  return false;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <atc_addSearch>:
//####################################################################################################
bool atc_addSearch(atc_t *atc, const char *str)
{
 80034a4:	b590      	push	{r4, r7, lr}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  if (atc->searchIndex == _ATC_SEARCH_MAX)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 3624 	ldrb.w	r3, [r3, #1572]	; 0x624
 80034b4:	2b0a      	cmp	r3, #10
 80034b6:	d101      	bne.n	80034bc <atc_addSearch+0x18>
  {
    atc_printf("[%s] Error: Search limit reached", atc->name);
    return false;
 80034b8:	2300      	movs	r3, #0
 80034ba:	e049      	b.n	8003550 <atc_addSearch+0xac>
  }
  atc->search[atc->searchIndex] = (char*) atc_alloc(strlen(str) + 1);
 80034bc:	6838      	ldr	r0, [r7, #0]
 80034be:	f7fc fe87 	bl	80001d0 <strlen>
 80034c2:	4603      	mov	r3, r0
 80034c4:	1c5a      	adds	r2, r3, #1
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f893 3624 	ldrb.w	r3, [r3, #1572]	; 0x624
 80034cc:	461c      	mov	r4, r3
 80034ce:	4610      	mov	r0, r2
 80034d0:	f7ff fe50 	bl	8003174 <atc_alloc>
 80034d4:	4601      	mov	r1, r0
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f504 72bd 	add.w	r2, r4, #378	; 0x17a
 80034dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  if (atc->search[atc->searchIndex] != NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 3624 	ldrb.w	r3, [r3, #1572]	; 0x624
 80034e6:	461a      	mov	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f502 72bd 	add.w	r2, r2, #378	; 0x17a
 80034ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d02b      	beq.n	800354e <atc_addSearch+0xaa>
  {
    strncpy(atc->search[atc->searchIndex], str, strlen(str));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 3624 	ldrb.w	r3, [r3, #1572]	; 0x624
 80034fc:	461a      	mov	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f502 72bd 	add.w	r2, r2, #378	; 0x17a
 8003504:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8003508:	6838      	ldr	r0, [r7, #0]
 800350a:	f7fc fe61 	bl	80001d0 <strlen>
 800350e:	4603      	mov	r3, r0
 8003510:	461a      	mov	r2, r3
 8003512:	6839      	ldr	r1, [r7, #0]
 8003514:	4620      	mov	r0, r4
 8003516:	f002 f920 	bl	800575a <strncpy>
    atc->search[atc->searchIndex][strlen(str)] = 0;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f893 3624 	ldrb.w	r3, [r3, #1572]	; 0x624
 8003520:	461a      	mov	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f502 72bd 	add.w	r2, r2, #378	; 0x17a
 8003528:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800352c:	6838      	ldr	r0, [r7, #0]
 800352e:	f7fc fe4f 	bl	80001d0 <strlen>
 8003532:	4603      	mov	r3, r0
 8003534:	4423      	add	r3, r4
 8003536:	2200      	movs	r2, #0
 8003538:	701a      	strb	r2, [r3, #0]
    atc->searchIndex++;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3624 	ldrb.w	r3, [r3, #1572]	; 0x624
 8003540:	3301      	adds	r3, #1
 8003542:	b2da      	uxtb	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    return true;
 800354a:	2301      	movs	r3, #1
 800354c:	e000      	b.n	8003550 <atc_addSearch+0xac>
  }
  else
    return false;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	bd90      	pop	{r4, r7, pc}

08003558 <atc_command>:
//####################################################################################################
int8_t atc_command(atc_t *atc, const char *command, uint32_t timeout_ms, char *answer, uint16_t answer_size,
    int items, ...)
{
 8003558:	b590      	push	{r4, r7, lr}
 800355a:	b08b      	sub	sp, #44	; 0x2c
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
 8003564:	603b      	str	r3, [r7, #0]
  if (atc->inited == false)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	f083 0301 	eor.w	r3, r3, #1
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	d002      	beq.n	800357a <atc_command+0x22>
    return -1;
 8003574:	f04f 33ff 	mov.w	r3, #4294967295
 8003578:	e0c9      	b.n	800370e <atc_command+0x1b6>
  if (atc_lock(atc, timeout_ms) == false)
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7ff fe3f 	bl	8003200 <atc_lock>
 8003582:	4603      	mov	r3, r0
 8003584:	f083 0301 	eor.w	r3, r3, #1
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d002      	beq.n	8003594 <atc_command+0x3c>
    return -1;
 800358e:	f04f 33ff 	mov.w	r3, #4294967295
 8003592:	e0bc      	b.n	800370e <atc_command+0x1b6>
  if (answer != NULL)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d005      	beq.n	80035a6 <atc_command+0x4e>
    memset(answer, 0, answer_size);
 800359a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800359c:	461a      	mov	r2, r3
 800359e:	2100      	movs	r1, #0
 80035a0:	6838      	ldr	r0, [r7, #0]
 80035a2:	f002 f8c5 	bl	8005730 <memset>
  uint8_t foundIndex = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	75fb      	strb	r3, [r7, #23]
  va_list tag;
  va_start(tag, items);
 80035aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035ae:	613b      	str	r3, [r7, #16]
  for (uint8_t i = 0; i < items; i++)
 80035b0:	2300      	movs	r3, #0
 80035b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80035b6:	e03f      	b.n	8003638 <atc_command+0xe0>
  {
    if (i == _ATC_SEARCH_CMD_MAX)
 80035b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035bc:	2b05      	cmp	r3, #5
 80035be:	d041      	beq.n	8003644 <atc_command+0xec>
    {
      atc_printf("[%s] Error: Search command limit reached", atc->name);
      break;
    }
    char *str = va_arg(tag, char*);
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1d1a      	adds	r2, r3, #4
 80035c4:	613a      	str	r2, [r7, #16]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	623b      	str	r3, [r7, #32]
    atc->searchCmd[i] = (char*) atc_alloc(strlen(str) + 1);
 80035ca:	6a38      	ldr	r0, [r7, #32]
 80035cc:	f7fc fe00 	bl	80001d0 <strlen>
 80035d0:	4603      	mov	r3, r0
 80035d2:	3301      	adds	r3, #1
 80035d4:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff fdcb 	bl	8003174 <atc_alloc>
 80035de:	4601      	mov	r1, r0
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f504 72c2 	add.w	r2, r4, #388	; 0x184
 80035e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    if (atc->searchCmd[i] != NULL)
 80035ea:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f502 72c2 	add.w	r2, r2, #388	; 0x184
 80035f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d018      	beq.n	800362e <atc_command+0xd6>
    {
      strcpy(atc->searchCmd[i], str);
 80035fc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f502 72c2 	add.w	r2, r2, #388	; 0x184
 8003606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800360a:	6a39      	ldr	r1, [r7, #32]
 800360c:	4618      	mov	r0, r3
 800360e:	f002 f9ac 	bl	800596a <strcpy>
      atc->searchCmd[i][strlen(str)] = 0;
 8003612:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f502 72c2 	add.w	r2, r2, #388	; 0x184
 800361c:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8003620:	6a38      	ldr	r0, [r7, #32]
 8003622:	f7fc fdd5 	bl	80001d0 <strlen>
 8003626:	4603      	mov	r3, r0
 8003628:	4423      	add	r3, r4
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < items; i++)
 800362e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003632:	3301      	adds	r3, #1
 8003634:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800363c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800363e:	429a      	cmp	r2, r3
 8003640:	dcba      	bgt.n	80035b8 <atc_command+0x60>
 8003642:	e000      	b.n	8003646 <atc_command+0xee>
      break;
 8003644:	bf00      	nop
    }
  }
  va_end(tag);
  atc_transmit(atc, (uint8_t*) command, strlen(command));
 8003646:	68b8      	ldr	r0, [r7, #8]
 8003648:	f7fc fdc2 	bl	80001d0 <strlen>
 800364c:	4603      	mov	r3, r0
 800364e:	b29b      	uxth	r3, r3
 8003650:	461a      	mov	r2, r3
 8003652:	68b9      	ldr	r1, [r7, #8]
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f7ff fe16 	bl	8003286 <atc_transmit>
  uint32_t start = HAL_GetTick();
 800365a:	f7fd fd29 	bl	80010b0 <HAL_GetTick>
 800365e:	61f8      	str	r0, [r7, #28]
  while (HAL_GetTick() - start < timeout_ms)
 8003660:	e026      	b.n	80036b0 <atc_command+0x158>
  {
    atc_delay(1);
 8003662:	2001      	movs	r0, #1
 8003664:	f000 fb17 	bl	8003c96 <osDelay>
    if (atc_available(atc))
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f7ff ff02 	bl	8003472 <atc_available>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d01d      	beq.n	80036b0 <atc_command+0x158>
    {
      atc_printf("[%s] %s", atc->name, (char* )atc->rxBuffer);
      atc_search(atc);
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f7ff fe75 	bl	8003364 <atc_search>
      char *found = atc_searchAnswer(atc, items, &foundIndex);
 800367a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367c:	b2db      	uxtb	r3, r3
 800367e:	f107 0217 	add.w	r2, r7, #23
 8003682:	4619      	mov	r1, r3
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f7ff fea2 	bl	80033ce <atc_searchAnswer>
 800368a:	61b8      	str	r0, [r7, #24]
      if (found != NULL && answer != NULL)
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d008      	beq.n	80036a4 <atc_command+0x14c>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <atc_command+0x14c>
        strncpy(answer, found, answer_size);
 8003698:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800369a:	461a      	mov	r2, r3
 800369c:	69b9      	ldr	r1, [r7, #24]
 800369e:	6838      	ldr	r0, [r7, #0]
 80036a0:	f002 f85b 	bl	800575a <strncpy>
      atc_empty(atc);
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f7ff fed0 	bl	800344a <atc_empty>
      if (found != NULL)
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d108      	bne.n	80036c2 <atc_command+0x16a>
  while (HAL_GetTick() - start < timeout_ms)
 80036b0:	f7fd fcfe 	bl	80010b0 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d8d0      	bhi.n	8003662 <atc_command+0x10a>
 80036c0:	e000      	b.n	80036c4 <atc_command+0x16c>
        break;
 80036c2:	bf00      	nop
    }
  }
  for (uint8_t i = 0; i < items; i++)
 80036c4:	2300      	movs	r3, #0
 80036c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80036ca:	e016      	b.n	80036fa <atc_command+0x1a2>
  {
    atc_free(atc->searchCmd[i]);
 80036cc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f502 72c2 	add.w	r2, r2, #388	; 0x184
 80036d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff fd56 	bl	800318c <atc_free>
    atc->searchCmd[i] = NULL;
 80036e0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f502 72c2 	add.w	r2, r2, #388	; 0x184
 80036ea:	2100      	movs	r1, #0
 80036ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint8_t i = 0; i < items; i++)
 80036f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80036f4:	3301      	adds	r3, #1
 80036f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80036fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80036fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003700:	429a      	cmp	r2, r3
 8003702:	dce3      	bgt.n	80036cc <atc_command+0x174>
  }
  atc_unlock(atc);
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f7ff fdb0 	bl	800326a <atc_unlock>
  return foundIndex;
 800370a:	7dfb      	ldrb	r3, [r7, #23]
 800370c:	b25b      	sxtb	r3, r3
}
 800370e:	4618      	mov	r0, r3
 8003710:	372c      	adds	r7, #44	; 0x2c
 8003712:	46bd      	mov	sp, r7
 8003714:	bd90      	pop	{r4, r7, pc}
	...

08003718 <gsm_found>:

gsm_t gsm;

//###############################################################################################################
void gsm_found(char *found_str)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  char *str;

  str = strstr(found_str, "POWER DOWN\r\n");
 8003720:	4978      	ldr	r1, [pc, #480]	; (8003904 <gsm_found+0x1ec>)
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f002 f888 	bl	8005838 <strstr>
 8003728:	6138      	str	r0, [r7, #16]
  if (str != NULL)
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d005      	beq.n	800373c <gsm_found+0x24>
  {
    gsm.status.power = 0;
 8003730:	4a75      	ldr	r2, [pc, #468]	; (8003908 <gsm_found+0x1f0>)
 8003732:	7913      	ldrb	r3, [r2, #4]
 8003734:	f36f 0300 	bfc	r3, #0, #1
 8003738:	7113      	strb	r3, [r2, #4]
    return;
 800373a:	e0e0      	b.n	80038fe <gsm_found+0x1e6>
  }
  str = strstr(found_str, "\r\n+CREG: ");
 800373c:	4973      	ldr	r1, [pc, #460]	; (800390c <gsm_found+0x1f4>)
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f002 f87a 	bl	8005838 <strstr>
 8003744:	6138      	str	r0, [r7, #16]
  if (str != NULL)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d027      	beq.n	800379c <gsm_found+0x84>
  {
    int16_t p1 = -1, p2 = -1;
 800374c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003750:	817b      	strh	r3, [r7, #10]
 8003752:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003756:	813b      	strh	r3, [r7, #8]
    sscanf(str, "\r\n+CREG: %hd,%hd", &p1, &p2);
 8003758:	f107 0308 	add.w	r3, r7, #8
 800375c:	f107 020a 	add.w	r2, r7, #10
 8003760:	496b      	ldr	r1, [pc, #428]	; (8003910 <gsm_found+0x1f8>)
 8003762:	6938      	ldr	r0, [r7, #16]
 8003764:	f001 fede 	bl	8005524 <siscanf>
    if (p2 == 1)
 8003768:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d10a      	bne.n	8003786 <gsm_found+0x6e>
    {
      gsm.status.netReg = 1;
 8003770:	4a65      	ldr	r2, [pc, #404]	; (8003908 <gsm_found+0x1f0>)
 8003772:	7913      	ldrb	r3, [r2, #4]
 8003774:	f043 0304 	orr.w	r3, r3, #4
 8003778:	7113      	strb	r3, [r2, #4]
      gsm.status.netChange = 1;
 800377a:	4a63      	ldr	r2, [pc, #396]	; (8003908 <gsm_found+0x1f0>)
 800377c:	7913      	ldrb	r3, [r2, #4]
 800377e:	f043 0308 	orr.w	r3, r3, #8
 8003782:	7113      	strb	r3, [r2, #4]
      return;
 8003784:	e0bb      	b.n	80038fe <gsm_found+0x1e6>
    }
    else
    {
      gsm.status.netReg = 0;
 8003786:	4a60      	ldr	r2, [pc, #384]	; (8003908 <gsm_found+0x1f0>)
 8003788:	7913      	ldrb	r3, [r2, #4]
 800378a:	f36f 0382 	bfc	r3, #2, #1
 800378e:	7113      	strb	r3, [r2, #4]
      gsm.status.netChange = 1;
 8003790:	4a5d      	ldr	r2, [pc, #372]	; (8003908 <gsm_found+0x1f0>)
 8003792:	7913      	ldrb	r3, [r2, #4]
 8003794:	f043 0308 	orr.w	r3, r3, #8
 8003798:	7113      	strb	r3, [r2, #4]
      return;
 800379a:	e0b0      	b.n	80038fe <gsm_found+0x1e6>
    }
    return;
  }
#endif
#if (_GSM_MSG == 1)
  str = strstr(found_str, "\r\n+CMTI:");
 800379c:	495d      	ldr	r1, [pc, #372]	; (8003914 <gsm_found+0x1fc>)
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f002 f84a 	bl	8005838 <strstr>
 80037a4:	6138      	str	r0, [r7, #16]
  if (str != NULL)
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d013      	beq.n	80037d4 <gsm_found+0xbc>
  {
    str = strchr(str, ',');
 80037ac:	212c      	movs	r1, #44	; 0x2c
 80037ae:	6938      	ldr	r0, [r7, #16]
 80037b0:	f001 ffc6 	bl	8005740 <strchr>
 80037b4:	6138      	str	r0, [r7, #16]
    if (str != NULL)
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00b      	beq.n	80037d4 <gsm_found+0xbc>
    {
      str++;
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	3301      	adds	r3, #1
 80037c0:	613b      	str	r3, [r7, #16]
      gsm.msg.newMsg = atoi(str);
 80037c2:	6938      	ldr	r0, [r7, #16]
 80037c4:	f001 fc4a 	bl	800505c <atoi>
 80037c8:	4603      	mov	r3, r0
 80037ca:	b21a      	sxth	r2, r3
 80037cc:	4b4e      	ldr	r3, [pc, #312]	; (8003908 <gsm_found+0x1f0>)
 80037ce:	f8a3 2c1a 	strh.w	r2, [r3, #3098]	; 0xc1a
      return;
 80037d2:	e094      	b.n	80038fe <gsm_found+0x1e6>
    }
  }
#endif
#if (_GSM_GPRS == 1)
  str = strstr(found_str, "\r\nCLOSED\r\n");
 80037d4:	4950      	ldr	r1, [pc, #320]	; (8003918 <gsm_found+0x200>)
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f002 f82e 	bl	8005838 <strstr>
 80037dc:	6138      	str	r0, [r7, #16]
  if (str != NULL)
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d004      	beq.n	80037ee <gsm_found+0xd6>
  {
    gsm.gprs.tcpConnection = 0;
 80037e4:	4b48      	ldr	r3, [pc, #288]	; (8003908 <gsm_found+0x1f0>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2c5a 	strb.w	r2, [r3, #3162]	; 0xc5a
    return;
 80037ec:	e087      	b.n	80038fe <gsm_found+0x1e6>
  }
  str = strstr(found_str, "\r\n+CIPRXGET: 1\r\n");
 80037ee:	494b      	ldr	r1, [pc, #300]	; (800391c <gsm_found+0x204>)
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f002 f821 	bl	8005838 <strstr>
 80037f6:	6138      	str	r0, [r7, #16]
  if (str != NULL)
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d004      	beq.n	8003808 <gsm_found+0xf0>
  {
    gsm.gprs.gotData = 1;
 80037fe:	4b42      	ldr	r3, [pc, #264]	; (8003908 <gsm_found+0x1f0>)
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2c5b 	strb.w	r2, [r3, #3163]	; 0xc5b
    return;
 8003806:	e07a      	b.n	80038fe <gsm_found+0x1e6>
  }
  str = strstr(found_str, "\r\n+SMSTATE: 0\r\n");
 8003808:	4945      	ldr	r1, [pc, #276]	; (8003920 <gsm_found+0x208>)
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f002 f814 	bl	8005838 <strstr>
 8003810:	6138      	str	r0, [r7, #16]
  if (str != NULL)
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d004      	beq.n	8003822 <gsm_found+0x10a>
  {
    gsm.gprs.mqttConnected = 0;
 8003818:	4b3b      	ldr	r3, [pc, #236]	; (8003908 <gsm_found+0x1f0>)
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2ce1 	strb.w	r2, [r3, #3297]	; 0xce1
    return;
 8003820:	e06d      	b.n	80038fe <gsm_found+0x1e6>
  }
  str = strstr(found_str, "\r\n+SMPUBLISH: ");
 8003822:	4940      	ldr	r1, [pc, #256]	; (8003924 <gsm_found+0x20c>)
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f002 f807 	bl	8005838 <strstr>
 800382a:	6138      	str	r0, [r7, #16]
  if (str != NULL)
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d065      	beq.n	80038fe <gsm_found+0x1e6>
  {
    memset(gsm.gprs.mqttMessage, 0, sizeof(gsm.gprs.mqttMessage));
 8003832:	2240      	movs	r2, #64	; 0x40
 8003834:	2100      	movs	r1, #0
 8003836:	483c      	ldr	r0, [pc, #240]	; (8003928 <gsm_found+0x210>)
 8003838:	f001 ff7a 	bl	8005730 <memset>
    memset(gsm.gprs.mqttTopic, 0, sizeof(gsm.gprs.mqttTopic));
 800383c:	2240      	movs	r2, #64	; 0x40
 800383e:	2100      	movs	r1, #0
 8003840:	483a      	ldr	r0, [pc, #232]	; (800392c <gsm_found+0x214>)
 8003842:	f001 ff75 	bl	8005730 <memset>
    str = strtok(str, "\"");
 8003846:	493a      	ldr	r1, [pc, #232]	; (8003930 <gsm_found+0x218>)
 8003848:	6938      	ldr	r0, [r7, #16]
 800384a:	f001 ff99 	bl	8005780 <strtok>
 800384e:	6138      	str	r0, [r7, #16]
    do
    {
      str = strtok(NULL, "\"");
 8003850:	4937      	ldr	r1, [pc, #220]	; (8003930 <gsm_found+0x218>)
 8003852:	2000      	movs	r0, #0
 8003854:	f001 ff94 	bl	8005780 <strtok>
 8003858:	6138      	str	r0, [r7, #16]
      if (str == NULL)
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d046      	beq.n	80038ee <gsm_found+0x1d6>
        break;
      char *endStr;
      uint8_t len;
      endStr = strtok(NULL, "\"");
 8003860:	4933      	ldr	r1, [pc, #204]	; (8003930 <gsm_found+0x218>)
 8003862:	2000      	movs	r0, #0
 8003864:	f001 ff8c 	bl	8005780 <strtok>
 8003868:	60f8      	str	r0, [r7, #12]
      if (endStr == NULL)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d040      	beq.n	80038f2 <gsm_found+0x1da>
        break;
      len = endStr - str;
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	75fb      	strb	r3, [r7, #23]
      if (len > sizeof(gsm.gprs.mqttTopic))
 8003878:	7dfb      	ldrb	r3, [r7, #23]
 800387a:	2b40      	cmp	r3, #64	; 0x40
 800387c:	d901      	bls.n	8003882 <gsm_found+0x16a>
        len = sizeof(gsm.gprs.mqttTopic);
 800387e:	2340      	movs	r3, #64	; 0x40
 8003880:	75fb      	strb	r3, [r7, #23]
      if (len > 2)
 8003882:	7dfb      	ldrb	r3, [r7, #23]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d902      	bls.n	800388e <gsm_found+0x176>
        len --;
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	3b01      	subs	r3, #1
 800388c:	75fb      	strb	r3, [r7, #23]
      strncpy(gsm.gprs.mqttTopic, str, len);
 800388e:	7dfb      	ldrb	r3, [r7, #23]
 8003890:	461a      	mov	r2, r3
 8003892:	6939      	ldr	r1, [r7, #16]
 8003894:	4825      	ldr	r0, [pc, #148]	; (800392c <gsm_found+0x214>)
 8003896:	f001 ff60 	bl	800575a <strncpy>
      str = strtok(NULL, "\"");
 800389a:	4925      	ldr	r1, [pc, #148]	; (8003930 <gsm_found+0x218>)
 800389c:	2000      	movs	r0, #0
 800389e:	f001 ff6f 	bl	8005780 <strtok>
 80038a2:	6138      	str	r0, [r7, #16]
      if (str == NULL)
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d025      	beq.n	80038f6 <gsm_found+0x1de>
        break;
      endStr = strtok(NULL, "\"");
 80038aa:	4921      	ldr	r1, [pc, #132]	; (8003930 <gsm_found+0x218>)
 80038ac:	2000      	movs	r0, #0
 80038ae:	f001 ff67 	bl	8005780 <strtok>
 80038b2:	60f8      	str	r0, [r7, #12]
      if (endStr == NULL)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d01f      	beq.n	80038fa <gsm_found+0x1e2>
        break;
      len = endStr - str;
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	75fb      	strb	r3, [r7, #23]
      if (len > sizeof(gsm.gprs.mqttMessage))
 80038c2:	7dfb      	ldrb	r3, [r7, #23]
 80038c4:	2b40      	cmp	r3, #64	; 0x40
 80038c6:	d901      	bls.n	80038cc <gsm_found+0x1b4>
        len = sizeof(gsm.gprs.mqttMessage);
 80038c8:	2340      	movs	r3, #64	; 0x40
 80038ca:	75fb      	strb	r3, [r7, #23]
      if (len > 2)
 80038cc:	7dfb      	ldrb	r3, [r7, #23]
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d902      	bls.n	80038d8 <gsm_found+0x1c0>
        len --;
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
 80038d4:	3b01      	subs	r3, #1
 80038d6:	75fb      	strb	r3, [r7, #23]
      strncpy(gsm.gprs.mqttMessage, str, len);
 80038d8:	7dfb      	ldrb	r3, [r7, #23]
 80038da:	461a      	mov	r2, r3
 80038dc:	6939      	ldr	r1, [r7, #16]
 80038de:	4812      	ldr	r0, [pc, #72]	; (8003928 <gsm_found+0x210>)
 80038e0:	f001 ff3b 	bl	800575a <strncpy>
      gsm.gprs.mqttData = 1;      
 80038e4:	4b08      	ldr	r3, [pc, #32]	; (8003908 <gsm_found+0x1f0>)
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2ce0 	strb.w	r2, [r3, #3296]	; 0xce0
      
    }while (0);
    return;
 80038ec:	e006      	b.n	80038fc <gsm_found+0x1e4>
        break;
 80038ee:	bf00      	nop
 80038f0:	e004      	b.n	80038fc <gsm_found+0x1e4>
        break;
 80038f2:	bf00      	nop
 80038f4:	e002      	b.n	80038fc <gsm_found+0x1e4>
        break;
 80038f6:	bf00      	nop
 80038f8:	e000      	b.n	80038fc <gsm_found+0x1e4>
        break;
 80038fa:	bf00      	nop
    return;
 80038fc:	bf00      	nop
  }
#endif
#if (_GSM_BLUETOOTH == 1)
  str = strstr(found_str, "");
#endif
}
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	08006bfc 	.word	0x08006bfc
 8003908:	20000330 	.word	0x20000330
 800390c:	08006c0c 	.word	0x08006c0c
 8003910:	08006c18 	.word	0x08006c18
 8003914:	08006c2c 	.word	0x08006c2c
 8003918:	08006c38 	.word	0x08006c38
 800391c:	08006c44 	.word	0x08006c44
 8003920:	08006c58 	.word	0x08006c58
 8003924:	08006c68 	.word	0x08006c68
 8003928:	20000fd0 	.word	0x20000fd0
 800392c:	20000f90 	.word	0x20000f90
 8003930:	08006c78 	.word	0x08006c78

08003934 <gsm_lock>:

#endif
}
//###############################################################################################################
bool gsm_lock(uint32_t timeout_ms)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t start = HAL_GetTick();
 800393c:	f7fd fbb8 	bl	80010b0 <HAL_GetTick>
 8003940:	60f8      	str	r0, [r7, #12]
  while (HAL_GetTick() - start < timeout_ms)
 8003942:	e00b      	b.n	800395c <gsm_lock+0x28>
  {
    if (gsm.lock == 0)
 8003944:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <gsm_lock+0x44>)
 8003946:	785b      	ldrb	r3, [r3, #1]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d104      	bne.n	8003956 <gsm_lock+0x22>
    {
      gsm.lock = 1;
 800394c:	4b0a      	ldr	r3, [pc, #40]	; (8003978 <gsm_lock+0x44>)
 800394e:	2201      	movs	r2, #1
 8003950:	705a      	strb	r2, [r3, #1]
      return true;
 8003952:	2301      	movs	r3, #1
 8003954:	e00b      	b.n	800396e <gsm_lock+0x3a>
    }
    gsm_delay(1);
 8003956:	2001      	movs	r0, #1
 8003958:	f000 f99d 	bl	8003c96 <osDelay>
  while (HAL_GetTick() - start < timeout_ms)
 800395c:	f7fd fba8 	bl	80010b0 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	429a      	cmp	r2, r3
 800396a:	d8eb      	bhi.n	8003944 <gsm_lock+0x10>
  }
  return false;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	20000330 	.word	0x20000330

0800397c <gsm_unlock>:
//###############################################################################################################
void gsm_unlock()
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  gsm.lock = 0;
 8003980:	4b03      	ldr	r3, [pc, #12]	; (8003990 <gsm_unlock+0x14>)
 8003982:	2200      	movs	r2, #0
 8003984:	705a      	strb	r2, [r3, #1]
}
 8003986:	bf00      	nop
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr
 8003990:	20000330 	.word	0x20000330

08003994 <gsm_init>:
//###############################################################################################################
bool gsm_init(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  if (gsm.inited == 1)
 8003998:	4b41      	ldr	r3, [pc, #260]	; (8003aa0 <gsm_init+0x10c>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d101      	bne.n	80039a4 <gsm_init+0x10>
    return true;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e07b      	b.n	8003a9c <gsm_init+0x108>
  gsm_printf("[GSM] init begin\r\n");
 80039a4:	483f      	ldr	r0, [pc, #252]	; (8003aa4 <gsm_init+0x110>)
 80039a6:	f001 fdb5 	bl	8005514 <puts>
  HAL_GPIO_WritePin(_GSM_KEY_GPIO, _GSM_KEY_PIN, GPIO_PIN_SET);
 80039aa:	2201      	movs	r2, #1
 80039ac:	2180      	movs	r1, #128	; 0x80
 80039ae:	483e      	ldr	r0, [pc, #248]	; (8003aa8 <gsm_init+0x114>)
 80039b0:	f7fd fe08 	bl	80015c4 <HAL_GPIO_WritePin>
  gsm_delay(3000);
 80039b4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80039b8:	f000 f96d 	bl	8003c96 <osDelay>
  memset(&gsm, 0, sizeof(gsm));
 80039bc:	f640 42e4 	movw	r2, #3300	; 0xce4
 80039c0:	2100      	movs	r1, #0
 80039c2:	4837      	ldr	r0, [pc, #220]	; (8003aa0 <gsm_init+0x10c>)
 80039c4:	f001 feb4 	bl	8005730 <memset>
  atc_init(&gsm.atc, "GSM ATC", _GSM_USART, gsm_found);
 80039c8:	4b38      	ldr	r3, [pc, #224]	; (8003aac <gsm_init+0x118>)
 80039ca:	4a39      	ldr	r2, [pc, #228]	; (8003ab0 <gsm_init+0x11c>)
 80039cc:	4939      	ldr	r1, [pc, #228]	; (8003ab4 <gsm_init+0x120>)
 80039ce:	483a      	ldr	r0, [pc, #232]	; (8003ab8 <gsm_init+0x124>)
 80039d0:	f7ff fbe7 	bl	80031a2 <atc_init>
  if (atc_addSearch(&gsm.atc, "POWER DOWN\r\n") == false)
 80039d4:	4939      	ldr	r1, [pc, #228]	; (8003abc <gsm_init+0x128>)
 80039d6:	4838      	ldr	r0, [pc, #224]	; (8003ab8 <gsm_init+0x124>)
 80039d8:	f7ff fd64 	bl	80034a4 <atc_addSearch>
 80039dc:	4603      	mov	r3, r0
 80039de:	f083 0301 	eor.w	r3, r3, #1
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <gsm_init+0x58>
    return false;
 80039e8:	2300      	movs	r3, #0
 80039ea:	e057      	b.n	8003a9c <gsm_init+0x108>
  if (atc_addSearch(&gsm.atc, "\r\n+CREG:") == false)
 80039ec:	4934      	ldr	r1, [pc, #208]	; (8003ac0 <gsm_init+0x12c>)
 80039ee:	4832      	ldr	r0, [pc, #200]	; (8003ab8 <gsm_init+0x124>)
 80039f0:	f7ff fd58 	bl	80034a4 <atc_addSearch>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f083 0301 	eor.w	r3, r3, #1
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <gsm_init+0x70>
    return false;
 8003a00:	2300      	movs	r3, #0
 8003a02:	e04b      	b.n	8003a9c <gsm_init+0x108>
    return false;
  if (atc_addSearch(&gsm.atc, "\r\n+DTMF:") == false)
    return false;
#endif
#if (_GSM_MSG == 1)
  if (atc_addSearch(&gsm.atc, "\r\n+CMTI:") == false)
 8003a04:	492f      	ldr	r1, [pc, #188]	; (8003ac4 <gsm_init+0x130>)
 8003a06:	482c      	ldr	r0, [pc, #176]	; (8003ab8 <gsm_init+0x124>)
 8003a08:	f7ff fd4c 	bl	80034a4 <atc_addSearch>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	f083 0301 	eor.w	r3, r3, #1
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <gsm_init+0x88>
    return false;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	e03f      	b.n	8003a9c <gsm_init+0x108>
  gsm.msg.newMsg = -1;
 8003a1c:	4b20      	ldr	r3, [pc, #128]	; (8003aa0 <gsm_init+0x10c>)
 8003a1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a22:	f8a3 2c1a 	strh.w	r2, [r3, #3098]	; 0xc1a
#endif
#if (_GSM_GPRS == 1)
  if (atc_addSearch(&gsm.atc, "\r\nCLOSED\r\n") == false)
 8003a26:	4928      	ldr	r1, [pc, #160]	; (8003ac8 <gsm_init+0x134>)
 8003a28:	4823      	ldr	r0, [pc, #140]	; (8003ab8 <gsm_init+0x124>)
 8003a2a:	f7ff fd3b 	bl	80034a4 <atc_addSearch>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f083 0301 	eor.w	r3, r3, #1
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <gsm_init+0xaa>
    return false;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	e02e      	b.n	8003a9c <gsm_init+0x108>
  if (atc_addSearch(&gsm.atc, "\r\n+CIPRXGET: 1\r\n") == false)
 8003a3e:	4923      	ldr	r1, [pc, #140]	; (8003acc <gsm_init+0x138>)
 8003a40:	481d      	ldr	r0, [pc, #116]	; (8003ab8 <gsm_init+0x124>)
 8003a42:	f7ff fd2f 	bl	80034a4 <atc_addSearch>
 8003a46:	4603      	mov	r3, r0
 8003a48:	f083 0301 	eor.w	r3, r3, #1
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <gsm_init+0xc2>
    return false;
 8003a52:	2300      	movs	r3, #0
 8003a54:	e022      	b.n	8003a9c <gsm_init+0x108>
   if (atc_addSearch(&gsm.atc, "\r\n+SMSTATE: ") == false)
 8003a56:	491e      	ldr	r1, [pc, #120]	; (8003ad0 <gsm_init+0x13c>)
 8003a58:	4817      	ldr	r0, [pc, #92]	; (8003ab8 <gsm_init+0x124>)
 8003a5a:	f7ff fd23 	bl	80034a4 <atc_addSearch>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	f083 0301 	eor.w	r3, r3, #1
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <gsm_init+0xda>
    return false;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	e016      	b.n	8003a9c <gsm_init+0x108>
   if (atc_addSearch(&gsm.atc, "\r\n+SMPUBLISH: ") == false)
 8003a6e:	4919      	ldr	r1, [pc, #100]	; (8003ad4 <gsm_init+0x140>)
 8003a70:	4811      	ldr	r0, [pc, #68]	; (8003ab8 <gsm_init+0x124>)
 8003a72:	f7ff fd17 	bl	80034a4 <atc_addSearch>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f083 0301 	eor.w	r3, r3, #1
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <gsm_init+0xf2>
    return false;
 8003a82:	2300      	movs	r3, #0
 8003a84:	e00a      	b.n	8003a9c <gsm_init+0x108>
#endif
#if (_GSM_BLUETOOTH == 1)

#endif
  gsm_delay(1000);
 8003a86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a8a:	f000 f904 	bl	8003c96 <osDelay>
  gsm_printf("[GSM] init done\r\n");
 8003a8e:	4812      	ldr	r0, [pc, #72]	; (8003ad8 <gsm_init+0x144>)
 8003a90:	f001 fd40 	bl	8005514 <puts>
  gsm.inited = 1;
 8003a94:	4b02      	ldr	r3, [pc, #8]	; (8003aa0 <gsm_init+0x10c>)
 8003a96:	2201      	movs	r2, #1
 8003a98:	701a      	strb	r2, [r3, #0]
  return true;
 8003a9a:	2301      	movs	r3, #1
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	20000330 	.word	0x20000330
 8003aa4:	08006cf8 	.word	0x08006cf8
 8003aa8:	40020c00 	.word	0x40020c00
 8003aac:	08003719 	.word	0x08003719
 8003ab0:	40004400 	.word	0x40004400
 8003ab4:	08006d0c 	.word	0x08006d0c
 8003ab8:	20000338 	.word	0x20000338
 8003abc:	08006bfc 	.word	0x08006bfc
 8003ac0:	08006d14 	.word	0x08006d14
 8003ac4:	08006c2c 	.word	0x08006c2c
 8003ac8:	08006c38 	.word	0x08006c38
 8003acc:	08006c44 	.word	0x08006c44
 8003ad0:	08006d20 	.word	0x08006d20
 8003ad4:	08006c68 	.word	0x08006c68
 8003ad8:	08006d30 	.word	0x08006d30

08003adc <gsm_getSignalQuality_0_to_100>:
  gsm_unlock();
  return true;
}
//###############################################################################################################
uint8_t gsm_getSignalQuality_0_to_100(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08e      	sub	sp, #56	; 0x38
 8003ae0:	af04      	add	r7, sp, #16
  if (gsm_lock(10000) == false)
 8003ae2:	f242 7010 	movw	r0, #10000	; 0x2710
 8003ae6:	f7ff ff25 	bl	8003934 <gsm_lock>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f083 0301 	eor.w	r3, r3, #1
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d004      	beq.n	8003b00 <gsm_getSignalQuality_0_to_100+0x24>
  {
    gsm_printf("[GSM] getSignalQuality_0_to_100() failed!\r\n");
 8003af6:	4829      	ldr	r0, [pc, #164]	; (8003b9c <gsm_getSignalQuality_0_to_100+0xc0>)
 8003af8:	f001 fd0c 	bl	8005514 <puts>
    return false;
 8003afc:	2300      	movs	r3, #0
 8003afe:	e049      	b.n	8003b94 <gsm_getSignalQuality_0_to_100+0xb8>
  }
  char str[32];
  int16_t p1, p2;
  if (gsm_command("AT+CSQ\r\n", 1000, str, sizeof(str), 2, "\r\n+CSQ:", "\r\nERROR\r\n") != 1)
 8003b00:	f107 0308 	add.w	r3, r7, #8
 8003b04:	4a26      	ldr	r2, [pc, #152]	; (8003ba0 <gsm_getSignalQuality_0_to_100+0xc4>)
 8003b06:	9203      	str	r2, [sp, #12]
 8003b08:	4a26      	ldr	r2, [pc, #152]	; (8003ba4 <gsm_getSignalQuality_0_to_100+0xc8>)
 8003b0a:	9202      	str	r2, [sp, #8]
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	9201      	str	r2, [sp, #4]
 8003b10:	2220      	movs	r2, #32
 8003b12:	9200      	str	r2, [sp, #0]
 8003b14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b18:	4923      	ldr	r1, [pc, #140]	; (8003ba8 <gsm_getSignalQuality_0_to_100+0xcc>)
 8003b1a:	4824      	ldr	r0, [pc, #144]	; (8003bac <gsm_getSignalQuality_0_to_100+0xd0>)
 8003b1c:	f7ff fd1c 	bl	8003558 <atc_command>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d006      	beq.n	8003b34 <gsm_getSignalQuality_0_to_100+0x58>
  {
    gsm_printf("[GSM] getSignalQuality_0_to_100() failed!\r\n");
 8003b26:	481d      	ldr	r0, [pc, #116]	; (8003b9c <gsm_getSignalQuality_0_to_100+0xc0>)
 8003b28:	f001 fcf4 	bl	8005514 <puts>
    gsm_unlock();
 8003b2c:	f7ff ff26 	bl	800397c <gsm_unlock>
    return 0;
 8003b30:	2300      	movs	r3, #0
 8003b32:	e02f      	b.n	8003b94 <gsm_getSignalQuality_0_to_100+0xb8>
  }
  if (sscanf(str, "\r\n+CSQ: %hd,%hd\r\n", &p1, &p2) != 2)
 8003b34:	1d3b      	adds	r3, r7, #4
 8003b36:	1dba      	adds	r2, r7, #6
 8003b38:	f107 0008 	add.w	r0, r7, #8
 8003b3c:	491c      	ldr	r1, [pc, #112]	; (8003bb0 <gsm_getSignalQuality_0_to_100+0xd4>)
 8003b3e:	f001 fcf1 	bl	8005524 <siscanf>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d006      	beq.n	8003b56 <gsm_getSignalQuality_0_to_100+0x7a>
  {
    gsm_printf("[GSM] getSignalQuality_0_to_100() failed!\r\n");
 8003b48:	4814      	ldr	r0, [pc, #80]	; (8003b9c <gsm_getSignalQuality_0_to_100+0xc0>)
 8003b4a:	f001 fce3 	bl	8005514 <puts>
    gsm_unlock();
 8003b4e:	f7ff ff15 	bl	800397c <gsm_unlock>
    return 0;
 8003b52:	2300      	movs	r3, #0
 8003b54:	e01e      	b.n	8003b94 <gsm_getSignalQuality_0_to_100+0xb8>
  }
  if (p1 == 99)
 8003b56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b5a:	2b63      	cmp	r3, #99	; 0x63
 8003b5c:	d103      	bne.n	8003b66 <gsm_getSignalQuality_0_to_100+0x8a>
    gsm.signal = 0;
 8003b5e:	4b15      	ldr	r3, [pc, #84]	; (8003bb4 <gsm_getSignalQuality_0_to_100+0xd8>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	70da      	strb	r2, [r3, #3]
 8003b64:	e00f      	b.n	8003b86 <gsm_getSignalQuality_0_to_100+0xaa>
  else
    gsm.signal = (p1 * 100) / 31;
 8003b66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	2364      	movs	r3, #100	; 0x64
 8003b6e:	fb02 f303 	mul.w	r3, r2, r3
 8003b72:	4a11      	ldr	r2, [pc, #68]	; (8003bb8 <gsm_getSignalQuality_0_to_100+0xdc>)
 8003b74:	fb82 1203 	smull	r1, r2, r2, r3
 8003b78:	441a      	add	r2, r3
 8003b7a:	1112      	asrs	r2, r2, #4
 8003b7c:	17db      	asrs	r3, r3, #31
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	b2da      	uxtb	r2, r3
 8003b82:	4b0c      	ldr	r3, [pc, #48]	; (8003bb4 <gsm_getSignalQuality_0_to_100+0xd8>)
 8003b84:	70da      	strb	r2, [r3, #3]
  gsm_printf("[GSM] getSignalQuality_0_to_100() done\r\n");
 8003b86:	480d      	ldr	r0, [pc, #52]	; (8003bbc <gsm_getSignalQuality_0_to_100+0xe0>)
 8003b88:	f001 fcc4 	bl	8005514 <puts>
  gsm_unlock();
 8003b8c:	f7ff fef6 	bl	800397c <gsm_unlock>
  return gsm.signal;
 8003b90:	4b08      	ldr	r3, [pc, #32]	; (8003bb4 <gsm_getSignalQuality_0_to_100+0xd8>)
 8003b92:	78db      	ldrb	r3, [r3, #3]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3728      	adds	r7, #40	; 0x28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	08007050 	.word	0x08007050
 8003ba0:	08006cc0 	.word	0x08006cc0
 8003ba4:	08007088 	.word	0x08007088
 8003ba8:	0800707c 	.word	0x0800707c
 8003bac:	20000338 	.word	0x20000338
 8003bb0:	08007090 	.word	0x08007090
 8003bb4:	20000330 	.word	0x20000330
 8003bb8:	84210843 	.word	0x84210843
 8003bbc:	080070a4 	.word	0x080070a4

08003bc0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bd2:	2b84      	cmp	r3, #132	; 0x84
 8003bd4:	d005      	beq.n	8003be2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003bd6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4413      	add	r3, r2
 8003bde:	3303      	adds	r3, #3
 8003be0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003be2:	68fb      	ldr	r3, [r7, #12]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003bf4:	f000 fade 	bl	80041b4 <vTaskStartScheduler>
  
  return osOK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003bfe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c00:	b089      	sub	sp, #36	; 0x24
 8003c02:	af04      	add	r7, sp, #16
 8003c04:	6078      	str	r0, [r7, #4]
 8003c06:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <osThreadCreate+0x54>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d01c      	beq.n	8003c52 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685c      	ldr	r4, [r3, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691e      	ldr	r6, [r3, #16]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff ffc8 	bl	8003bc0 <makeFreeRtosPriority>
 8003c30:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c3a:	9202      	str	r2, [sp, #8]
 8003c3c:	9301      	str	r3, [sp, #4]
 8003c3e:	9100      	str	r1, [sp, #0]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	4632      	mov	r2, r6
 8003c44:	4629      	mov	r1, r5
 8003c46:	4620      	mov	r0, r4
 8003c48:	f000 f8ed 	bl	8003e26 <xTaskCreateStatic>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	60fb      	str	r3, [r7, #12]
 8003c50:	e01c      	b.n	8003c8c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685c      	ldr	r4, [r3, #4]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c5e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7ff ffaa 	bl	8003bc0 <makeFreeRtosPriority>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	f107 030c 	add.w	r3, r7, #12
 8003c72:	9301      	str	r3, [sp, #4]
 8003c74:	9200      	str	r2, [sp, #0]
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	4632      	mov	r2, r6
 8003c7a:	4629      	mov	r1, r5
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	f000 f92f 	bl	8003ee0 <xTaskCreate>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d001      	beq.n	8003c8c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	e000      	b.n	8003c8e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c96 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b084      	sub	sp, #16
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d001      	beq.n	8003cac <osDelay+0x16>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	e000      	b.n	8003cae <osDelay+0x18>
 8003cac:	2301      	movs	r3, #1
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fa4c 	bl	800414c <vTaskDelay>
  
  return osOK;
 8003cb4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f103 0208 	add.w	r2, r3, #8
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f103 0208 	add.w	r2, r3, #8
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f103 0208 	add.w	r2, r3, #8
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	1c5a      	adds	r2, r3, #1
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	601a      	str	r2, [r3, #0]
}
 8003d54:	bf00      	nop
 8003d56:	3714      	adds	r7, #20
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d76:	d103      	bne.n	8003d80 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	60fb      	str	r3, [r7, #12]
 8003d7e:	e00c      	b.n	8003d9a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3308      	adds	r3, #8
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	e002      	b.n	8003d8e <vListInsert+0x2e>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d2f6      	bcs.n	8003d88 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	601a      	str	r2, [r3, #0]
}
 8003dc6:	bf00      	nop
 8003dc8:	3714      	adds	r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b085      	sub	sp, #20
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6892      	ldr	r2, [r2, #8]
 8003de8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	6852      	ldr	r2, [r2, #4]
 8003df2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d103      	bne.n	8003e06 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	1e5a      	subs	r2, r3, #1
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3714      	adds	r7, #20
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr

08003e26 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b08e      	sub	sp, #56	; 0x38
 8003e2a:	af04      	add	r7, sp, #16
 8003e2c:	60f8      	str	r0, [r7, #12]
 8003e2e:	60b9      	str	r1, [r7, #8]
 8003e30:	607a      	str	r2, [r7, #4]
 8003e32:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10a      	bne.n	8003e50 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	623b      	str	r3, [r7, #32]
}
 8003e4c:	bf00      	nop
 8003e4e:	e7fe      	b.n	8003e4e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10a      	bne.n	8003e6c <xTaskCreateStatic+0x46>
	__asm volatile
 8003e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	61fb      	str	r3, [r7, #28]
}
 8003e68:	bf00      	nop
 8003e6a:	e7fe      	b.n	8003e6a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e6c:	2354      	movs	r3, #84	; 0x54
 8003e6e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	2b54      	cmp	r3, #84	; 0x54
 8003e74:	d00a      	beq.n	8003e8c <xTaskCreateStatic+0x66>
	__asm volatile
 8003e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7a:	f383 8811 	msr	BASEPRI, r3
 8003e7e:	f3bf 8f6f 	isb	sy
 8003e82:	f3bf 8f4f 	dsb	sy
 8003e86:	61bb      	str	r3, [r7, #24]
}
 8003e88:	bf00      	nop
 8003e8a:	e7fe      	b.n	8003e8a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003e8c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d01e      	beq.n	8003ed2 <xTaskCreateStatic+0xac>
 8003e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d01b      	beq.n	8003ed2 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e9c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ea2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003eac:	2300      	movs	r3, #0
 8003eae:	9303      	str	r3, [sp, #12]
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb2:	9302      	str	r3, [sp, #8]
 8003eb4:	f107 0314 	add.w	r3, r7, #20
 8003eb8:	9301      	str	r3, [sp, #4]
 8003eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	68b9      	ldr	r1, [r7, #8]
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	f000 f850 	bl	8003f6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003eca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ecc:	f000 f8d4 	bl	8004078 <prvAddNewTaskToReadyList>
 8003ed0:	e001      	b.n	8003ed6 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003ed6:	697b      	ldr	r3, [r7, #20]
	}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3728      	adds	r7, #40	; 0x28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08c      	sub	sp, #48	; 0x30
 8003ee4:	af04      	add	r7, sp, #16
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	603b      	str	r3, [r7, #0]
 8003eec:	4613      	mov	r3, r2
 8003eee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003ef0:	88fb      	ldrh	r3, [r7, #6]
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 fec7 	bl	8004c88 <pvPortMalloc>
 8003efa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00e      	beq.n	8003f20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003f02:	2054      	movs	r0, #84	; 0x54
 8003f04:	f000 fec0 	bl	8004c88 <pvPortMalloc>
 8003f08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d003      	beq.n	8003f18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	631a      	str	r2, [r3, #48]	; 0x30
 8003f16:	e005      	b.n	8003f24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003f18:	6978      	ldr	r0, [r7, #20]
 8003f1a:	f000 ff81 	bl	8004e20 <vPortFree>
 8003f1e:	e001      	b.n	8003f24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d017      	beq.n	8003f5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003f32:	88fa      	ldrh	r2, [r7, #6]
 8003f34:	2300      	movs	r3, #0
 8003f36:	9303      	str	r3, [sp, #12]
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	9302      	str	r3, [sp, #8]
 8003f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3e:	9301      	str	r3, [sp, #4]
 8003f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	68b9      	ldr	r1, [r7, #8]
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 f80e 	bl	8003f6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f4e:	69f8      	ldr	r0, [r7, #28]
 8003f50:	f000 f892 	bl	8004078 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f54:	2301      	movs	r3, #1
 8003f56:	61bb      	str	r3, [r7, #24]
 8003f58:	e002      	b.n	8003f60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f60:	69bb      	ldr	r3, [r7, #24]
	}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3720      	adds	r7, #32
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b088      	sub	sp, #32
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	60f8      	str	r0, [r7, #12]
 8003f72:	60b9      	str	r1, [r7, #8]
 8003f74:	607a      	str	r2, [r7, #4]
 8003f76:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f82:	3b01      	subs	r3, #1
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4413      	add	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	f023 0307 	bic.w	r3, r3, #7
 8003f90:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00a      	beq.n	8003fb2 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa0:	f383 8811 	msr	BASEPRI, r3
 8003fa4:	f3bf 8f6f 	isb	sy
 8003fa8:	f3bf 8f4f 	dsb	sy
 8003fac:	617b      	str	r3, [r7, #20]
}
 8003fae:	bf00      	nop
 8003fb0:	e7fe      	b.n	8003fb0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d01f      	beq.n	8003ff8 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
 8003fbc:	e012      	b.n	8003fe4 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003fbe:	68ba      	ldr	r2, [r7, #8]
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	7819      	ldrb	r1, [r3, #0]
 8003fc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	4413      	add	r3, r2
 8003fcc:	3334      	adds	r3, #52	; 0x34
 8003fce:	460a      	mov	r2, r1
 8003fd0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003fd2:	68ba      	ldr	r2, [r7, #8]
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d006      	beq.n	8003fec <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	61fb      	str	r3, [r7, #28]
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	2b0f      	cmp	r3, #15
 8003fe8:	d9e9      	bls.n	8003fbe <prvInitialiseNewTask+0x54>
 8003fea:	e000      	b.n	8003fee <prvInitialiseNewTask+0x84>
			{
				break;
 8003fec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ff6:	e003      	b.n	8004000 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004002:	2b06      	cmp	r3, #6
 8004004:	d901      	bls.n	800400a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004006:	2306      	movs	r3, #6
 8004008:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800400a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800400e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004012:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004014:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004018:	2200      	movs	r2, #0
 800401a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800401c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401e:	3304      	adds	r3, #4
 8004020:	4618      	mov	r0, r3
 8004022:	f7ff fe6c 	bl	8003cfe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004028:	3318      	adds	r3, #24
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff fe67 	bl	8003cfe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004032:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004034:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004038:	f1c3 0207 	rsb	r2, r3, #7
 800403c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800403e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004042:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004044:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004048:	2200      	movs	r2, #0
 800404a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800404c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	68f9      	ldr	r1, [r7, #12]
 8004058:	69b8      	ldr	r0, [r7, #24]
 800405a:	f000 fc05 	bl	8004868 <pxPortInitialiseStack>
 800405e:	4602      	mov	r2, r0
 8004060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004062:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800406a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800406c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800406e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004070:	bf00      	nop
 8004072:	3720      	adds	r7, #32
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004080:	f000 fd20 	bl	8004ac4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004084:	4b2a      	ldr	r3, [pc, #168]	; (8004130 <prvAddNewTaskToReadyList+0xb8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	3301      	adds	r3, #1
 800408a:	4a29      	ldr	r2, [pc, #164]	; (8004130 <prvAddNewTaskToReadyList+0xb8>)
 800408c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800408e:	4b29      	ldr	r3, [pc, #164]	; (8004134 <prvAddNewTaskToReadyList+0xbc>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d109      	bne.n	80040aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004096:	4a27      	ldr	r2, [pc, #156]	; (8004134 <prvAddNewTaskToReadyList+0xbc>)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800409c:	4b24      	ldr	r3, [pc, #144]	; (8004130 <prvAddNewTaskToReadyList+0xb8>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d110      	bne.n	80040c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80040a4:	f000 fabc 	bl	8004620 <prvInitialiseTaskLists>
 80040a8:	e00d      	b.n	80040c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80040aa:	4b23      	ldr	r3, [pc, #140]	; (8004138 <prvAddNewTaskToReadyList+0xc0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d109      	bne.n	80040c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80040b2:	4b20      	ldr	r3, [pc, #128]	; (8004134 <prvAddNewTaskToReadyList+0xbc>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040bc:	429a      	cmp	r2, r3
 80040be:	d802      	bhi.n	80040c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80040c0:	4a1c      	ldr	r2, [pc, #112]	; (8004134 <prvAddNewTaskToReadyList+0xbc>)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80040c6:	4b1d      	ldr	r3, [pc, #116]	; (800413c <prvAddNewTaskToReadyList+0xc4>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	3301      	adds	r3, #1
 80040cc:	4a1b      	ldr	r2, [pc, #108]	; (800413c <prvAddNewTaskToReadyList+0xc4>)
 80040ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	2201      	movs	r2, #1
 80040d6:	409a      	lsls	r2, r3
 80040d8:	4b19      	ldr	r3, [pc, #100]	; (8004140 <prvAddNewTaskToReadyList+0xc8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4313      	orrs	r3, r2
 80040de:	4a18      	ldr	r2, [pc, #96]	; (8004140 <prvAddNewTaskToReadyList+0xc8>)
 80040e0:	6013      	str	r3, [r2, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040e6:	4613      	mov	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4a15      	ldr	r2, [pc, #84]	; (8004144 <prvAddNewTaskToReadyList+0xcc>)
 80040f0:	441a      	add	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3304      	adds	r3, #4
 80040f6:	4619      	mov	r1, r3
 80040f8:	4610      	mov	r0, r2
 80040fa:	f7ff fe0d 	bl	8003d18 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80040fe:	f000 fd11 	bl	8004b24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004102:	4b0d      	ldr	r3, [pc, #52]	; (8004138 <prvAddNewTaskToReadyList+0xc0>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00e      	beq.n	8004128 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800410a:	4b0a      	ldr	r3, [pc, #40]	; (8004134 <prvAddNewTaskToReadyList+0xbc>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004114:	429a      	cmp	r2, r3
 8004116:	d207      	bcs.n	8004128 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004118:	4b0b      	ldr	r3, [pc, #44]	; (8004148 <prvAddNewTaskToReadyList+0xd0>)
 800411a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	f3bf 8f4f 	dsb	sy
 8004124:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004128:	bf00      	nop
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	20001114 	.word	0x20001114
 8004134:	20001014 	.word	0x20001014
 8004138:	20001120 	.word	0x20001120
 800413c:	20001130 	.word	0x20001130
 8004140:	2000111c 	.word	0x2000111c
 8004144:	20001018 	.word	0x20001018
 8004148:	e000ed04 	.word	0xe000ed04

0800414c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004154:	2300      	movs	r3, #0
 8004156:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d017      	beq.n	800418e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800415e:	4b13      	ldr	r3, [pc, #76]	; (80041ac <vTaskDelay+0x60>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00a      	beq.n	800417c <vTaskDelay+0x30>
	__asm volatile
 8004166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800416a:	f383 8811 	msr	BASEPRI, r3
 800416e:	f3bf 8f6f 	isb	sy
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	60bb      	str	r3, [r7, #8]
}
 8004178:	bf00      	nop
 800417a:	e7fe      	b.n	800417a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800417c:	f000 f87a 	bl	8004274 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004180:	2100      	movs	r1, #0
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 fb0a 	bl	800479c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004188:	f000 f882 	bl	8004290 <xTaskResumeAll>
 800418c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d107      	bne.n	80041a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004194:	4b06      	ldr	r3, [pc, #24]	; (80041b0 <vTaskDelay+0x64>)
 8004196:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	f3bf 8f4f 	dsb	sy
 80041a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80041a4:	bf00      	nop
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	2000113c 	.word	0x2000113c
 80041b0:	e000ed04 	.word	0xe000ed04

080041b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08a      	sub	sp, #40	; 0x28
 80041b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80041be:	2300      	movs	r3, #0
 80041c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80041c2:	463a      	mov	r2, r7
 80041c4:	1d39      	adds	r1, r7, #4
 80041c6:	f107 0308 	add.w	r3, r7, #8
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fc f9d6 	bl	800057c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80041d0:	6839      	ldr	r1, [r7, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68ba      	ldr	r2, [r7, #8]
 80041d6:	9202      	str	r2, [sp, #8]
 80041d8:	9301      	str	r3, [sp, #4]
 80041da:	2300      	movs	r3, #0
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	2300      	movs	r3, #0
 80041e0:	460a      	mov	r2, r1
 80041e2:	491e      	ldr	r1, [pc, #120]	; (800425c <vTaskStartScheduler+0xa8>)
 80041e4:	481e      	ldr	r0, [pc, #120]	; (8004260 <vTaskStartScheduler+0xac>)
 80041e6:	f7ff fe1e 	bl	8003e26 <xTaskCreateStatic>
 80041ea:	4603      	mov	r3, r0
 80041ec:	4a1d      	ldr	r2, [pc, #116]	; (8004264 <vTaskStartScheduler+0xb0>)
 80041ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80041f0:	4b1c      	ldr	r3, [pc, #112]	; (8004264 <vTaskStartScheduler+0xb0>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d002      	beq.n	80041fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80041f8:	2301      	movs	r3, #1
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	e001      	b.n	8004202 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80041fe:	2300      	movs	r3, #0
 8004200:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d116      	bne.n	8004236 <vTaskStartScheduler+0x82>
	__asm volatile
 8004208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	613b      	str	r3, [r7, #16]
}
 800421a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800421c:	4b12      	ldr	r3, [pc, #72]	; (8004268 <vTaskStartScheduler+0xb4>)
 800421e:	f04f 32ff 	mov.w	r2, #4294967295
 8004222:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004224:	4b11      	ldr	r3, [pc, #68]	; (800426c <vTaskStartScheduler+0xb8>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800422a:	4b11      	ldr	r3, [pc, #68]	; (8004270 <vTaskStartScheduler+0xbc>)
 800422c:	2200      	movs	r2, #0
 800422e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004230:	f000 fba6 	bl	8004980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004234:	e00e      	b.n	8004254 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423c:	d10a      	bne.n	8004254 <vTaskStartScheduler+0xa0>
	__asm volatile
 800423e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004242:	f383 8811 	msr	BASEPRI, r3
 8004246:	f3bf 8f6f 	isb	sy
 800424a:	f3bf 8f4f 	dsb	sy
 800424e:	60fb      	str	r3, [r7, #12]
}
 8004250:	bf00      	nop
 8004252:	e7fe      	b.n	8004252 <vTaskStartScheduler+0x9e>
}
 8004254:	bf00      	nop
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	080072a0 	.word	0x080072a0
 8004260:	080045f1 	.word	0x080045f1
 8004264:	20001138 	.word	0x20001138
 8004268:	20001134 	.word	0x20001134
 800426c:	20001120 	.word	0x20001120
 8004270:	20001118 	.word	0x20001118

08004274 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004274:	b480      	push	{r7}
 8004276:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004278:	4b04      	ldr	r3, [pc, #16]	; (800428c <vTaskSuspendAll+0x18>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	3301      	adds	r3, #1
 800427e:	4a03      	ldr	r2, [pc, #12]	; (800428c <vTaskSuspendAll+0x18>)
 8004280:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004282:	bf00      	nop
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	2000113c 	.word	0x2000113c

08004290 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004296:	2300      	movs	r3, #0
 8004298:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800429a:	2300      	movs	r3, #0
 800429c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800429e:	4b41      	ldr	r3, [pc, #260]	; (80043a4 <xTaskResumeAll+0x114>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10a      	bne.n	80042bc <xTaskResumeAll+0x2c>
	__asm volatile
 80042a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042aa:	f383 8811 	msr	BASEPRI, r3
 80042ae:	f3bf 8f6f 	isb	sy
 80042b2:	f3bf 8f4f 	dsb	sy
 80042b6:	603b      	str	r3, [r7, #0]
}
 80042b8:	bf00      	nop
 80042ba:	e7fe      	b.n	80042ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80042bc:	f000 fc02 	bl	8004ac4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80042c0:	4b38      	ldr	r3, [pc, #224]	; (80043a4 <xTaskResumeAll+0x114>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	3b01      	subs	r3, #1
 80042c6:	4a37      	ldr	r2, [pc, #220]	; (80043a4 <xTaskResumeAll+0x114>)
 80042c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042ca:	4b36      	ldr	r3, [pc, #216]	; (80043a4 <xTaskResumeAll+0x114>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d161      	bne.n	8004396 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80042d2:	4b35      	ldr	r3, [pc, #212]	; (80043a8 <xTaskResumeAll+0x118>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d05d      	beq.n	8004396 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80042da:	e02e      	b.n	800433a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042dc:	4b33      	ldr	r3, [pc, #204]	; (80043ac <xTaskResumeAll+0x11c>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	3318      	adds	r3, #24
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff fd72 	bl	8003dd2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	3304      	adds	r3, #4
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7ff fd6d 	bl	8003dd2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fc:	2201      	movs	r2, #1
 80042fe:	409a      	lsls	r2, r3
 8004300:	4b2b      	ldr	r3, [pc, #172]	; (80043b0 <xTaskResumeAll+0x120>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4313      	orrs	r3, r2
 8004306:	4a2a      	ldr	r2, [pc, #168]	; (80043b0 <xTaskResumeAll+0x120>)
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4a27      	ldr	r2, [pc, #156]	; (80043b4 <xTaskResumeAll+0x124>)
 8004318:	441a      	add	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	3304      	adds	r3, #4
 800431e:	4619      	mov	r1, r3
 8004320:	4610      	mov	r0, r2
 8004322:	f7ff fcf9 	bl	8003d18 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800432a:	4b23      	ldr	r3, [pc, #140]	; (80043b8 <xTaskResumeAll+0x128>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004330:	429a      	cmp	r2, r3
 8004332:	d302      	bcc.n	800433a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004334:	4b21      	ldr	r3, [pc, #132]	; (80043bc <xTaskResumeAll+0x12c>)
 8004336:	2201      	movs	r2, #1
 8004338:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800433a:	4b1c      	ldr	r3, [pc, #112]	; (80043ac <xTaskResumeAll+0x11c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1cc      	bne.n	80042dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d001      	beq.n	800434c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004348:	f000 fa08 	bl	800475c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800434c:	4b1c      	ldr	r3, [pc, #112]	; (80043c0 <xTaskResumeAll+0x130>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d010      	beq.n	800437a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004358:	f000 f836 	bl	80043c8 <xTaskIncrementTick>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004362:	4b16      	ldr	r3, [pc, #88]	; (80043bc <xTaskResumeAll+0x12c>)
 8004364:	2201      	movs	r2, #1
 8004366:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3b01      	subs	r3, #1
 800436c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1f1      	bne.n	8004358 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004374:	4b12      	ldr	r3, [pc, #72]	; (80043c0 <xTaskResumeAll+0x130>)
 8004376:	2200      	movs	r2, #0
 8004378:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800437a:	4b10      	ldr	r3, [pc, #64]	; (80043bc <xTaskResumeAll+0x12c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d009      	beq.n	8004396 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004382:	2301      	movs	r3, #1
 8004384:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004386:	4b0f      	ldr	r3, [pc, #60]	; (80043c4 <xTaskResumeAll+0x134>)
 8004388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800438c:	601a      	str	r2, [r3, #0]
 800438e:	f3bf 8f4f 	dsb	sy
 8004392:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004396:	f000 fbc5 	bl	8004b24 <vPortExitCritical>

	return xAlreadyYielded;
 800439a:	68bb      	ldr	r3, [r7, #8]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	2000113c 	.word	0x2000113c
 80043a8:	20001114 	.word	0x20001114
 80043ac:	200010d4 	.word	0x200010d4
 80043b0:	2000111c 	.word	0x2000111c
 80043b4:	20001018 	.word	0x20001018
 80043b8:	20001014 	.word	0x20001014
 80043bc:	20001128 	.word	0x20001128
 80043c0:	20001124 	.word	0x20001124
 80043c4:	e000ed04 	.word	0xe000ed04

080043c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80043ce:	2300      	movs	r3, #0
 80043d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043d2:	4b4e      	ldr	r3, [pc, #312]	; (800450c <xTaskIncrementTick+0x144>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f040 808e 	bne.w	80044f8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80043dc:	4b4c      	ldr	r3, [pc, #304]	; (8004510 <xTaskIncrementTick+0x148>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3301      	adds	r3, #1
 80043e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80043e4:	4a4a      	ldr	r2, [pc, #296]	; (8004510 <xTaskIncrementTick+0x148>)
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d120      	bne.n	8004432 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80043f0:	4b48      	ldr	r3, [pc, #288]	; (8004514 <xTaskIncrementTick+0x14c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <xTaskIncrementTick+0x48>
	__asm volatile
 80043fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fe:	f383 8811 	msr	BASEPRI, r3
 8004402:	f3bf 8f6f 	isb	sy
 8004406:	f3bf 8f4f 	dsb	sy
 800440a:	603b      	str	r3, [r7, #0]
}
 800440c:	bf00      	nop
 800440e:	e7fe      	b.n	800440e <xTaskIncrementTick+0x46>
 8004410:	4b40      	ldr	r3, [pc, #256]	; (8004514 <xTaskIncrementTick+0x14c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	4b40      	ldr	r3, [pc, #256]	; (8004518 <xTaskIncrementTick+0x150>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a3e      	ldr	r2, [pc, #248]	; (8004514 <xTaskIncrementTick+0x14c>)
 800441c:	6013      	str	r3, [r2, #0]
 800441e:	4a3e      	ldr	r2, [pc, #248]	; (8004518 <xTaskIncrementTick+0x150>)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6013      	str	r3, [r2, #0]
 8004424:	4b3d      	ldr	r3, [pc, #244]	; (800451c <xTaskIncrementTick+0x154>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	3301      	adds	r3, #1
 800442a:	4a3c      	ldr	r2, [pc, #240]	; (800451c <xTaskIncrementTick+0x154>)
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	f000 f995 	bl	800475c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004432:	4b3b      	ldr	r3, [pc, #236]	; (8004520 <xTaskIncrementTick+0x158>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	429a      	cmp	r2, r3
 800443a:	d348      	bcc.n	80044ce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800443c:	4b35      	ldr	r3, [pc, #212]	; (8004514 <xTaskIncrementTick+0x14c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d104      	bne.n	8004450 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004446:	4b36      	ldr	r3, [pc, #216]	; (8004520 <xTaskIncrementTick+0x158>)
 8004448:	f04f 32ff 	mov.w	r2, #4294967295
 800444c:	601a      	str	r2, [r3, #0]
					break;
 800444e:	e03e      	b.n	80044ce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004450:	4b30      	ldr	r3, [pc, #192]	; (8004514 <xTaskIncrementTick+0x14c>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	429a      	cmp	r2, r3
 8004466:	d203      	bcs.n	8004470 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004468:	4a2d      	ldr	r2, [pc, #180]	; (8004520 <xTaskIncrementTick+0x158>)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800446e:	e02e      	b.n	80044ce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	3304      	adds	r3, #4
 8004474:	4618      	mov	r0, r3
 8004476:	f7ff fcac 	bl	8003dd2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447e:	2b00      	cmp	r3, #0
 8004480:	d004      	beq.n	800448c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	3318      	adds	r3, #24
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff fca3 	bl	8003dd2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004490:	2201      	movs	r2, #1
 8004492:	409a      	lsls	r2, r3
 8004494:	4b23      	ldr	r3, [pc, #140]	; (8004524 <xTaskIncrementTick+0x15c>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4313      	orrs	r3, r2
 800449a:	4a22      	ldr	r2, [pc, #136]	; (8004524 <xTaskIncrementTick+0x15c>)
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a2:	4613      	mov	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4413      	add	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	4a1f      	ldr	r2, [pc, #124]	; (8004528 <xTaskIncrementTick+0x160>)
 80044ac:	441a      	add	r2, r3
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	3304      	adds	r3, #4
 80044b2:	4619      	mov	r1, r3
 80044b4:	4610      	mov	r0, r2
 80044b6:	f7ff fc2f 	bl	8003d18 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044be:	4b1b      	ldr	r3, [pc, #108]	; (800452c <xTaskIncrementTick+0x164>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d3b9      	bcc.n	800443c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80044c8:	2301      	movs	r3, #1
 80044ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044cc:	e7b6      	b.n	800443c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80044ce:	4b17      	ldr	r3, [pc, #92]	; (800452c <xTaskIncrementTick+0x164>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d4:	4914      	ldr	r1, [pc, #80]	; (8004528 <xTaskIncrementTick+0x160>)
 80044d6:	4613      	mov	r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	4413      	add	r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	440b      	add	r3, r1
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d901      	bls.n	80044ea <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80044e6:	2301      	movs	r3, #1
 80044e8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80044ea:	4b11      	ldr	r3, [pc, #68]	; (8004530 <xTaskIncrementTick+0x168>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d007      	beq.n	8004502 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80044f2:	2301      	movs	r3, #1
 80044f4:	617b      	str	r3, [r7, #20]
 80044f6:	e004      	b.n	8004502 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80044f8:	4b0e      	ldr	r3, [pc, #56]	; (8004534 <xTaskIncrementTick+0x16c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	3301      	adds	r3, #1
 80044fe:	4a0d      	ldr	r2, [pc, #52]	; (8004534 <xTaskIncrementTick+0x16c>)
 8004500:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004502:	697b      	ldr	r3, [r7, #20]
}
 8004504:	4618      	mov	r0, r3
 8004506:	3718      	adds	r7, #24
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	2000113c 	.word	0x2000113c
 8004510:	20001118 	.word	0x20001118
 8004514:	200010cc 	.word	0x200010cc
 8004518:	200010d0 	.word	0x200010d0
 800451c:	2000112c 	.word	0x2000112c
 8004520:	20001134 	.word	0x20001134
 8004524:	2000111c 	.word	0x2000111c
 8004528:	20001018 	.word	0x20001018
 800452c:	20001014 	.word	0x20001014
 8004530:	20001128 	.word	0x20001128
 8004534:	20001124 	.word	0x20001124

08004538 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004538:	b480      	push	{r7}
 800453a:	b087      	sub	sp, #28
 800453c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800453e:	4b27      	ldr	r3, [pc, #156]	; (80045dc <vTaskSwitchContext+0xa4>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004546:	4b26      	ldr	r3, [pc, #152]	; (80045e0 <vTaskSwitchContext+0xa8>)
 8004548:	2201      	movs	r2, #1
 800454a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800454c:	e03f      	b.n	80045ce <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800454e:	4b24      	ldr	r3, [pc, #144]	; (80045e0 <vTaskSwitchContext+0xa8>)
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004554:	4b23      	ldr	r3, [pc, #140]	; (80045e4 <vTaskSwitchContext+0xac>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	fab3 f383 	clz	r3, r3
 8004560:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004562:	7afb      	ldrb	r3, [r7, #11]
 8004564:	f1c3 031f 	rsb	r3, r3, #31
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	491f      	ldr	r1, [pc, #124]	; (80045e8 <vTaskSwitchContext+0xb0>)
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	4613      	mov	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10a      	bne.n	8004594 <vTaskSwitchContext+0x5c>
	__asm volatile
 800457e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004582:	f383 8811 	msr	BASEPRI, r3
 8004586:	f3bf 8f6f 	isb	sy
 800458a:	f3bf 8f4f 	dsb	sy
 800458e:	607b      	str	r3, [r7, #4]
}
 8004590:	bf00      	nop
 8004592:	e7fe      	b.n	8004592 <vTaskSwitchContext+0x5a>
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	4613      	mov	r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4a12      	ldr	r2, [pc, #72]	; (80045e8 <vTaskSwitchContext+0xb0>)
 80045a0:	4413      	add	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	605a      	str	r2, [r3, #4]
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	3308      	adds	r3, #8
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d104      	bne.n	80045c4 <vTaskSwitchContext+0x8c>
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	605a      	str	r2, [r3, #4]
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	4a08      	ldr	r2, [pc, #32]	; (80045ec <vTaskSwitchContext+0xb4>)
 80045cc:	6013      	str	r3, [r2, #0]
}
 80045ce:	bf00      	nop
 80045d0:	371c      	adds	r7, #28
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	2000113c 	.word	0x2000113c
 80045e0:	20001128 	.word	0x20001128
 80045e4:	2000111c 	.word	0x2000111c
 80045e8:	20001018 	.word	0x20001018
 80045ec:	20001014 	.word	0x20001014

080045f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80045f8:	f000 f852 	bl	80046a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80045fc:	4b06      	ldr	r3, [pc, #24]	; (8004618 <prvIdleTask+0x28>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d9f9      	bls.n	80045f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <prvIdleTask+0x2c>)
 8004606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800460a:	601a      	str	r2, [r3, #0]
 800460c:	f3bf 8f4f 	dsb	sy
 8004610:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004614:	e7f0      	b.n	80045f8 <prvIdleTask+0x8>
 8004616:	bf00      	nop
 8004618:	20001018 	.word	0x20001018
 800461c:	e000ed04 	.word	0xe000ed04

08004620 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004626:	2300      	movs	r3, #0
 8004628:	607b      	str	r3, [r7, #4]
 800462a:	e00c      	b.n	8004646 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	4613      	mov	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4a12      	ldr	r2, [pc, #72]	; (8004680 <prvInitialiseTaskLists+0x60>)
 8004638:	4413      	add	r3, r2
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff fb3f 	bl	8003cbe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3301      	adds	r3, #1
 8004644:	607b      	str	r3, [r7, #4]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b06      	cmp	r3, #6
 800464a:	d9ef      	bls.n	800462c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800464c:	480d      	ldr	r0, [pc, #52]	; (8004684 <prvInitialiseTaskLists+0x64>)
 800464e:	f7ff fb36 	bl	8003cbe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004652:	480d      	ldr	r0, [pc, #52]	; (8004688 <prvInitialiseTaskLists+0x68>)
 8004654:	f7ff fb33 	bl	8003cbe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004658:	480c      	ldr	r0, [pc, #48]	; (800468c <prvInitialiseTaskLists+0x6c>)
 800465a:	f7ff fb30 	bl	8003cbe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800465e:	480c      	ldr	r0, [pc, #48]	; (8004690 <prvInitialiseTaskLists+0x70>)
 8004660:	f7ff fb2d 	bl	8003cbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004664:	480b      	ldr	r0, [pc, #44]	; (8004694 <prvInitialiseTaskLists+0x74>)
 8004666:	f7ff fb2a 	bl	8003cbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800466a:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <prvInitialiseTaskLists+0x78>)
 800466c:	4a05      	ldr	r2, [pc, #20]	; (8004684 <prvInitialiseTaskLists+0x64>)
 800466e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004670:	4b0a      	ldr	r3, [pc, #40]	; (800469c <prvInitialiseTaskLists+0x7c>)
 8004672:	4a05      	ldr	r2, [pc, #20]	; (8004688 <prvInitialiseTaskLists+0x68>)
 8004674:	601a      	str	r2, [r3, #0]
}
 8004676:	bf00      	nop
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20001018 	.word	0x20001018
 8004684:	200010a4 	.word	0x200010a4
 8004688:	200010b8 	.word	0x200010b8
 800468c:	200010d4 	.word	0x200010d4
 8004690:	200010e8 	.word	0x200010e8
 8004694:	20001100 	.word	0x20001100
 8004698:	200010cc 	.word	0x200010cc
 800469c:	200010d0 	.word	0x200010d0

080046a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046a6:	e019      	b.n	80046dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80046a8:	f000 fa0c 	bl	8004ac4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046ac:	4b10      	ldr	r3, [pc, #64]	; (80046f0 <prvCheckTasksWaitingTermination+0x50>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3304      	adds	r3, #4
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff fb8a 	bl	8003dd2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80046be:	4b0d      	ldr	r3, [pc, #52]	; (80046f4 <prvCheckTasksWaitingTermination+0x54>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	4a0b      	ldr	r2, [pc, #44]	; (80046f4 <prvCheckTasksWaitingTermination+0x54>)
 80046c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80046c8:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <prvCheckTasksWaitingTermination+0x58>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3b01      	subs	r3, #1
 80046ce:	4a0a      	ldr	r2, [pc, #40]	; (80046f8 <prvCheckTasksWaitingTermination+0x58>)
 80046d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80046d2:	f000 fa27 	bl	8004b24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f810 	bl	80046fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046dc:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <prvCheckTasksWaitingTermination+0x58>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1e1      	bne.n	80046a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	200010e8 	.word	0x200010e8
 80046f4:	20001114 	.word	0x20001114
 80046f8:	200010fc 	.word	0x200010fc

080046fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800470a:	2b00      	cmp	r3, #0
 800470c:	d108      	bne.n	8004720 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004712:	4618      	mov	r0, r3
 8004714:	f000 fb84 	bl	8004e20 <vPortFree>
				vPortFree( pxTCB );
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 fb81 	bl	8004e20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800471e:	e018      	b.n	8004752 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004726:	2b01      	cmp	r3, #1
 8004728:	d103      	bne.n	8004732 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fb78 	bl	8004e20 <vPortFree>
	}
 8004730:	e00f      	b.n	8004752 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004738:	2b02      	cmp	r3, #2
 800473a:	d00a      	beq.n	8004752 <prvDeleteTCB+0x56>
	__asm volatile
 800473c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004740:	f383 8811 	msr	BASEPRI, r3
 8004744:	f3bf 8f6f 	isb	sy
 8004748:	f3bf 8f4f 	dsb	sy
 800474c:	60fb      	str	r3, [r7, #12]
}
 800474e:	bf00      	nop
 8004750:	e7fe      	b.n	8004750 <prvDeleteTCB+0x54>
	}
 8004752:	bf00      	nop
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
	...

0800475c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004762:	4b0c      	ldr	r3, [pc, #48]	; (8004794 <prvResetNextTaskUnblockTime+0x38>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d104      	bne.n	8004776 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800476c:	4b0a      	ldr	r3, [pc, #40]	; (8004798 <prvResetNextTaskUnblockTime+0x3c>)
 800476e:	f04f 32ff 	mov.w	r2, #4294967295
 8004772:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004774:	e008      	b.n	8004788 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004776:	4b07      	ldr	r3, [pc, #28]	; (8004794 <prvResetNextTaskUnblockTime+0x38>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	4a04      	ldr	r2, [pc, #16]	; (8004798 <prvResetNextTaskUnblockTime+0x3c>)
 8004786:	6013      	str	r3, [r2, #0]
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	200010cc 	.word	0x200010cc
 8004798:	20001134 	.word	0x20001134

0800479c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80047a6:	4b29      	ldr	r3, [pc, #164]	; (800484c <prvAddCurrentTaskToDelayedList+0xb0>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047ac:	4b28      	ldr	r3, [pc, #160]	; (8004850 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	3304      	adds	r3, #4
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7ff fb0d 	bl	8003dd2 <uxListRemove>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10b      	bne.n	80047d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80047be:	4b24      	ldr	r3, [pc, #144]	; (8004850 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	2201      	movs	r2, #1
 80047c6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ca:	43da      	mvns	r2, r3
 80047cc:	4b21      	ldr	r3, [pc, #132]	; (8004854 <prvAddCurrentTaskToDelayedList+0xb8>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4013      	ands	r3, r2
 80047d2:	4a20      	ldr	r2, [pc, #128]	; (8004854 <prvAddCurrentTaskToDelayedList+0xb8>)
 80047d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047dc:	d10a      	bne.n	80047f4 <prvAddCurrentTaskToDelayedList+0x58>
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d007      	beq.n	80047f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047e4:	4b1a      	ldr	r3, [pc, #104]	; (8004850 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	3304      	adds	r3, #4
 80047ea:	4619      	mov	r1, r3
 80047ec:	481a      	ldr	r0, [pc, #104]	; (8004858 <prvAddCurrentTaskToDelayedList+0xbc>)
 80047ee:	f7ff fa93 	bl	8003d18 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80047f2:	e026      	b.n	8004842 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4413      	add	r3, r2
 80047fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80047fc:	4b14      	ldr	r3, [pc, #80]	; (8004850 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004804:	68ba      	ldr	r2, [r7, #8]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	429a      	cmp	r2, r3
 800480a:	d209      	bcs.n	8004820 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800480c:	4b13      	ldr	r3, [pc, #76]	; (800485c <prvAddCurrentTaskToDelayedList+0xc0>)
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	4b0f      	ldr	r3, [pc, #60]	; (8004850 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3304      	adds	r3, #4
 8004816:	4619      	mov	r1, r3
 8004818:	4610      	mov	r0, r2
 800481a:	f7ff faa1 	bl	8003d60 <vListInsert>
}
 800481e:	e010      	b.n	8004842 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004820:	4b0f      	ldr	r3, [pc, #60]	; (8004860 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	4b0a      	ldr	r3, [pc, #40]	; (8004850 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	3304      	adds	r3, #4
 800482a:	4619      	mov	r1, r3
 800482c:	4610      	mov	r0, r2
 800482e:	f7ff fa97 	bl	8003d60 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004832:	4b0c      	ldr	r3, [pc, #48]	; (8004864 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68ba      	ldr	r2, [r7, #8]
 8004838:	429a      	cmp	r2, r3
 800483a:	d202      	bcs.n	8004842 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800483c:	4a09      	ldr	r2, [pc, #36]	; (8004864 <prvAddCurrentTaskToDelayedList+0xc8>)
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	6013      	str	r3, [r2, #0]
}
 8004842:	bf00      	nop
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	20001118 	.word	0x20001118
 8004850:	20001014 	.word	0x20001014
 8004854:	2000111c 	.word	0x2000111c
 8004858:	20001100 	.word	0x20001100
 800485c:	200010d0 	.word	0x200010d0
 8004860:	200010cc 	.word	0x200010cc
 8004864:	20001134 	.word	0x20001134

08004868 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3b04      	subs	r3, #4
 8004878:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004880:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	3b04      	subs	r3, #4
 8004886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	f023 0201 	bic.w	r2, r3, #1
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	3b04      	subs	r3, #4
 8004896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004898:	4a0c      	ldr	r2, [pc, #48]	; (80048cc <pxPortInitialiseStack+0x64>)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	3b14      	subs	r3, #20
 80048a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	3b04      	subs	r3, #4
 80048ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f06f 0202 	mvn.w	r2, #2
 80048b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	3b20      	subs	r3, #32
 80048bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80048be:	68fb      	ldr	r3, [r7, #12]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3714      	adds	r7, #20
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	080048d1 	.word	0x080048d1

080048d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80048d6:	2300      	movs	r3, #0
 80048d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80048da:	4b12      	ldr	r3, [pc, #72]	; (8004924 <prvTaskExitError+0x54>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e2:	d00a      	beq.n	80048fa <prvTaskExitError+0x2a>
	__asm volatile
 80048e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	60fb      	str	r3, [r7, #12]
}
 80048f6:	bf00      	nop
 80048f8:	e7fe      	b.n	80048f8 <prvTaskExitError+0x28>
	__asm volatile
 80048fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fe:	f383 8811 	msr	BASEPRI, r3
 8004902:	f3bf 8f6f 	isb	sy
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	60bb      	str	r3, [r7, #8]
}
 800490c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800490e:	bf00      	nop
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d0fc      	beq.n	8004910 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004916:	bf00      	nop
 8004918:	bf00      	nop
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr
 8004924:	2000000c 	.word	0x2000000c
	...

08004930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004930:	4b07      	ldr	r3, [pc, #28]	; (8004950 <pxCurrentTCBConst2>)
 8004932:	6819      	ldr	r1, [r3, #0]
 8004934:	6808      	ldr	r0, [r1, #0]
 8004936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800493a:	f380 8809 	msr	PSP, r0
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	f04f 0000 	mov.w	r0, #0
 8004946:	f380 8811 	msr	BASEPRI, r0
 800494a:	4770      	bx	lr
 800494c:	f3af 8000 	nop.w

08004950 <pxCurrentTCBConst2>:
 8004950:	20001014 	.word	0x20001014
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop

08004958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004958:	4808      	ldr	r0, [pc, #32]	; (800497c <prvPortStartFirstTask+0x24>)
 800495a:	6800      	ldr	r0, [r0, #0]
 800495c:	6800      	ldr	r0, [r0, #0]
 800495e:	f380 8808 	msr	MSP, r0
 8004962:	f04f 0000 	mov.w	r0, #0
 8004966:	f380 8814 	msr	CONTROL, r0
 800496a:	b662      	cpsie	i
 800496c:	b661      	cpsie	f
 800496e:	f3bf 8f4f 	dsb	sy
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	df00      	svc	0
 8004978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800497a:	bf00      	nop
 800497c:	e000ed08 	.word	0xe000ed08

08004980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004986:	4b46      	ldr	r3, [pc, #280]	; (8004aa0 <xPortStartScheduler+0x120>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a46      	ldr	r2, [pc, #280]	; (8004aa4 <xPortStartScheduler+0x124>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d10a      	bne.n	80049a6 <xPortStartScheduler+0x26>
	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	613b      	str	r3, [r7, #16]
}
 80049a2:	bf00      	nop
 80049a4:	e7fe      	b.n	80049a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049a6:	4b3e      	ldr	r3, [pc, #248]	; (8004aa0 <xPortStartScheduler+0x120>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a3f      	ldr	r2, [pc, #252]	; (8004aa8 <xPortStartScheduler+0x128>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d10a      	bne.n	80049c6 <xPortStartScheduler+0x46>
	__asm volatile
 80049b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b4:	f383 8811 	msr	BASEPRI, r3
 80049b8:	f3bf 8f6f 	isb	sy
 80049bc:	f3bf 8f4f 	dsb	sy
 80049c0:	60fb      	str	r3, [r7, #12]
}
 80049c2:	bf00      	nop
 80049c4:	e7fe      	b.n	80049c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80049c6:	4b39      	ldr	r3, [pc, #228]	; (8004aac <xPortStartScheduler+0x12c>)
 80049c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	22ff      	movs	r2, #255	; 0xff
 80049d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80049e0:	78fb      	ldrb	r3, [r7, #3]
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	4b31      	ldr	r3, [pc, #196]	; (8004ab0 <xPortStartScheduler+0x130>)
 80049ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80049ee:	4b31      	ldr	r3, [pc, #196]	; (8004ab4 <xPortStartScheduler+0x134>)
 80049f0:	2207      	movs	r2, #7
 80049f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80049f4:	e009      	b.n	8004a0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80049f6:	4b2f      	ldr	r3, [pc, #188]	; (8004ab4 <xPortStartScheduler+0x134>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	4a2d      	ldr	r2, [pc, #180]	; (8004ab4 <xPortStartScheduler+0x134>)
 80049fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	005b      	lsls	r3, r3, #1
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a0a:	78fb      	ldrb	r3, [r7, #3]
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a12:	2b80      	cmp	r3, #128	; 0x80
 8004a14:	d0ef      	beq.n	80049f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a16:	4b27      	ldr	r3, [pc, #156]	; (8004ab4 <xPortStartScheduler+0x134>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f1c3 0307 	rsb	r3, r3, #7
 8004a1e:	2b04      	cmp	r3, #4
 8004a20:	d00a      	beq.n	8004a38 <xPortStartScheduler+0xb8>
	__asm volatile
 8004a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a26:	f383 8811 	msr	BASEPRI, r3
 8004a2a:	f3bf 8f6f 	isb	sy
 8004a2e:	f3bf 8f4f 	dsb	sy
 8004a32:	60bb      	str	r3, [r7, #8]
}
 8004a34:	bf00      	nop
 8004a36:	e7fe      	b.n	8004a36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a38:	4b1e      	ldr	r3, [pc, #120]	; (8004ab4 <xPortStartScheduler+0x134>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	021b      	lsls	r3, r3, #8
 8004a3e:	4a1d      	ldr	r2, [pc, #116]	; (8004ab4 <xPortStartScheduler+0x134>)
 8004a40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a42:	4b1c      	ldr	r3, [pc, #112]	; (8004ab4 <xPortStartScheduler+0x134>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a4a:	4a1a      	ldr	r2, [pc, #104]	; (8004ab4 <xPortStartScheduler+0x134>)
 8004a4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a56:	4b18      	ldr	r3, [pc, #96]	; (8004ab8 <xPortStartScheduler+0x138>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a17      	ldr	r2, [pc, #92]	; (8004ab8 <xPortStartScheduler+0x138>)
 8004a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004a62:	4b15      	ldr	r3, [pc, #84]	; (8004ab8 <xPortStartScheduler+0x138>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a14      	ldr	r2, [pc, #80]	; (8004ab8 <xPortStartScheduler+0x138>)
 8004a68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004a6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004a6e:	f000 f8dd 	bl	8004c2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004a72:	4b12      	ldr	r3, [pc, #72]	; (8004abc <xPortStartScheduler+0x13c>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004a78:	f000 f8fc 	bl	8004c74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004a7c:	4b10      	ldr	r3, [pc, #64]	; (8004ac0 <xPortStartScheduler+0x140>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a0f      	ldr	r2, [pc, #60]	; (8004ac0 <xPortStartScheduler+0x140>)
 8004a82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004a86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004a88:	f7ff ff66 	bl	8004958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004a8c:	f7ff fd54 	bl	8004538 <vTaskSwitchContext>
	prvTaskExitError();
 8004a90:	f7ff ff1e 	bl	80048d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3718      	adds	r7, #24
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	e000ed00 	.word	0xe000ed00
 8004aa4:	410fc271 	.word	0x410fc271
 8004aa8:	410fc270 	.word	0x410fc270
 8004aac:	e000e400 	.word	0xe000e400
 8004ab0:	20001140 	.word	0x20001140
 8004ab4:	20001144 	.word	0x20001144
 8004ab8:	e000ed20 	.word	0xe000ed20
 8004abc:	2000000c 	.word	0x2000000c
 8004ac0:	e000ef34 	.word	0xe000ef34

08004ac4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
	__asm volatile
 8004aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ace:	f383 8811 	msr	BASEPRI, r3
 8004ad2:	f3bf 8f6f 	isb	sy
 8004ad6:	f3bf 8f4f 	dsb	sy
 8004ada:	607b      	str	r3, [r7, #4]
}
 8004adc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004ade:	4b0f      	ldr	r3, [pc, #60]	; (8004b1c <vPortEnterCritical+0x58>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	4a0d      	ldr	r2, [pc, #52]	; (8004b1c <vPortEnterCritical+0x58>)
 8004ae6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	; (8004b1c <vPortEnterCritical+0x58>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d10f      	bne.n	8004b10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004af0:	4b0b      	ldr	r3, [pc, #44]	; (8004b20 <vPortEnterCritical+0x5c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00a      	beq.n	8004b10 <vPortEnterCritical+0x4c>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	603b      	str	r3, [r7, #0]
}
 8004b0c:	bf00      	nop
 8004b0e:	e7fe      	b.n	8004b0e <vPortEnterCritical+0x4a>
	}
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	2000000c 	.word	0x2000000c
 8004b20:	e000ed04 	.word	0xe000ed04

08004b24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b2a:	4b12      	ldr	r3, [pc, #72]	; (8004b74 <vPortExitCritical+0x50>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10a      	bne.n	8004b48 <vPortExitCritical+0x24>
	__asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	607b      	str	r3, [r7, #4]
}
 8004b44:	bf00      	nop
 8004b46:	e7fe      	b.n	8004b46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004b48:	4b0a      	ldr	r3, [pc, #40]	; (8004b74 <vPortExitCritical+0x50>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	4a09      	ldr	r2, [pc, #36]	; (8004b74 <vPortExitCritical+0x50>)
 8004b50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b52:	4b08      	ldr	r3, [pc, #32]	; (8004b74 <vPortExitCritical+0x50>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d105      	bne.n	8004b66 <vPortExitCritical+0x42>
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004b64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	2000000c 	.word	0x2000000c
	...

08004b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004b80:	f3ef 8009 	mrs	r0, PSP
 8004b84:	f3bf 8f6f 	isb	sy
 8004b88:	4b15      	ldr	r3, [pc, #84]	; (8004be0 <pxCurrentTCBConst>)
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	f01e 0f10 	tst.w	lr, #16
 8004b90:	bf08      	it	eq
 8004b92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004b96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b9a:	6010      	str	r0, [r2, #0]
 8004b9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ba0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004ba4:	f380 8811 	msr	BASEPRI, r0
 8004ba8:	f3bf 8f4f 	dsb	sy
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f7ff fcc2 	bl	8004538 <vTaskSwitchContext>
 8004bb4:	f04f 0000 	mov.w	r0, #0
 8004bb8:	f380 8811 	msr	BASEPRI, r0
 8004bbc:	bc09      	pop	{r0, r3}
 8004bbe:	6819      	ldr	r1, [r3, #0]
 8004bc0:	6808      	ldr	r0, [r1, #0]
 8004bc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc6:	f01e 0f10 	tst.w	lr, #16
 8004bca:	bf08      	it	eq
 8004bcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004bd0:	f380 8809 	msr	PSP, r0
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	f3af 8000 	nop.w

08004be0 <pxCurrentTCBConst>:
 8004be0:	20001014 	.word	0x20001014
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop

08004be8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
	__asm volatile
 8004bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf2:	f383 8811 	msr	BASEPRI, r3
 8004bf6:	f3bf 8f6f 	isb	sy
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	607b      	str	r3, [r7, #4]
}
 8004c00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c02:	f7ff fbe1 	bl	80043c8 <xTaskIncrementTick>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c0c:	4b06      	ldr	r3, [pc, #24]	; (8004c28 <SysTick_Handler+0x40>)
 8004c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	2300      	movs	r3, #0
 8004c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	f383 8811 	msr	BASEPRI, r3
}
 8004c1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c20:	bf00      	nop
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	e000ed04 	.word	0xe000ed04

08004c2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c30:	4b0b      	ldr	r3, [pc, #44]	; (8004c60 <vPortSetupTimerInterrupt+0x34>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c36:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <vPortSetupTimerInterrupt+0x38>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c3c:	4b0a      	ldr	r3, [pc, #40]	; (8004c68 <vPortSetupTimerInterrupt+0x3c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a0a      	ldr	r2, [pc, #40]	; (8004c6c <vPortSetupTimerInterrupt+0x40>)
 8004c42:	fba2 2303 	umull	r2, r3, r2, r3
 8004c46:	099b      	lsrs	r3, r3, #6
 8004c48:	4a09      	ldr	r2, [pc, #36]	; (8004c70 <vPortSetupTimerInterrupt+0x44>)
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c4e:	4b04      	ldr	r3, [pc, #16]	; (8004c60 <vPortSetupTimerInterrupt+0x34>)
 8004c50:	2207      	movs	r2, #7
 8004c52:	601a      	str	r2, [r3, #0]
}
 8004c54:	bf00      	nop
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	e000e010 	.word	0xe000e010
 8004c64:	e000e018 	.word	0xe000e018
 8004c68:	20000000 	.word	0x20000000
 8004c6c:	10624dd3 	.word	0x10624dd3
 8004c70:	e000e014 	.word	0xe000e014

08004c74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004c74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004c84 <vPortEnableVFP+0x10>
 8004c78:	6801      	ldr	r1, [r0, #0]
 8004c7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004c7e:	6001      	str	r1, [r0, #0]
 8004c80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004c82:	bf00      	nop
 8004c84:	e000ed88 	.word	0xe000ed88

08004c88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b08a      	sub	sp, #40	; 0x28
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004c90:	2300      	movs	r3, #0
 8004c92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004c94:	f7ff faee 	bl	8004274 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004c98:	4b5b      	ldr	r3, [pc, #364]	; (8004e08 <pvPortMalloc+0x180>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d101      	bne.n	8004ca4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004ca0:	f000 f920 	bl	8004ee4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004ca4:	4b59      	ldr	r3, [pc, #356]	; (8004e0c <pvPortMalloc+0x184>)
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4013      	ands	r3, r2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f040 8093 	bne.w	8004dd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d01d      	beq.n	8004cf4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004cb8:	2208      	movs	r2, #8
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f003 0307 	and.w	r3, r3, #7
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d014      	beq.n	8004cf4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f023 0307 	bic.w	r3, r3, #7
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00a      	beq.n	8004cf4 <pvPortMalloc+0x6c>
	__asm volatile
 8004cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce2:	f383 8811 	msr	BASEPRI, r3
 8004ce6:	f3bf 8f6f 	isb	sy
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	617b      	str	r3, [r7, #20]
}
 8004cf0:	bf00      	nop
 8004cf2:	e7fe      	b.n	8004cf2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d06e      	beq.n	8004dd8 <pvPortMalloc+0x150>
 8004cfa:	4b45      	ldr	r3, [pc, #276]	; (8004e10 <pvPortMalloc+0x188>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d869      	bhi.n	8004dd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004d04:	4b43      	ldr	r3, [pc, #268]	; (8004e14 <pvPortMalloc+0x18c>)
 8004d06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004d08:	4b42      	ldr	r3, [pc, #264]	; (8004e14 <pvPortMalloc+0x18c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d0e:	e004      	b.n	8004d1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d903      	bls.n	8004d2c <pvPortMalloc+0xa4>
 8004d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f1      	bne.n	8004d10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004d2c:	4b36      	ldr	r3, [pc, #216]	; (8004e08 <pvPortMalloc+0x180>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d050      	beq.n	8004dd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2208      	movs	r2, #8
 8004d3c:	4413      	add	r3, r2
 8004d3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	1ad2      	subs	r2, r2, r3
 8004d50:	2308      	movs	r3, #8
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d91f      	bls.n	8004d98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	f003 0307 	and.w	r3, r3, #7
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00a      	beq.n	8004d80 <pvPortMalloc+0xf8>
	__asm volatile
 8004d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d6e:	f383 8811 	msr	BASEPRI, r3
 8004d72:	f3bf 8f6f 	isb	sy
 8004d76:	f3bf 8f4f 	dsb	sy
 8004d7a:	613b      	str	r3, [r7, #16]
}
 8004d7c:	bf00      	nop
 8004d7e:	e7fe      	b.n	8004d7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	1ad2      	subs	r2, r2, r3
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004d92:	69b8      	ldr	r0, [r7, #24]
 8004d94:	f000 f908 	bl	8004fa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004d98:	4b1d      	ldr	r3, [pc, #116]	; (8004e10 <pvPortMalloc+0x188>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	4a1b      	ldr	r2, [pc, #108]	; (8004e10 <pvPortMalloc+0x188>)
 8004da4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004da6:	4b1a      	ldr	r3, [pc, #104]	; (8004e10 <pvPortMalloc+0x188>)
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	4b1b      	ldr	r3, [pc, #108]	; (8004e18 <pvPortMalloc+0x190>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d203      	bcs.n	8004dba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004db2:	4b17      	ldr	r3, [pc, #92]	; (8004e10 <pvPortMalloc+0x188>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a18      	ldr	r2, [pc, #96]	; (8004e18 <pvPortMalloc+0x190>)
 8004db8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	4b13      	ldr	r3, [pc, #76]	; (8004e0c <pvPortMalloc+0x184>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	2200      	movs	r2, #0
 8004dcc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004dce:	4b13      	ldr	r3, [pc, #76]	; (8004e1c <pvPortMalloc+0x194>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	4a11      	ldr	r2, [pc, #68]	; (8004e1c <pvPortMalloc+0x194>)
 8004dd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004dd8:	f7ff fa5a 	bl	8004290 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	f003 0307 	and.w	r3, r3, #7
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <pvPortMalloc+0x174>
	__asm volatile
 8004de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dea:	f383 8811 	msr	BASEPRI, r3
 8004dee:	f3bf 8f6f 	isb	sy
 8004df2:	f3bf 8f4f 	dsb	sy
 8004df6:	60fb      	str	r3, [r7, #12]
}
 8004df8:	bf00      	nop
 8004dfa:	e7fe      	b.n	8004dfa <pvPortMalloc+0x172>
	return pvReturn;
 8004dfc:	69fb      	ldr	r3, [r7, #28]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3728      	adds	r7, #40	; 0x28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	20004d50 	.word	0x20004d50
 8004e0c:	20004d64 	.word	0x20004d64
 8004e10:	20004d54 	.word	0x20004d54
 8004e14:	20004d48 	.word	0x20004d48
 8004e18:	20004d58 	.word	0x20004d58
 8004e1c:	20004d5c 	.word	0x20004d5c

08004e20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d04d      	beq.n	8004ece <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004e32:	2308      	movs	r3, #8
 8004e34:	425b      	negs	r3, r3
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	4413      	add	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	4b24      	ldr	r3, [pc, #144]	; (8004ed8 <vPortFree+0xb8>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4013      	ands	r3, r2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10a      	bne.n	8004e64 <vPortFree+0x44>
	__asm volatile
 8004e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e52:	f383 8811 	msr	BASEPRI, r3
 8004e56:	f3bf 8f6f 	isb	sy
 8004e5a:	f3bf 8f4f 	dsb	sy
 8004e5e:	60fb      	str	r3, [r7, #12]
}
 8004e60:	bf00      	nop
 8004e62:	e7fe      	b.n	8004e62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00a      	beq.n	8004e82 <vPortFree+0x62>
	__asm volatile
 8004e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e70:	f383 8811 	msr	BASEPRI, r3
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	f3bf 8f4f 	dsb	sy
 8004e7c:	60bb      	str	r3, [r7, #8]
}
 8004e7e:	bf00      	nop
 8004e80:	e7fe      	b.n	8004e80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	4b14      	ldr	r3, [pc, #80]	; (8004ed8 <vPortFree+0xb8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d01e      	beq.n	8004ece <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d11a      	bne.n	8004ece <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	4b0e      	ldr	r3, [pc, #56]	; (8004ed8 <vPortFree+0xb8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	43db      	mvns	r3, r3
 8004ea2:	401a      	ands	r2, r3
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004ea8:	f7ff f9e4 	bl	8004274 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	685a      	ldr	r2, [r3, #4]
 8004eb0:	4b0a      	ldr	r3, [pc, #40]	; (8004edc <vPortFree+0xbc>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	4a09      	ldr	r2, [pc, #36]	; (8004edc <vPortFree+0xbc>)
 8004eb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004eba:	6938      	ldr	r0, [r7, #16]
 8004ebc:	f000 f874 	bl	8004fa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004ec0:	4b07      	ldr	r3, [pc, #28]	; (8004ee0 <vPortFree+0xc0>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	4a06      	ldr	r2, [pc, #24]	; (8004ee0 <vPortFree+0xc0>)
 8004ec8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004eca:	f7ff f9e1 	bl	8004290 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004ece:	bf00      	nop
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	20004d64 	.word	0x20004d64
 8004edc:	20004d54 	.word	0x20004d54
 8004ee0:	20004d60 	.word	0x20004d60

08004ee4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b085      	sub	sp, #20
 8004ee8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004eea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004eee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004ef0:	4b27      	ldr	r3, [pc, #156]	; (8004f90 <prvHeapInit+0xac>)
 8004ef2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00c      	beq.n	8004f18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	3307      	adds	r3, #7
 8004f02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0307 	bic.w	r3, r3, #7
 8004f0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	4a1f      	ldr	r2, [pc, #124]	; (8004f90 <prvHeapInit+0xac>)
 8004f14:	4413      	add	r3, r2
 8004f16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004f1c:	4a1d      	ldr	r2, [pc, #116]	; (8004f94 <prvHeapInit+0xb0>)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004f22:	4b1c      	ldr	r3, [pc, #112]	; (8004f94 <prvHeapInit+0xb0>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004f30:	2208      	movs	r2, #8
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	1a9b      	subs	r3, r3, r2
 8004f36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f023 0307 	bic.w	r3, r3, #7
 8004f3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4a15      	ldr	r2, [pc, #84]	; (8004f98 <prvHeapInit+0xb4>)
 8004f44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004f46:	4b14      	ldr	r3, [pc, #80]	; (8004f98 <prvHeapInit+0xb4>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004f4e:	4b12      	ldr	r3, [pc, #72]	; (8004f98 <prvHeapInit+0xb4>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2200      	movs	r2, #0
 8004f54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	1ad2      	subs	r2, r2, r3
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004f64:	4b0c      	ldr	r3, [pc, #48]	; (8004f98 <prvHeapInit+0xb4>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	4a0a      	ldr	r2, [pc, #40]	; (8004f9c <prvHeapInit+0xb8>)
 8004f72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	4a09      	ldr	r2, [pc, #36]	; (8004fa0 <prvHeapInit+0xbc>)
 8004f7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004f7c:	4b09      	ldr	r3, [pc, #36]	; (8004fa4 <prvHeapInit+0xc0>)
 8004f7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004f82:	601a      	str	r2, [r3, #0]
}
 8004f84:	bf00      	nop
 8004f86:	3714      	adds	r7, #20
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	20001148 	.word	0x20001148
 8004f94:	20004d48 	.word	0x20004d48
 8004f98:	20004d50 	.word	0x20004d50
 8004f9c:	20004d58 	.word	0x20004d58
 8004fa0:	20004d54 	.word	0x20004d54
 8004fa4:	20004d64 	.word	0x20004d64

08004fa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004fb0:	4b28      	ldr	r3, [pc, #160]	; (8005054 <prvInsertBlockIntoFreeList+0xac>)
 8004fb2:	60fb      	str	r3, [r7, #12]
 8004fb4:	e002      	b.n	8004fbc <prvInsertBlockIntoFreeList+0x14>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d8f7      	bhi.n	8004fb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d108      	bne.n	8004fea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	441a      	add	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	441a      	add	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d118      	bne.n	8005030 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	4b15      	ldr	r3, [pc, #84]	; (8005058 <prvInsertBlockIntoFreeList+0xb0>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	429a      	cmp	r2, r3
 8005008:	d00d      	beq.n	8005026 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	441a      	add	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	e008      	b.n	8005038 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005026:	4b0c      	ldr	r3, [pc, #48]	; (8005058 <prvInsertBlockIntoFreeList+0xb0>)
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	e003      	b.n	8005038 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	429a      	cmp	r2, r3
 800503e:	d002      	beq.n	8005046 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005046:	bf00      	nop
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	20004d48 	.word	0x20004d48
 8005058:	20004d50 	.word	0x20004d50

0800505c <atoi>:
 800505c:	220a      	movs	r2, #10
 800505e:	2100      	movs	r1, #0
 8005060:	f000 b938 	b.w	80052d4 <strtol>

08005064 <malloc>:
 8005064:	4b02      	ldr	r3, [pc, #8]	; (8005070 <malloc+0xc>)
 8005066:	4601      	mov	r1, r0
 8005068:	6818      	ldr	r0, [r3, #0]
 800506a:	f000 b823 	b.w	80050b4 <_malloc_r>
 800506e:	bf00      	nop
 8005070:	20000068 	.word	0x20000068

08005074 <sbrk_aligned>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	4e0e      	ldr	r6, [pc, #56]	; (80050b0 <sbrk_aligned+0x3c>)
 8005078:	460c      	mov	r4, r1
 800507a:	6831      	ldr	r1, [r6, #0]
 800507c:	4605      	mov	r5, r0
 800507e:	b911      	cbnz	r1, 8005086 <sbrk_aligned+0x12>
 8005080:	f000 fc24 	bl	80058cc <_sbrk_r>
 8005084:	6030      	str	r0, [r6, #0]
 8005086:	4621      	mov	r1, r4
 8005088:	4628      	mov	r0, r5
 800508a:	f000 fc1f 	bl	80058cc <_sbrk_r>
 800508e:	1c43      	adds	r3, r0, #1
 8005090:	d00a      	beq.n	80050a8 <sbrk_aligned+0x34>
 8005092:	1cc4      	adds	r4, r0, #3
 8005094:	f024 0403 	bic.w	r4, r4, #3
 8005098:	42a0      	cmp	r0, r4
 800509a:	d007      	beq.n	80050ac <sbrk_aligned+0x38>
 800509c:	1a21      	subs	r1, r4, r0
 800509e:	4628      	mov	r0, r5
 80050a0:	f000 fc14 	bl	80058cc <_sbrk_r>
 80050a4:	3001      	adds	r0, #1
 80050a6:	d101      	bne.n	80050ac <sbrk_aligned+0x38>
 80050a8:	f04f 34ff 	mov.w	r4, #4294967295
 80050ac:	4620      	mov	r0, r4
 80050ae:	bd70      	pop	{r4, r5, r6, pc}
 80050b0:	20004d6c 	.word	0x20004d6c

080050b4 <_malloc_r>:
 80050b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050b8:	1ccd      	adds	r5, r1, #3
 80050ba:	f025 0503 	bic.w	r5, r5, #3
 80050be:	3508      	adds	r5, #8
 80050c0:	2d0c      	cmp	r5, #12
 80050c2:	bf38      	it	cc
 80050c4:	250c      	movcc	r5, #12
 80050c6:	2d00      	cmp	r5, #0
 80050c8:	4607      	mov	r7, r0
 80050ca:	db01      	blt.n	80050d0 <_malloc_r+0x1c>
 80050cc:	42a9      	cmp	r1, r5
 80050ce:	d905      	bls.n	80050dc <_malloc_r+0x28>
 80050d0:	230c      	movs	r3, #12
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	2600      	movs	r6, #0
 80050d6:	4630      	mov	r0, r6
 80050d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050dc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80051b0 <_malloc_r+0xfc>
 80050e0:	f000 f868 	bl	80051b4 <__malloc_lock>
 80050e4:	f8d8 3000 	ldr.w	r3, [r8]
 80050e8:	461c      	mov	r4, r3
 80050ea:	bb5c      	cbnz	r4, 8005144 <_malloc_r+0x90>
 80050ec:	4629      	mov	r1, r5
 80050ee:	4638      	mov	r0, r7
 80050f0:	f7ff ffc0 	bl	8005074 <sbrk_aligned>
 80050f4:	1c43      	adds	r3, r0, #1
 80050f6:	4604      	mov	r4, r0
 80050f8:	d155      	bne.n	80051a6 <_malloc_r+0xf2>
 80050fa:	f8d8 4000 	ldr.w	r4, [r8]
 80050fe:	4626      	mov	r6, r4
 8005100:	2e00      	cmp	r6, #0
 8005102:	d145      	bne.n	8005190 <_malloc_r+0xdc>
 8005104:	2c00      	cmp	r4, #0
 8005106:	d048      	beq.n	800519a <_malloc_r+0xe6>
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	4631      	mov	r1, r6
 800510c:	4638      	mov	r0, r7
 800510e:	eb04 0903 	add.w	r9, r4, r3
 8005112:	f000 fbdb 	bl	80058cc <_sbrk_r>
 8005116:	4581      	cmp	r9, r0
 8005118:	d13f      	bne.n	800519a <_malloc_r+0xe6>
 800511a:	6821      	ldr	r1, [r4, #0]
 800511c:	1a6d      	subs	r5, r5, r1
 800511e:	4629      	mov	r1, r5
 8005120:	4638      	mov	r0, r7
 8005122:	f7ff ffa7 	bl	8005074 <sbrk_aligned>
 8005126:	3001      	adds	r0, #1
 8005128:	d037      	beq.n	800519a <_malloc_r+0xe6>
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	442b      	add	r3, r5
 800512e:	6023      	str	r3, [r4, #0]
 8005130:	f8d8 3000 	ldr.w	r3, [r8]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d038      	beq.n	80051aa <_malloc_r+0xf6>
 8005138:	685a      	ldr	r2, [r3, #4]
 800513a:	42a2      	cmp	r2, r4
 800513c:	d12b      	bne.n	8005196 <_malloc_r+0xe2>
 800513e:	2200      	movs	r2, #0
 8005140:	605a      	str	r2, [r3, #4]
 8005142:	e00f      	b.n	8005164 <_malloc_r+0xb0>
 8005144:	6822      	ldr	r2, [r4, #0]
 8005146:	1b52      	subs	r2, r2, r5
 8005148:	d41f      	bmi.n	800518a <_malloc_r+0xd6>
 800514a:	2a0b      	cmp	r2, #11
 800514c:	d917      	bls.n	800517e <_malloc_r+0xca>
 800514e:	1961      	adds	r1, r4, r5
 8005150:	42a3      	cmp	r3, r4
 8005152:	6025      	str	r5, [r4, #0]
 8005154:	bf18      	it	ne
 8005156:	6059      	strne	r1, [r3, #4]
 8005158:	6863      	ldr	r3, [r4, #4]
 800515a:	bf08      	it	eq
 800515c:	f8c8 1000 	streq.w	r1, [r8]
 8005160:	5162      	str	r2, [r4, r5]
 8005162:	604b      	str	r3, [r1, #4]
 8005164:	4638      	mov	r0, r7
 8005166:	f104 060b 	add.w	r6, r4, #11
 800516a:	f000 f829 	bl	80051c0 <__malloc_unlock>
 800516e:	f026 0607 	bic.w	r6, r6, #7
 8005172:	1d23      	adds	r3, r4, #4
 8005174:	1af2      	subs	r2, r6, r3
 8005176:	d0ae      	beq.n	80050d6 <_malloc_r+0x22>
 8005178:	1b9b      	subs	r3, r3, r6
 800517a:	50a3      	str	r3, [r4, r2]
 800517c:	e7ab      	b.n	80050d6 <_malloc_r+0x22>
 800517e:	42a3      	cmp	r3, r4
 8005180:	6862      	ldr	r2, [r4, #4]
 8005182:	d1dd      	bne.n	8005140 <_malloc_r+0x8c>
 8005184:	f8c8 2000 	str.w	r2, [r8]
 8005188:	e7ec      	b.n	8005164 <_malloc_r+0xb0>
 800518a:	4623      	mov	r3, r4
 800518c:	6864      	ldr	r4, [r4, #4]
 800518e:	e7ac      	b.n	80050ea <_malloc_r+0x36>
 8005190:	4634      	mov	r4, r6
 8005192:	6876      	ldr	r6, [r6, #4]
 8005194:	e7b4      	b.n	8005100 <_malloc_r+0x4c>
 8005196:	4613      	mov	r3, r2
 8005198:	e7cc      	b.n	8005134 <_malloc_r+0x80>
 800519a:	230c      	movs	r3, #12
 800519c:	603b      	str	r3, [r7, #0]
 800519e:	4638      	mov	r0, r7
 80051a0:	f000 f80e 	bl	80051c0 <__malloc_unlock>
 80051a4:	e797      	b.n	80050d6 <_malloc_r+0x22>
 80051a6:	6025      	str	r5, [r4, #0]
 80051a8:	e7dc      	b.n	8005164 <_malloc_r+0xb0>
 80051aa:	605b      	str	r3, [r3, #4]
 80051ac:	deff      	udf	#255	; 0xff
 80051ae:	bf00      	nop
 80051b0:	20004d68 	.word	0x20004d68

080051b4 <__malloc_lock>:
 80051b4:	4801      	ldr	r0, [pc, #4]	; (80051bc <__malloc_lock+0x8>)
 80051b6:	f000 bbd6 	b.w	8005966 <__retarget_lock_acquire_recursive>
 80051ba:	bf00      	nop
 80051bc:	20004eb0 	.word	0x20004eb0

080051c0 <__malloc_unlock>:
 80051c0:	4801      	ldr	r0, [pc, #4]	; (80051c8 <__malloc_unlock+0x8>)
 80051c2:	f000 bbd1 	b.w	8005968 <__retarget_lock_release_recursive>
 80051c6:	bf00      	nop
 80051c8:	20004eb0 	.word	0x20004eb0

080051cc <_strtol_l.constprop.0>:
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051d2:	d001      	beq.n	80051d8 <_strtol_l.constprop.0+0xc>
 80051d4:	2b24      	cmp	r3, #36	; 0x24
 80051d6:	d906      	bls.n	80051e6 <_strtol_l.constprop.0+0x1a>
 80051d8:	f000 fb9a 	bl	8005910 <__errno>
 80051dc:	2316      	movs	r3, #22
 80051de:	6003      	str	r3, [r0, #0]
 80051e0:	2000      	movs	r0, #0
 80051e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80052cc <_strtol_l.constprop.0+0x100>
 80051ea:	460d      	mov	r5, r1
 80051ec:	462e      	mov	r6, r5
 80051ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80051f2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80051f6:	f017 0708 	ands.w	r7, r7, #8
 80051fa:	d1f7      	bne.n	80051ec <_strtol_l.constprop.0+0x20>
 80051fc:	2c2d      	cmp	r4, #45	; 0x2d
 80051fe:	d132      	bne.n	8005266 <_strtol_l.constprop.0+0x9a>
 8005200:	782c      	ldrb	r4, [r5, #0]
 8005202:	2701      	movs	r7, #1
 8005204:	1cb5      	adds	r5, r6, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d05b      	beq.n	80052c2 <_strtol_l.constprop.0+0xf6>
 800520a:	2b10      	cmp	r3, #16
 800520c:	d109      	bne.n	8005222 <_strtol_l.constprop.0+0x56>
 800520e:	2c30      	cmp	r4, #48	; 0x30
 8005210:	d107      	bne.n	8005222 <_strtol_l.constprop.0+0x56>
 8005212:	782c      	ldrb	r4, [r5, #0]
 8005214:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005218:	2c58      	cmp	r4, #88	; 0x58
 800521a:	d14d      	bne.n	80052b8 <_strtol_l.constprop.0+0xec>
 800521c:	786c      	ldrb	r4, [r5, #1]
 800521e:	2310      	movs	r3, #16
 8005220:	3502      	adds	r5, #2
 8005222:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005226:	f108 38ff 	add.w	r8, r8, #4294967295
 800522a:	f04f 0e00 	mov.w	lr, #0
 800522e:	fbb8 f9f3 	udiv	r9, r8, r3
 8005232:	4676      	mov	r6, lr
 8005234:	fb03 8a19 	mls	sl, r3, r9, r8
 8005238:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800523c:	f1bc 0f09 	cmp.w	ip, #9
 8005240:	d816      	bhi.n	8005270 <_strtol_l.constprop.0+0xa4>
 8005242:	4664      	mov	r4, ip
 8005244:	42a3      	cmp	r3, r4
 8005246:	dd24      	ble.n	8005292 <_strtol_l.constprop.0+0xc6>
 8005248:	f1be 3fff 	cmp.w	lr, #4294967295
 800524c:	d008      	beq.n	8005260 <_strtol_l.constprop.0+0x94>
 800524e:	45b1      	cmp	r9, r6
 8005250:	d31c      	bcc.n	800528c <_strtol_l.constprop.0+0xc0>
 8005252:	d101      	bne.n	8005258 <_strtol_l.constprop.0+0x8c>
 8005254:	45a2      	cmp	sl, r4
 8005256:	db19      	blt.n	800528c <_strtol_l.constprop.0+0xc0>
 8005258:	fb06 4603 	mla	r6, r6, r3, r4
 800525c:	f04f 0e01 	mov.w	lr, #1
 8005260:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005264:	e7e8      	b.n	8005238 <_strtol_l.constprop.0+0x6c>
 8005266:	2c2b      	cmp	r4, #43	; 0x2b
 8005268:	bf04      	itt	eq
 800526a:	782c      	ldrbeq	r4, [r5, #0]
 800526c:	1cb5      	addeq	r5, r6, #2
 800526e:	e7ca      	b.n	8005206 <_strtol_l.constprop.0+0x3a>
 8005270:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005274:	f1bc 0f19 	cmp.w	ip, #25
 8005278:	d801      	bhi.n	800527e <_strtol_l.constprop.0+0xb2>
 800527a:	3c37      	subs	r4, #55	; 0x37
 800527c:	e7e2      	b.n	8005244 <_strtol_l.constprop.0+0x78>
 800527e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005282:	f1bc 0f19 	cmp.w	ip, #25
 8005286:	d804      	bhi.n	8005292 <_strtol_l.constprop.0+0xc6>
 8005288:	3c57      	subs	r4, #87	; 0x57
 800528a:	e7db      	b.n	8005244 <_strtol_l.constprop.0+0x78>
 800528c:	f04f 3eff 	mov.w	lr, #4294967295
 8005290:	e7e6      	b.n	8005260 <_strtol_l.constprop.0+0x94>
 8005292:	f1be 3fff 	cmp.w	lr, #4294967295
 8005296:	d105      	bne.n	80052a4 <_strtol_l.constprop.0+0xd8>
 8005298:	2322      	movs	r3, #34	; 0x22
 800529a:	6003      	str	r3, [r0, #0]
 800529c:	4646      	mov	r6, r8
 800529e:	b942      	cbnz	r2, 80052b2 <_strtol_l.constprop.0+0xe6>
 80052a0:	4630      	mov	r0, r6
 80052a2:	e79e      	b.n	80051e2 <_strtol_l.constprop.0+0x16>
 80052a4:	b107      	cbz	r7, 80052a8 <_strtol_l.constprop.0+0xdc>
 80052a6:	4276      	negs	r6, r6
 80052a8:	2a00      	cmp	r2, #0
 80052aa:	d0f9      	beq.n	80052a0 <_strtol_l.constprop.0+0xd4>
 80052ac:	f1be 0f00 	cmp.w	lr, #0
 80052b0:	d000      	beq.n	80052b4 <_strtol_l.constprop.0+0xe8>
 80052b2:	1e69      	subs	r1, r5, #1
 80052b4:	6011      	str	r1, [r2, #0]
 80052b6:	e7f3      	b.n	80052a0 <_strtol_l.constprop.0+0xd4>
 80052b8:	2430      	movs	r4, #48	; 0x30
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1b1      	bne.n	8005222 <_strtol_l.constprop.0+0x56>
 80052be:	2308      	movs	r3, #8
 80052c0:	e7af      	b.n	8005222 <_strtol_l.constprop.0+0x56>
 80052c2:	2c30      	cmp	r4, #48	; 0x30
 80052c4:	d0a5      	beq.n	8005212 <_strtol_l.constprop.0+0x46>
 80052c6:	230a      	movs	r3, #10
 80052c8:	e7ab      	b.n	8005222 <_strtol_l.constprop.0+0x56>
 80052ca:	bf00      	nop
 80052cc:	080072cd 	.word	0x080072cd

080052d0 <_strtol_r>:
 80052d0:	f7ff bf7c 	b.w	80051cc <_strtol_l.constprop.0>

080052d4 <strtol>:
 80052d4:	4613      	mov	r3, r2
 80052d6:	460a      	mov	r2, r1
 80052d8:	4601      	mov	r1, r0
 80052da:	4802      	ldr	r0, [pc, #8]	; (80052e4 <strtol+0x10>)
 80052dc:	6800      	ldr	r0, [r0, #0]
 80052de:	f7ff bf75 	b.w	80051cc <_strtol_l.constprop.0>
 80052e2:	bf00      	nop
 80052e4:	20000068 	.word	0x20000068

080052e8 <std>:
 80052e8:	2300      	movs	r3, #0
 80052ea:	b510      	push	{r4, lr}
 80052ec:	4604      	mov	r4, r0
 80052ee:	e9c0 3300 	strd	r3, r3, [r0]
 80052f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052f6:	6083      	str	r3, [r0, #8]
 80052f8:	8181      	strh	r1, [r0, #12]
 80052fa:	6643      	str	r3, [r0, #100]	; 0x64
 80052fc:	81c2      	strh	r2, [r0, #14]
 80052fe:	6183      	str	r3, [r0, #24]
 8005300:	4619      	mov	r1, r3
 8005302:	2208      	movs	r2, #8
 8005304:	305c      	adds	r0, #92	; 0x5c
 8005306:	f000 fa13 	bl	8005730 <memset>
 800530a:	4b0d      	ldr	r3, [pc, #52]	; (8005340 <std+0x58>)
 800530c:	6263      	str	r3, [r4, #36]	; 0x24
 800530e:	4b0d      	ldr	r3, [pc, #52]	; (8005344 <std+0x5c>)
 8005310:	62a3      	str	r3, [r4, #40]	; 0x28
 8005312:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <std+0x60>)
 8005314:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005316:	4b0d      	ldr	r3, [pc, #52]	; (800534c <std+0x64>)
 8005318:	6323      	str	r3, [r4, #48]	; 0x30
 800531a:	4b0d      	ldr	r3, [pc, #52]	; (8005350 <std+0x68>)
 800531c:	6224      	str	r4, [r4, #32]
 800531e:	429c      	cmp	r4, r3
 8005320:	d006      	beq.n	8005330 <std+0x48>
 8005322:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005326:	4294      	cmp	r4, r2
 8005328:	d002      	beq.n	8005330 <std+0x48>
 800532a:	33d0      	adds	r3, #208	; 0xd0
 800532c:	429c      	cmp	r4, r3
 800532e:	d105      	bne.n	800533c <std+0x54>
 8005330:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005338:	f000 bb14 	b.w	8005964 <__retarget_lock_init_recursive>
 800533c:	bd10      	pop	{r4, pc}
 800533e:	bf00      	nop
 8005340:	0800557d 	.word	0x0800557d
 8005344:	080055a3 	.word	0x080055a3
 8005348:	080055db 	.word	0x080055db
 800534c:	080055ff 	.word	0x080055ff
 8005350:	20004d70 	.word	0x20004d70

08005354 <stdio_exit_handler>:
 8005354:	4a02      	ldr	r2, [pc, #8]	; (8005360 <stdio_exit_handler+0xc>)
 8005356:	4903      	ldr	r1, [pc, #12]	; (8005364 <stdio_exit_handler+0x10>)
 8005358:	4803      	ldr	r0, [pc, #12]	; (8005368 <stdio_exit_handler+0x14>)
 800535a:	f000 b869 	b.w	8005430 <_fwalk_sglue>
 800535e:	bf00      	nop
 8005360:	20000010 	.word	0x20000010
 8005364:	08006761 	.word	0x08006761
 8005368:	2000001c 	.word	0x2000001c

0800536c <cleanup_stdio>:
 800536c:	6841      	ldr	r1, [r0, #4]
 800536e:	4b0c      	ldr	r3, [pc, #48]	; (80053a0 <cleanup_stdio+0x34>)
 8005370:	4299      	cmp	r1, r3
 8005372:	b510      	push	{r4, lr}
 8005374:	4604      	mov	r4, r0
 8005376:	d001      	beq.n	800537c <cleanup_stdio+0x10>
 8005378:	f001 f9f2 	bl	8006760 <_fflush_r>
 800537c:	68a1      	ldr	r1, [r4, #8]
 800537e:	4b09      	ldr	r3, [pc, #36]	; (80053a4 <cleanup_stdio+0x38>)
 8005380:	4299      	cmp	r1, r3
 8005382:	d002      	beq.n	800538a <cleanup_stdio+0x1e>
 8005384:	4620      	mov	r0, r4
 8005386:	f001 f9eb 	bl	8006760 <_fflush_r>
 800538a:	68e1      	ldr	r1, [r4, #12]
 800538c:	4b06      	ldr	r3, [pc, #24]	; (80053a8 <cleanup_stdio+0x3c>)
 800538e:	4299      	cmp	r1, r3
 8005390:	d004      	beq.n	800539c <cleanup_stdio+0x30>
 8005392:	4620      	mov	r0, r4
 8005394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005398:	f001 b9e2 	b.w	8006760 <_fflush_r>
 800539c:	bd10      	pop	{r4, pc}
 800539e:	bf00      	nop
 80053a0:	20004d70 	.word	0x20004d70
 80053a4:	20004dd8 	.word	0x20004dd8
 80053a8:	20004e40 	.word	0x20004e40

080053ac <global_stdio_init.part.0>:
 80053ac:	b510      	push	{r4, lr}
 80053ae:	4b0b      	ldr	r3, [pc, #44]	; (80053dc <global_stdio_init.part.0+0x30>)
 80053b0:	4c0b      	ldr	r4, [pc, #44]	; (80053e0 <global_stdio_init.part.0+0x34>)
 80053b2:	4a0c      	ldr	r2, [pc, #48]	; (80053e4 <global_stdio_init.part.0+0x38>)
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	4620      	mov	r0, r4
 80053b8:	2200      	movs	r2, #0
 80053ba:	2104      	movs	r1, #4
 80053bc:	f7ff ff94 	bl	80052e8 <std>
 80053c0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80053c4:	2201      	movs	r2, #1
 80053c6:	2109      	movs	r1, #9
 80053c8:	f7ff ff8e 	bl	80052e8 <std>
 80053cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80053d0:	2202      	movs	r2, #2
 80053d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d6:	2112      	movs	r1, #18
 80053d8:	f7ff bf86 	b.w	80052e8 <std>
 80053dc:	20004ea8 	.word	0x20004ea8
 80053e0:	20004d70 	.word	0x20004d70
 80053e4:	08005355 	.word	0x08005355

080053e8 <__sfp_lock_acquire>:
 80053e8:	4801      	ldr	r0, [pc, #4]	; (80053f0 <__sfp_lock_acquire+0x8>)
 80053ea:	f000 babc 	b.w	8005966 <__retarget_lock_acquire_recursive>
 80053ee:	bf00      	nop
 80053f0:	20004eb1 	.word	0x20004eb1

080053f4 <__sfp_lock_release>:
 80053f4:	4801      	ldr	r0, [pc, #4]	; (80053fc <__sfp_lock_release+0x8>)
 80053f6:	f000 bab7 	b.w	8005968 <__retarget_lock_release_recursive>
 80053fa:	bf00      	nop
 80053fc:	20004eb1 	.word	0x20004eb1

08005400 <__sinit>:
 8005400:	b510      	push	{r4, lr}
 8005402:	4604      	mov	r4, r0
 8005404:	f7ff fff0 	bl	80053e8 <__sfp_lock_acquire>
 8005408:	6a23      	ldr	r3, [r4, #32]
 800540a:	b11b      	cbz	r3, 8005414 <__sinit+0x14>
 800540c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005410:	f7ff bff0 	b.w	80053f4 <__sfp_lock_release>
 8005414:	4b04      	ldr	r3, [pc, #16]	; (8005428 <__sinit+0x28>)
 8005416:	6223      	str	r3, [r4, #32]
 8005418:	4b04      	ldr	r3, [pc, #16]	; (800542c <__sinit+0x2c>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1f5      	bne.n	800540c <__sinit+0xc>
 8005420:	f7ff ffc4 	bl	80053ac <global_stdio_init.part.0>
 8005424:	e7f2      	b.n	800540c <__sinit+0xc>
 8005426:	bf00      	nop
 8005428:	0800536d 	.word	0x0800536d
 800542c:	20004ea8 	.word	0x20004ea8

08005430 <_fwalk_sglue>:
 8005430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005434:	4607      	mov	r7, r0
 8005436:	4688      	mov	r8, r1
 8005438:	4614      	mov	r4, r2
 800543a:	2600      	movs	r6, #0
 800543c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005440:	f1b9 0901 	subs.w	r9, r9, #1
 8005444:	d505      	bpl.n	8005452 <_fwalk_sglue+0x22>
 8005446:	6824      	ldr	r4, [r4, #0]
 8005448:	2c00      	cmp	r4, #0
 800544a:	d1f7      	bne.n	800543c <_fwalk_sglue+0xc>
 800544c:	4630      	mov	r0, r6
 800544e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005452:	89ab      	ldrh	r3, [r5, #12]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d907      	bls.n	8005468 <_fwalk_sglue+0x38>
 8005458:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800545c:	3301      	adds	r3, #1
 800545e:	d003      	beq.n	8005468 <_fwalk_sglue+0x38>
 8005460:	4629      	mov	r1, r5
 8005462:	4638      	mov	r0, r7
 8005464:	47c0      	blx	r8
 8005466:	4306      	orrs	r6, r0
 8005468:	3568      	adds	r5, #104	; 0x68
 800546a:	e7e9      	b.n	8005440 <_fwalk_sglue+0x10>

0800546c <_puts_r>:
 800546c:	6a03      	ldr	r3, [r0, #32]
 800546e:	b570      	push	{r4, r5, r6, lr}
 8005470:	6884      	ldr	r4, [r0, #8]
 8005472:	4605      	mov	r5, r0
 8005474:	460e      	mov	r6, r1
 8005476:	b90b      	cbnz	r3, 800547c <_puts_r+0x10>
 8005478:	f7ff ffc2 	bl	8005400 <__sinit>
 800547c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800547e:	07db      	lsls	r3, r3, #31
 8005480:	d405      	bmi.n	800548e <_puts_r+0x22>
 8005482:	89a3      	ldrh	r3, [r4, #12]
 8005484:	0598      	lsls	r0, r3, #22
 8005486:	d402      	bmi.n	800548e <_puts_r+0x22>
 8005488:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800548a:	f000 fa6c 	bl	8005966 <__retarget_lock_acquire_recursive>
 800548e:	89a3      	ldrh	r3, [r4, #12]
 8005490:	0719      	lsls	r1, r3, #28
 8005492:	d513      	bpl.n	80054bc <_puts_r+0x50>
 8005494:	6923      	ldr	r3, [r4, #16]
 8005496:	b18b      	cbz	r3, 80054bc <_puts_r+0x50>
 8005498:	3e01      	subs	r6, #1
 800549a:	68a3      	ldr	r3, [r4, #8]
 800549c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80054a0:	3b01      	subs	r3, #1
 80054a2:	60a3      	str	r3, [r4, #8]
 80054a4:	b9e9      	cbnz	r1, 80054e2 <_puts_r+0x76>
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	da2e      	bge.n	8005508 <_puts_r+0x9c>
 80054aa:	4622      	mov	r2, r4
 80054ac:	210a      	movs	r1, #10
 80054ae:	4628      	mov	r0, r5
 80054b0:	f000 f8a9 	bl	8005606 <__swbuf_r>
 80054b4:	3001      	adds	r0, #1
 80054b6:	d007      	beq.n	80054c8 <_puts_r+0x5c>
 80054b8:	250a      	movs	r5, #10
 80054ba:	e007      	b.n	80054cc <_puts_r+0x60>
 80054bc:	4621      	mov	r1, r4
 80054be:	4628      	mov	r0, r5
 80054c0:	f000 f8de 	bl	8005680 <__swsetup_r>
 80054c4:	2800      	cmp	r0, #0
 80054c6:	d0e7      	beq.n	8005498 <_puts_r+0x2c>
 80054c8:	f04f 35ff 	mov.w	r5, #4294967295
 80054cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054ce:	07da      	lsls	r2, r3, #31
 80054d0:	d405      	bmi.n	80054de <_puts_r+0x72>
 80054d2:	89a3      	ldrh	r3, [r4, #12]
 80054d4:	059b      	lsls	r3, r3, #22
 80054d6:	d402      	bmi.n	80054de <_puts_r+0x72>
 80054d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054da:	f000 fa45 	bl	8005968 <__retarget_lock_release_recursive>
 80054de:	4628      	mov	r0, r5
 80054e0:	bd70      	pop	{r4, r5, r6, pc}
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	da04      	bge.n	80054f0 <_puts_r+0x84>
 80054e6:	69a2      	ldr	r2, [r4, #24]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	dc06      	bgt.n	80054fa <_puts_r+0x8e>
 80054ec:	290a      	cmp	r1, #10
 80054ee:	d004      	beq.n	80054fa <_puts_r+0x8e>
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	1c5a      	adds	r2, r3, #1
 80054f4:	6022      	str	r2, [r4, #0]
 80054f6:	7019      	strb	r1, [r3, #0]
 80054f8:	e7cf      	b.n	800549a <_puts_r+0x2e>
 80054fa:	4622      	mov	r2, r4
 80054fc:	4628      	mov	r0, r5
 80054fe:	f000 f882 	bl	8005606 <__swbuf_r>
 8005502:	3001      	adds	r0, #1
 8005504:	d1c9      	bne.n	800549a <_puts_r+0x2e>
 8005506:	e7df      	b.n	80054c8 <_puts_r+0x5c>
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	250a      	movs	r5, #10
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	6022      	str	r2, [r4, #0]
 8005510:	701d      	strb	r5, [r3, #0]
 8005512:	e7db      	b.n	80054cc <_puts_r+0x60>

08005514 <puts>:
 8005514:	4b02      	ldr	r3, [pc, #8]	; (8005520 <puts+0xc>)
 8005516:	4601      	mov	r1, r0
 8005518:	6818      	ldr	r0, [r3, #0]
 800551a:	f7ff bfa7 	b.w	800546c <_puts_r>
 800551e:	bf00      	nop
 8005520:	20000068 	.word	0x20000068

08005524 <siscanf>:
 8005524:	b40e      	push	{r1, r2, r3}
 8005526:	b510      	push	{r4, lr}
 8005528:	b09f      	sub	sp, #124	; 0x7c
 800552a:	ac21      	add	r4, sp, #132	; 0x84
 800552c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005530:	f854 2b04 	ldr.w	r2, [r4], #4
 8005534:	9201      	str	r2, [sp, #4]
 8005536:	f8ad 101c 	strh.w	r1, [sp, #28]
 800553a:	9004      	str	r0, [sp, #16]
 800553c:	9008      	str	r0, [sp, #32]
 800553e:	f7fa fe47 	bl	80001d0 <strlen>
 8005542:	4b0c      	ldr	r3, [pc, #48]	; (8005574 <siscanf+0x50>)
 8005544:	9005      	str	r0, [sp, #20]
 8005546:	9009      	str	r0, [sp, #36]	; 0x24
 8005548:	930d      	str	r3, [sp, #52]	; 0x34
 800554a:	480b      	ldr	r0, [pc, #44]	; (8005578 <siscanf+0x54>)
 800554c:	9a01      	ldr	r2, [sp, #4]
 800554e:	6800      	ldr	r0, [r0, #0]
 8005550:	9403      	str	r4, [sp, #12]
 8005552:	2300      	movs	r3, #0
 8005554:	9311      	str	r3, [sp, #68]	; 0x44
 8005556:	9316      	str	r3, [sp, #88]	; 0x58
 8005558:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800555c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005560:	a904      	add	r1, sp, #16
 8005562:	4623      	mov	r3, r4
 8005564:	f000 fadc 	bl	8005b20 <__ssvfiscanf_r>
 8005568:	b01f      	add	sp, #124	; 0x7c
 800556a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800556e:	b003      	add	sp, #12
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	0800559f 	.word	0x0800559f
 8005578:	20000068 	.word	0x20000068

0800557c <__sread>:
 800557c:	b510      	push	{r4, lr}
 800557e:	460c      	mov	r4, r1
 8005580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005584:	f000 f990 	bl	80058a8 <_read_r>
 8005588:	2800      	cmp	r0, #0
 800558a:	bfab      	itete	ge
 800558c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800558e:	89a3      	ldrhlt	r3, [r4, #12]
 8005590:	181b      	addge	r3, r3, r0
 8005592:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005596:	bfac      	ite	ge
 8005598:	6563      	strge	r3, [r4, #84]	; 0x54
 800559a:	81a3      	strhlt	r3, [r4, #12]
 800559c:	bd10      	pop	{r4, pc}

0800559e <__seofread>:
 800559e:	2000      	movs	r0, #0
 80055a0:	4770      	bx	lr

080055a2 <__swrite>:
 80055a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055a6:	461f      	mov	r7, r3
 80055a8:	898b      	ldrh	r3, [r1, #12]
 80055aa:	05db      	lsls	r3, r3, #23
 80055ac:	4605      	mov	r5, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	4616      	mov	r6, r2
 80055b2:	d505      	bpl.n	80055c0 <__swrite+0x1e>
 80055b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055b8:	2302      	movs	r3, #2
 80055ba:	2200      	movs	r2, #0
 80055bc:	f000 f962 	bl	8005884 <_lseek_r>
 80055c0:	89a3      	ldrh	r3, [r4, #12]
 80055c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055ca:	81a3      	strh	r3, [r4, #12]
 80055cc:	4632      	mov	r2, r6
 80055ce:	463b      	mov	r3, r7
 80055d0:	4628      	mov	r0, r5
 80055d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055d6:	f000 b989 	b.w	80058ec <_write_r>

080055da <__sseek>:
 80055da:	b510      	push	{r4, lr}
 80055dc:	460c      	mov	r4, r1
 80055de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055e2:	f000 f94f 	bl	8005884 <_lseek_r>
 80055e6:	1c43      	adds	r3, r0, #1
 80055e8:	89a3      	ldrh	r3, [r4, #12]
 80055ea:	bf15      	itete	ne
 80055ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80055ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80055f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80055f6:	81a3      	strheq	r3, [r4, #12]
 80055f8:	bf18      	it	ne
 80055fa:	81a3      	strhne	r3, [r4, #12]
 80055fc:	bd10      	pop	{r4, pc}

080055fe <__sclose>:
 80055fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005602:	f000 b92f 	b.w	8005864 <_close_r>

08005606 <__swbuf_r>:
 8005606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005608:	460e      	mov	r6, r1
 800560a:	4614      	mov	r4, r2
 800560c:	4605      	mov	r5, r0
 800560e:	b118      	cbz	r0, 8005618 <__swbuf_r+0x12>
 8005610:	6a03      	ldr	r3, [r0, #32]
 8005612:	b90b      	cbnz	r3, 8005618 <__swbuf_r+0x12>
 8005614:	f7ff fef4 	bl	8005400 <__sinit>
 8005618:	69a3      	ldr	r3, [r4, #24]
 800561a:	60a3      	str	r3, [r4, #8]
 800561c:	89a3      	ldrh	r3, [r4, #12]
 800561e:	071a      	lsls	r2, r3, #28
 8005620:	d525      	bpl.n	800566e <__swbuf_r+0x68>
 8005622:	6923      	ldr	r3, [r4, #16]
 8005624:	b31b      	cbz	r3, 800566e <__swbuf_r+0x68>
 8005626:	6823      	ldr	r3, [r4, #0]
 8005628:	6922      	ldr	r2, [r4, #16]
 800562a:	1a98      	subs	r0, r3, r2
 800562c:	6963      	ldr	r3, [r4, #20]
 800562e:	b2f6      	uxtb	r6, r6
 8005630:	4283      	cmp	r3, r0
 8005632:	4637      	mov	r7, r6
 8005634:	dc04      	bgt.n	8005640 <__swbuf_r+0x3a>
 8005636:	4621      	mov	r1, r4
 8005638:	4628      	mov	r0, r5
 800563a:	f001 f891 	bl	8006760 <_fflush_r>
 800563e:	b9e0      	cbnz	r0, 800567a <__swbuf_r+0x74>
 8005640:	68a3      	ldr	r3, [r4, #8]
 8005642:	3b01      	subs	r3, #1
 8005644:	60a3      	str	r3, [r4, #8]
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	6022      	str	r2, [r4, #0]
 800564c:	701e      	strb	r6, [r3, #0]
 800564e:	6962      	ldr	r2, [r4, #20]
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	429a      	cmp	r2, r3
 8005654:	d004      	beq.n	8005660 <__swbuf_r+0x5a>
 8005656:	89a3      	ldrh	r3, [r4, #12]
 8005658:	07db      	lsls	r3, r3, #31
 800565a:	d506      	bpl.n	800566a <__swbuf_r+0x64>
 800565c:	2e0a      	cmp	r6, #10
 800565e:	d104      	bne.n	800566a <__swbuf_r+0x64>
 8005660:	4621      	mov	r1, r4
 8005662:	4628      	mov	r0, r5
 8005664:	f001 f87c 	bl	8006760 <_fflush_r>
 8005668:	b938      	cbnz	r0, 800567a <__swbuf_r+0x74>
 800566a:	4638      	mov	r0, r7
 800566c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800566e:	4621      	mov	r1, r4
 8005670:	4628      	mov	r0, r5
 8005672:	f000 f805 	bl	8005680 <__swsetup_r>
 8005676:	2800      	cmp	r0, #0
 8005678:	d0d5      	beq.n	8005626 <__swbuf_r+0x20>
 800567a:	f04f 37ff 	mov.w	r7, #4294967295
 800567e:	e7f4      	b.n	800566a <__swbuf_r+0x64>

08005680 <__swsetup_r>:
 8005680:	b538      	push	{r3, r4, r5, lr}
 8005682:	4b2a      	ldr	r3, [pc, #168]	; (800572c <__swsetup_r+0xac>)
 8005684:	4605      	mov	r5, r0
 8005686:	6818      	ldr	r0, [r3, #0]
 8005688:	460c      	mov	r4, r1
 800568a:	b118      	cbz	r0, 8005694 <__swsetup_r+0x14>
 800568c:	6a03      	ldr	r3, [r0, #32]
 800568e:	b90b      	cbnz	r3, 8005694 <__swsetup_r+0x14>
 8005690:	f7ff feb6 	bl	8005400 <__sinit>
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800569a:	0718      	lsls	r0, r3, #28
 800569c:	d422      	bmi.n	80056e4 <__swsetup_r+0x64>
 800569e:	06d9      	lsls	r1, r3, #27
 80056a0:	d407      	bmi.n	80056b2 <__swsetup_r+0x32>
 80056a2:	2309      	movs	r3, #9
 80056a4:	602b      	str	r3, [r5, #0]
 80056a6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80056aa:	81a3      	strh	r3, [r4, #12]
 80056ac:	f04f 30ff 	mov.w	r0, #4294967295
 80056b0:	e034      	b.n	800571c <__swsetup_r+0x9c>
 80056b2:	0758      	lsls	r0, r3, #29
 80056b4:	d512      	bpl.n	80056dc <__swsetup_r+0x5c>
 80056b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056b8:	b141      	cbz	r1, 80056cc <__swsetup_r+0x4c>
 80056ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056be:	4299      	cmp	r1, r3
 80056c0:	d002      	beq.n	80056c8 <__swsetup_r+0x48>
 80056c2:	4628      	mov	r0, r5
 80056c4:	f000 f986 	bl	80059d4 <_free_r>
 80056c8:	2300      	movs	r3, #0
 80056ca:	6363      	str	r3, [r4, #52]	; 0x34
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80056d2:	81a3      	strh	r3, [r4, #12]
 80056d4:	2300      	movs	r3, #0
 80056d6:	6063      	str	r3, [r4, #4]
 80056d8:	6923      	ldr	r3, [r4, #16]
 80056da:	6023      	str	r3, [r4, #0]
 80056dc:	89a3      	ldrh	r3, [r4, #12]
 80056de:	f043 0308 	orr.w	r3, r3, #8
 80056e2:	81a3      	strh	r3, [r4, #12]
 80056e4:	6923      	ldr	r3, [r4, #16]
 80056e6:	b94b      	cbnz	r3, 80056fc <__swsetup_r+0x7c>
 80056e8:	89a3      	ldrh	r3, [r4, #12]
 80056ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80056ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056f2:	d003      	beq.n	80056fc <__swsetup_r+0x7c>
 80056f4:	4621      	mov	r1, r4
 80056f6:	4628      	mov	r0, r5
 80056f8:	f001 f892 	bl	8006820 <__smakebuf_r>
 80056fc:	89a0      	ldrh	r0, [r4, #12]
 80056fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005702:	f010 0301 	ands.w	r3, r0, #1
 8005706:	d00a      	beq.n	800571e <__swsetup_r+0x9e>
 8005708:	2300      	movs	r3, #0
 800570a:	60a3      	str	r3, [r4, #8]
 800570c:	6963      	ldr	r3, [r4, #20]
 800570e:	425b      	negs	r3, r3
 8005710:	61a3      	str	r3, [r4, #24]
 8005712:	6923      	ldr	r3, [r4, #16]
 8005714:	b943      	cbnz	r3, 8005728 <__swsetup_r+0xa8>
 8005716:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800571a:	d1c4      	bne.n	80056a6 <__swsetup_r+0x26>
 800571c:	bd38      	pop	{r3, r4, r5, pc}
 800571e:	0781      	lsls	r1, r0, #30
 8005720:	bf58      	it	pl
 8005722:	6963      	ldrpl	r3, [r4, #20]
 8005724:	60a3      	str	r3, [r4, #8]
 8005726:	e7f4      	b.n	8005712 <__swsetup_r+0x92>
 8005728:	2000      	movs	r0, #0
 800572a:	e7f7      	b.n	800571c <__swsetup_r+0x9c>
 800572c:	20000068 	.word	0x20000068

08005730 <memset>:
 8005730:	4402      	add	r2, r0
 8005732:	4603      	mov	r3, r0
 8005734:	4293      	cmp	r3, r2
 8005736:	d100      	bne.n	800573a <memset+0xa>
 8005738:	4770      	bx	lr
 800573a:	f803 1b01 	strb.w	r1, [r3], #1
 800573e:	e7f9      	b.n	8005734 <memset+0x4>

08005740 <strchr>:
 8005740:	b2c9      	uxtb	r1, r1
 8005742:	4603      	mov	r3, r0
 8005744:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005748:	b11a      	cbz	r2, 8005752 <strchr+0x12>
 800574a:	428a      	cmp	r2, r1
 800574c:	d1f9      	bne.n	8005742 <strchr+0x2>
 800574e:	4618      	mov	r0, r3
 8005750:	4770      	bx	lr
 8005752:	2900      	cmp	r1, #0
 8005754:	bf18      	it	ne
 8005756:	2300      	movne	r3, #0
 8005758:	e7f9      	b.n	800574e <strchr+0xe>

0800575a <strncpy>:
 800575a:	b510      	push	{r4, lr}
 800575c:	3901      	subs	r1, #1
 800575e:	4603      	mov	r3, r0
 8005760:	b132      	cbz	r2, 8005770 <strncpy+0x16>
 8005762:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005766:	f803 4b01 	strb.w	r4, [r3], #1
 800576a:	3a01      	subs	r2, #1
 800576c:	2c00      	cmp	r4, #0
 800576e:	d1f7      	bne.n	8005760 <strncpy+0x6>
 8005770:	441a      	add	r2, r3
 8005772:	2100      	movs	r1, #0
 8005774:	4293      	cmp	r3, r2
 8005776:	d100      	bne.n	800577a <strncpy+0x20>
 8005778:	bd10      	pop	{r4, pc}
 800577a:	f803 1b01 	strb.w	r1, [r3], #1
 800577e:	e7f9      	b.n	8005774 <strncpy+0x1a>

08005780 <strtok>:
 8005780:	4b16      	ldr	r3, [pc, #88]	; (80057dc <strtok+0x5c>)
 8005782:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005784:	681e      	ldr	r6, [r3, #0]
 8005786:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8005788:	4605      	mov	r5, r0
 800578a:	b9fc      	cbnz	r4, 80057cc <strtok+0x4c>
 800578c:	2050      	movs	r0, #80	; 0x50
 800578e:	9101      	str	r1, [sp, #4]
 8005790:	f7ff fc68 	bl	8005064 <malloc>
 8005794:	9901      	ldr	r1, [sp, #4]
 8005796:	6470      	str	r0, [r6, #68]	; 0x44
 8005798:	4602      	mov	r2, r0
 800579a:	b920      	cbnz	r0, 80057a6 <strtok+0x26>
 800579c:	4b10      	ldr	r3, [pc, #64]	; (80057e0 <strtok+0x60>)
 800579e:	4811      	ldr	r0, [pc, #68]	; (80057e4 <strtok+0x64>)
 80057a0:	215b      	movs	r1, #91	; 0x5b
 80057a2:	f000 f8f9 	bl	8005998 <__assert_func>
 80057a6:	e9c0 4400 	strd	r4, r4, [r0]
 80057aa:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80057ae:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80057b2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80057b6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80057ba:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80057be:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80057c2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80057c6:	6184      	str	r4, [r0, #24]
 80057c8:	7704      	strb	r4, [r0, #28]
 80057ca:	6244      	str	r4, [r0, #36]	; 0x24
 80057cc:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80057ce:	2301      	movs	r3, #1
 80057d0:	4628      	mov	r0, r5
 80057d2:	b002      	add	sp, #8
 80057d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80057d8:	f000 b806 	b.w	80057e8 <__strtok_r>
 80057dc:	20000068 	.word	0x20000068
 80057e0:	080073cd 	.word	0x080073cd
 80057e4:	080073e4 	.word	0x080073e4

080057e8 <__strtok_r>:
 80057e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ea:	b908      	cbnz	r0, 80057f0 <__strtok_r+0x8>
 80057ec:	6810      	ldr	r0, [r2, #0]
 80057ee:	b188      	cbz	r0, 8005814 <__strtok_r+0x2c>
 80057f0:	4604      	mov	r4, r0
 80057f2:	4620      	mov	r0, r4
 80057f4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80057f8:	460f      	mov	r7, r1
 80057fa:	f817 6b01 	ldrb.w	r6, [r7], #1
 80057fe:	b91e      	cbnz	r6, 8005808 <__strtok_r+0x20>
 8005800:	b965      	cbnz	r5, 800581c <__strtok_r+0x34>
 8005802:	6015      	str	r5, [r2, #0]
 8005804:	4628      	mov	r0, r5
 8005806:	e005      	b.n	8005814 <__strtok_r+0x2c>
 8005808:	42b5      	cmp	r5, r6
 800580a:	d1f6      	bne.n	80057fa <__strtok_r+0x12>
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1f0      	bne.n	80057f2 <__strtok_r+0xa>
 8005810:	6014      	str	r4, [r2, #0]
 8005812:	7003      	strb	r3, [r0, #0]
 8005814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005816:	461c      	mov	r4, r3
 8005818:	e00c      	b.n	8005834 <__strtok_r+0x4c>
 800581a:	b915      	cbnz	r5, 8005822 <__strtok_r+0x3a>
 800581c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005820:	460e      	mov	r6, r1
 8005822:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005826:	42ab      	cmp	r3, r5
 8005828:	d1f7      	bne.n	800581a <__strtok_r+0x32>
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0f3      	beq.n	8005816 <__strtok_r+0x2e>
 800582e:	2300      	movs	r3, #0
 8005830:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005834:	6014      	str	r4, [r2, #0]
 8005836:	e7ed      	b.n	8005814 <__strtok_r+0x2c>

08005838 <strstr>:
 8005838:	780a      	ldrb	r2, [r1, #0]
 800583a:	b570      	push	{r4, r5, r6, lr}
 800583c:	b96a      	cbnz	r2, 800585a <strstr+0x22>
 800583e:	bd70      	pop	{r4, r5, r6, pc}
 8005840:	429a      	cmp	r2, r3
 8005842:	d109      	bne.n	8005858 <strstr+0x20>
 8005844:	460c      	mov	r4, r1
 8005846:	4605      	mov	r5, r0
 8005848:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0f6      	beq.n	800583e <strstr+0x6>
 8005850:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005854:	429e      	cmp	r6, r3
 8005856:	d0f7      	beq.n	8005848 <strstr+0x10>
 8005858:	3001      	adds	r0, #1
 800585a:	7803      	ldrb	r3, [r0, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1ef      	bne.n	8005840 <strstr+0x8>
 8005860:	4618      	mov	r0, r3
 8005862:	e7ec      	b.n	800583e <strstr+0x6>

08005864 <_close_r>:
 8005864:	b538      	push	{r3, r4, r5, lr}
 8005866:	4d06      	ldr	r5, [pc, #24]	; (8005880 <_close_r+0x1c>)
 8005868:	2300      	movs	r3, #0
 800586a:	4604      	mov	r4, r0
 800586c:	4608      	mov	r0, r1
 800586e:	602b      	str	r3, [r5, #0]
 8005870:	f7fb fb41 	bl	8000ef6 <_close>
 8005874:	1c43      	adds	r3, r0, #1
 8005876:	d102      	bne.n	800587e <_close_r+0x1a>
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	b103      	cbz	r3, 800587e <_close_r+0x1a>
 800587c:	6023      	str	r3, [r4, #0]
 800587e:	bd38      	pop	{r3, r4, r5, pc}
 8005880:	20004eac 	.word	0x20004eac

08005884 <_lseek_r>:
 8005884:	b538      	push	{r3, r4, r5, lr}
 8005886:	4d07      	ldr	r5, [pc, #28]	; (80058a4 <_lseek_r+0x20>)
 8005888:	4604      	mov	r4, r0
 800588a:	4608      	mov	r0, r1
 800588c:	4611      	mov	r1, r2
 800588e:	2200      	movs	r2, #0
 8005890:	602a      	str	r2, [r5, #0]
 8005892:	461a      	mov	r2, r3
 8005894:	f7fb fb56 	bl	8000f44 <_lseek>
 8005898:	1c43      	adds	r3, r0, #1
 800589a:	d102      	bne.n	80058a2 <_lseek_r+0x1e>
 800589c:	682b      	ldr	r3, [r5, #0]
 800589e:	b103      	cbz	r3, 80058a2 <_lseek_r+0x1e>
 80058a0:	6023      	str	r3, [r4, #0]
 80058a2:	bd38      	pop	{r3, r4, r5, pc}
 80058a4:	20004eac 	.word	0x20004eac

080058a8 <_read_r>:
 80058a8:	b538      	push	{r3, r4, r5, lr}
 80058aa:	4d07      	ldr	r5, [pc, #28]	; (80058c8 <_read_r+0x20>)
 80058ac:	4604      	mov	r4, r0
 80058ae:	4608      	mov	r0, r1
 80058b0:	4611      	mov	r1, r2
 80058b2:	2200      	movs	r2, #0
 80058b4:	602a      	str	r2, [r5, #0]
 80058b6:	461a      	mov	r2, r3
 80058b8:	f7fb fae4 	bl	8000e84 <_read>
 80058bc:	1c43      	adds	r3, r0, #1
 80058be:	d102      	bne.n	80058c6 <_read_r+0x1e>
 80058c0:	682b      	ldr	r3, [r5, #0]
 80058c2:	b103      	cbz	r3, 80058c6 <_read_r+0x1e>
 80058c4:	6023      	str	r3, [r4, #0]
 80058c6:	bd38      	pop	{r3, r4, r5, pc}
 80058c8:	20004eac 	.word	0x20004eac

080058cc <_sbrk_r>:
 80058cc:	b538      	push	{r3, r4, r5, lr}
 80058ce:	4d06      	ldr	r5, [pc, #24]	; (80058e8 <_sbrk_r+0x1c>)
 80058d0:	2300      	movs	r3, #0
 80058d2:	4604      	mov	r4, r0
 80058d4:	4608      	mov	r0, r1
 80058d6:	602b      	str	r3, [r5, #0]
 80058d8:	f7fb fb42 	bl	8000f60 <_sbrk>
 80058dc:	1c43      	adds	r3, r0, #1
 80058de:	d102      	bne.n	80058e6 <_sbrk_r+0x1a>
 80058e0:	682b      	ldr	r3, [r5, #0]
 80058e2:	b103      	cbz	r3, 80058e6 <_sbrk_r+0x1a>
 80058e4:	6023      	str	r3, [r4, #0]
 80058e6:	bd38      	pop	{r3, r4, r5, pc}
 80058e8:	20004eac 	.word	0x20004eac

080058ec <_write_r>:
 80058ec:	b538      	push	{r3, r4, r5, lr}
 80058ee:	4d07      	ldr	r5, [pc, #28]	; (800590c <_write_r+0x20>)
 80058f0:	4604      	mov	r4, r0
 80058f2:	4608      	mov	r0, r1
 80058f4:	4611      	mov	r1, r2
 80058f6:	2200      	movs	r2, #0
 80058f8:	602a      	str	r2, [r5, #0]
 80058fa:	461a      	mov	r2, r3
 80058fc:	f7fb fadf 	bl	8000ebe <_write>
 8005900:	1c43      	adds	r3, r0, #1
 8005902:	d102      	bne.n	800590a <_write_r+0x1e>
 8005904:	682b      	ldr	r3, [r5, #0]
 8005906:	b103      	cbz	r3, 800590a <_write_r+0x1e>
 8005908:	6023      	str	r3, [r4, #0]
 800590a:	bd38      	pop	{r3, r4, r5, pc}
 800590c:	20004eac 	.word	0x20004eac

08005910 <__errno>:
 8005910:	4b01      	ldr	r3, [pc, #4]	; (8005918 <__errno+0x8>)
 8005912:	6818      	ldr	r0, [r3, #0]
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	20000068 	.word	0x20000068

0800591c <__libc_init_array>:
 800591c:	b570      	push	{r4, r5, r6, lr}
 800591e:	4d0d      	ldr	r5, [pc, #52]	; (8005954 <__libc_init_array+0x38>)
 8005920:	4c0d      	ldr	r4, [pc, #52]	; (8005958 <__libc_init_array+0x3c>)
 8005922:	1b64      	subs	r4, r4, r5
 8005924:	10a4      	asrs	r4, r4, #2
 8005926:	2600      	movs	r6, #0
 8005928:	42a6      	cmp	r6, r4
 800592a:	d109      	bne.n	8005940 <__libc_init_array+0x24>
 800592c:	4d0b      	ldr	r5, [pc, #44]	; (800595c <__libc_init_array+0x40>)
 800592e:	4c0c      	ldr	r4, [pc, #48]	; (8005960 <__libc_init_array+0x44>)
 8005930:	f001 f93e 	bl	8006bb0 <_init>
 8005934:	1b64      	subs	r4, r4, r5
 8005936:	10a4      	asrs	r4, r4, #2
 8005938:	2600      	movs	r6, #0
 800593a:	42a6      	cmp	r6, r4
 800593c:	d105      	bne.n	800594a <__libc_init_array+0x2e>
 800593e:	bd70      	pop	{r4, r5, r6, pc}
 8005940:	f855 3b04 	ldr.w	r3, [r5], #4
 8005944:	4798      	blx	r3
 8005946:	3601      	adds	r6, #1
 8005948:	e7ee      	b.n	8005928 <__libc_init_array+0xc>
 800594a:	f855 3b04 	ldr.w	r3, [r5], #4
 800594e:	4798      	blx	r3
 8005950:	3601      	adds	r6, #1
 8005952:	e7f2      	b.n	800593a <__libc_init_array+0x1e>
 8005954:	080074d0 	.word	0x080074d0
 8005958:	080074d0 	.word	0x080074d0
 800595c:	080074d0 	.word	0x080074d0
 8005960:	080074d4 	.word	0x080074d4

08005964 <__retarget_lock_init_recursive>:
 8005964:	4770      	bx	lr

08005966 <__retarget_lock_acquire_recursive>:
 8005966:	4770      	bx	lr

08005968 <__retarget_lock_release_recursive>:
 8005968:	4770      	bx	lr

0800596a <strcpy>:
 800596a:	4603      	mov	r3, r0
 800596c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005970:	f803 2b01 	strb.w	r2, [r3], #1
 8005974:	2a00      	cmp	r2, #0
 8005976:	d1f9      	bne.n	800596c <strcpy+0x2>
 8005978:	4770      	bx	lr

0800597a <memcpy>:
 800597a:	440a      	add	r2, r1
 800597c:	4291      	cmp	r1, r2
 800597e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005982:	d100      	bne.n	8005986 <memcpy+0xc>
 8005984:	4770      	bx	lr
 8005986:	b510      	push	{r4, lr}
 8005988:	f811 4b01 	ldrb.w	r4, [r1], #1
 800598c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005990:	4291      	cmp	r1, r2
 8005992:	d1f9      	bne.n	8005988 <memcpy+0xe>
 8005994:	bd10      	pop	{r4, pc}
	...

08005998 <__assert_func>:
 8005998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800599a:	4614      	mov	r4, r2
 800599c:	461a      	mov	r2, r3
 800599e:	4b09      	ldr	r3, [pc, #36]	; (80059c4 <__assert_func+0x2c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4605      	mov	r5, r0
 80059a4:	68d8      	ldr	r0, [r3, #12]
 80059a6:	b14c      	cbz	r4, 80059bc <__assert_func+0x24>
 80059a8:	4b07      	ldr	r3, [pc, #28]	; (80059c8 <__assert_func+0x30>)
 80059aa:	9100      	str	r1, [sp, #0]
 80059ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80059b0:	4906      	ldr	r1, [pc, #24]	; (80059cc <__assert_func+0x34>)
 80059b2:	462b      	mov	r3, r5
 80059b4:	f000 fefc 	bl	80067b0 <fiprintf>
 80059b8:	f001 f804 	bl	80069c4 <abort>
 80059bc:	4b04      	ldr	r3, [pc, #16]	; (80059d0 <__assert_func+0x38>)
 80059be:	461c      	mov	r4, r3
 80059c0:	e7f3      	b.n	80059aa <__assert_func+0x12>
 80059c2:	bf00      	nop
 80059c4:	20000068 	.word	0x20000068
 80059c8:	0800743e 	.word	0x0800743e
 80059cc:	0800744b 	.word	0x0800744b
 80059d0:	08007479 	.word	0x08007479

080059d4 <_free_r>:
 80059d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059d6:	2900      	cmp	r1, #0
 80059d8:	d044      	beq.n	8005a64 <_free_r+0x90>
 80059da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059de:	9001      	str	r0, [sp, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f1a1 0404 	sub.w	r4, r1, #4
 80059e6:	bfb8      	it	lt
 80059e8:	18e4      	addlt	r4, r4, r3
 80059ea:	f7ff fbe3 	bl	80051b4 <__malloc_lock>
 80059ee:	4a1e      	ldr	r2, [pc, #120]	; (8005a68 <_free_r+0x94>)
 80059f0:	9801      	ldr	r0, [sp, #4]
 80059f2:	6813      	ldr	r3, [r2, #0]
 80059f4:	b933      	cbnz	r3, 8005a04 <_free_r+0x30>
 80059f6:	6063      	str	r3, [r4, #4]
 80059f8:	6014      	str	r4, [r2, #0]
 80059fa:	b003      	add	sp, #12
 80059fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a00:	f7ff bbde 	b.w	80051c0 <__malloc_unlock>
 8005a04:	42a3      	cmp	r3, r4
 8005a06:	d908      	bls.n	8005a1a <_free_r+0x46>
 8005a08:	6825      	ldr	r5, [r4, #0]
 8005a0a:	1961      	adds	r1, r4, r5
 8005a0c:	428b      	cmp	r3, r1
 8005a0e:	bf01      	itttt	eq
 8005a10:	6819      	ldreq	r1, [r3, #0]
 8005a12:	685b      	ldreq	r3, [r3, #4]
 8005a14:	1949      	addeq	r1, r1, r5
 8005a16:	6021      	streq	r1, [r4, #0]
 8005a18:	e7ed      	b.n	80059f6 <_free_r+0x22>
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	b10b      	cbz	r3, 8005a24 <_free_r+0x50>
 8005a20:	42a3      	cmp	r3, r4
 8005a22:	d9fa      	bls.n	8005a1a <_free_r+0x46>
 8005a24:	6811      	ldr	r1, [r2, #0]
 8005a26:	1855      	adds	r5, r2, r1
 8005a28:	42a5      	cmp	r5, r4
 8005a2a:	d10b      	bne.n	8005a44 <_free_r+0x70>
 8005a2c:	6824      	ldr	r4, [r4, #0]
 8005a2e:	4421      	add	r1, r4
 8005a30:	1854      	adds	r4, r2, r1
 8005a32:	42a3      	cmp	r3, r4
 8005a34:	6011      	str	r1, [r2, #0]
 8005a36:	d1e0      	bne.n	80059fa <_free_r+0x26>
 8005a38:	681c      	ldr	r4, [r3, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	6053      	str	r3, [r2, #4]
 8005a3e:	440c      	add	r4, r1
 8005a40:	6014      	str	r4, [r2, #0]
 8005a42:	e7da      	b.n	80059fa <_free_r+0x26>
 8005a44:	d902      	bls.n	8005a4c <_free_r+0x78>
 8005a46:	230c      	movs	r3, #12
 8005a48:	6003      	str	r3, [r0, #0]
 8005a4a:	e7d6      	b.n	80059fa <_free_r+0x26>
 8005a4c:	6825      	ldr	r5, [r4, #0]
 8005a4e:	1961      	adds	r1, r4, r5
 8005a50:	428b      	cmp	r3, r1
 8005a52:	bf04      	itt	eq
 8005a54:	6819      	ldreq	r1, [r3, #0]
 8005a56:	685b      	ldreq	r3, [r3, #4]
 8005a58:	6063      	str	r3, [r4, #4]
 8005a5a:	bf04      	itt	eq
 8005a5c:	1949      	addeq	r1, r1, r5
 8005a5e:	6021      	streq	r1, [r4, #0]
 8005a60:	6054      	str	r4, [r2, #4]
 8005a62:	e7ca      	b.n	80059fa <_free_r+0x26>
 8005a64:	b003      	add	sp, #12
 8005a66:	bd30      	pop	{r4, r5, pc}
 8005a68:	20004d68 	.word	0x20004d68

08005a6c <_sungetc_r>:
 8005a6c:	b538      	push	{r3, r4, r5, lr}
 8005a6e:	1c4b      	adds	r3, r1, #1
 8005a70:	4614      	mov	r4, r2
 8005a72:	d103      	bne.n	8005a7c <_sungetc_r+0x10>
 8005a74:	f04f 35ff 	mov.w	r5, #4294967295
 8005a78:	4628      	mov	r0, r5
 8005a7a:	bd38      	pop	{r3, r4, r5, pc}
 8005a7c:	8993      	ldrh	r3, [r2, #12]
 8005a7e:	f023 0320 	bic.w	r3, r3, #32
 8005a82:	8193      	strh	r3, [r2, #12]
 8005a84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a86:	6852      	ldr	r2, [r2, #4]
 8005a88:	b2cd      	uxtb	r5, r1
 8005a8a:	b18b      	cbz	r3, 8005ab0 <_sungetc_r+0x44>
 8005a8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	dd08      	ble.n	8005aa4 <_sungetc_r+0x38>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	1e5a      	subs	r2, r3, #1
 8005a96:	6022      	str	r2, [r4, #0]
 8005a98:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005a9c:	6863      	ldr	r3, [r4, #4]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	6063      	str	r3, [r4, #4]
 8005aa2:	e7e9      	b.n	8005a78 <_sungetc_r+0xc>
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	f000 ff30 	bl	800690a <__submore>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	d0f1      	beq.n	8005a92 <_sungetc_r+0x26>
 8005aae:	e7e1      	b.n	8005a74 <_sungetc_r+0x8>
 8005ab0:	6921      	ldr	r1, [r4, #16]
 8005ab2:	6823      	ldr	r3, [r4, #0]
 8005ab4:	b151      	cbz	r1, 8005acc <_sungetc_r+0x60>
 8005ab6:	4299      	cmp	r1, r3
 8005ab8:	d208      	bcs.n	8005acc <_sungetc_r+0x60>
 8005aba:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005abe:	42a9      	cmp	r1, r5
 8005ac0:	d104      	bne.n	8005acc <_sungetc_r+0x60>
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	3201      	adds	r2, #1
 8005ac6:	6023      	str	r3, [r4, #0]
 8005ac8:	6062      	str	r2, [r4, #4]
 8005aca:	e7d5      	b.n	8005a78 <_sungetc_r+0xc>
 8005acc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8005ad0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ad4:	6363      	str	r3, [r4, #52]	; 0x34
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	63a3      	str	r3, [r4, #56]	; 0x38
 8005ada:	4623      	mov	r3, r4
 8005adc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005ae0:	6023      	str	r3, [r4, #0]
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e7dc      	b.n	8005aa0 <_sungetc_r+0x34>

08005ae6 <__ssrefill_r>:
 8005ae6:	b510      	push	{r4, lr}
 8005ae8:	460c      	mov	r4, r1
 8005aea:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005aec:	b169      	cbz	r1, 8005b0a <__ssrefill_r+0x24>
 8005aee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005af2:	4299      	cmp	r1, r3
 8005af4:	d001      	beq.n	8005afa <__ssrefill_r+0x14>
 8005af6:	f7ff ff6d 	bl	80059d4 <_free_r>
 8005afa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005afc:	6063      	str	r3, [r4, #4]
 8005afe:	2000      	movs	r0, #0
 8005b00:	6360      	str	r0, [r4, #52]	; 0x34
 8005b02:	b113      	cbz	r3, 8005b0a <__ssrefill_r+0x24>
 8005b04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005b06:	6023      	str	r3, [r4, #0]
 8005b08:	bd10      	pop	{r4, pc}
 8005b0a:	6923      	ldr	r3, [r4, #16]
 8005b0c:	6023      	str	r3, [r4, #0]
 8005b0e:	2300      	movs	r3, #0
 8005b10:	6063      	str	r3, [r4, #4]
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	f043 0320 	orr.w	r3, r3, #32
 8005b18:	81a3      	strh	r3, [r4, #12]
 8005b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b1e:	e7f3      	b.n	8005b08 <__ssrefill_r+0x22>

08005b20 <__ssvfiscanf_r>:
 8005b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b24:	460c      	mov	r4, r1
 8005b26:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8005b2a:	2100      	movs	r1, #0
 8005b2c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8005b30:	49a6      	ldr	r1, [pc, #664]	; (8005dcc <__ssvfiscanf_r+0x2ac>)
 8005b32:	91a0      	str	r1, [sp, #640]	; 0x280
 8005b34:	f10d 0804 	add.w	r8, sp, #4
 8005b38:	49a5      	ldr	r1, [pc, #660]	; (8005dd0 <__ssvfiscanf_r+0x2b0>)
 8005b3a:	4fa6      	ldr	r7, [pc, #664]	; (8005dd4 <__ssvfiscanf_r+0x2b4>)
 8005b3c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8005dd8 <__ssvfiscanf_r+0x2b8>
 8005b40:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8005b44:	4606      	mov	r6, r0
 8005b46:	91a1      	str	r1, [sp, #644]	; 0x284
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	7813      	ldrb	r3, [r2, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f000 815a 	beq.w	8005e06 <__ssvfiscanf_r+0x2e6>
 8005b52:	5cf9      	ldrb	r1, [r7, r3]
 8005b54:	f011 0108 	ands.w	r1, r1, #8
 8005b58:	f102 0501 	add.w	r5, r2, #1
 8005b5c:	d019      	beq.n	8005b92 <__ssvfiscanf_r+0x72>
 8005b5e:	6863      	ldr	r3, [r4, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	dd0f      	ble.n	8005b84 <__ssvfiscanf_r+0x64>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	781a      	ldrb	r2, [r3, #0]
 8005b68:	5cba      	ldrb	r2, [r7, r2]
 8005b6a:	0712      	lsls	r2, r2, #28
 8005b6c:	d401      	bmi.n	8005b72 <__ssvfiscanf_r+0x52>
 8005b6e:	462a      	mov	r2, r5
 8005b70:	e7eb      	b.n	8005b4a <__ssvfiscanf_r+0x2a>
 8005b72:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005b74:	3201      	adds	r2, #1
 8005b76:	9245      	str	r2, [sp, #276]	; 0x114
 8005b78:	6862      	ldr	r2, [r4, #4]
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	3a01      	subs	r2, #1
 8005b7e:	6062      	str	r2, [r4, #4]
 8005b80:	6023      	str	r3, [r4, #0]
 8005b82:	e7ec      	b.n	8005b5e <__ssvfiscanf_r+0x3e>
 8005b84:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005b86:	4621      	mov	r1, r4
 8005b88:	4630      	mov	r0, r6
 8005b8a:	4798      	blx	r3
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	d0e9      	beq.n	8005b64 <__ssvfiscanf_r+0x44>
 8005b90:	e7ed      	b.n	8005b6e <__ssvfiscanf_r+0x4e>
 8005b92:	2b25      	cmp	r3, #37	; 0x25
 8005b94:	d012      	beq.n	8005bbc <__ssvfiscanf_r+0x9c>
 8005b96:	469a      	mov	sl, r3
 8005b98:	6863      	ldr	r3, [r4, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f340 8091 	ble.w	8005cc2 <__ssvfiscanf_r+0x1a2>
 8005ba0:	6822      	ldr	r2, [r4, #0]
 8005ba2:	7813      	ldrb	r3, [r2, #0]
 8005ba4:	4553      	cmp	r3, sl
 8005ba6:	f040 812e 	bne.w	8005e06 <__ssvfiscanf_r+0x2e6>
 8005baa:	6863      	ldr	r3, [r4, #4]
 8005bac:	3b01      	subs	r3, #1
 8005bae:	6063      	str	r3, [r4, #4]
 8005bb0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8005bb2:	3201      	adds	r2, #1
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	6022      	str	r2, [r4, #0]
 8005bb8:	9345      	str	r3, [sp, #276]	; 0x114
 8005bba:	e7d8      	b.n	8005b6e <__ssvfiscanf_r+0x4e>
 8005bbc:	9141      	str	r1, [sp, #260]	; 0x104
 8005bbe:	9143      	str	r1, [sp, #268]	; 0x10c
 8005bc0:	7853      	ldrb	r3, [r2, #1]
 8005bc2:	2b2a      	cmp	r3, #42	; 0x2a
 8005bc4:	bf02      	ittt	eq
 8005bc6:	2310      	moveq	r3, #16
 8005bc8:	1c95      	addeq	r5, r2, #2
 8005bca:	9341      	streq	r3, [sp, #260]	; 0x104
 8005bcc:	220a      	movs	r2, #10
 8005bce:	46aa      	mov	sl, r5
 8005bd0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8005bd4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8005bd8:	2b09      	cmp	r3, #9
 8005bda:	d91c      	bls.n	8005c16 <__ssvfiscanf_r+0xf6>
 8005bdc:	487e      	ldr	r0, [pc, #504]	; (8005dd8 <__ssvfiscanf_r+0x2b8>)
 8005bde:	2203      	movs	r2, #3
 8005be0:	f7fa fafe 	bl	80001e0 <memchr>
 8005be4:	b138      	cbz	r0, 8005bf6 <__ssvfiscanf_r+0xd6>
 8005be6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005be8:	eba0 0009 	sub.w	r0, r0, r9
 8005bec:	2301      	movs	r3, #1
 8005bee:	4083      	lsls	r3, r0
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	9341      	str	r3, [sp, #260]	; 0x104
 8005bf4:	4655      	mov	r5, sl
 8005bf6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005bfa:	2b78      	cmp	r3, #120	; 0x78
 8005bfc:	d806      	bhi.n	8005c0c <__ssvfiscanf_r+0xec>
 8005bfe:	2b57      	cmp	r3, #87	; 0x57
 8005c00:	d810      	bhi.n	8005c24 <__ssvfiscanf_r+0x104>
 8005c02:	2b25      	cmp	r3, #37	; 0x25
 8005c04:	d0c7      	beq.n	8005b96 <__ssvfiscanf_r+0x76>
 8005c06:	d857      	bhi.n	8005cb8 <__ssvfiscanf_r+0x198>
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d065      	beq.n	8005cd8 <__ssvfiscanf_r+0x1b8>
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	9347      	str	r3, [sp, #284]	; 0x11c
 8005c10:	230a      	movs	r3, #10
 8005c12:	9342      	str	r3, [sp, #264]	; 0x108
 8005c14:	e076      	b.n	8005d04 <__ssvfiscanf_r+0x1e4>
 8005c16:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005c18:	fb02 1103 	mla	r1, r2, r3, r1
 8005c1c:	3930      	subs	r1, #48	; 0x30
 8005c1e:	9143      	str	r1, [sp, #268]	; 0x10c
 8005c20:	4655      	mov	r5, sl
 8005c22:	e7d4      	b.n	8005bce <__ssvfiscanf_r+0xae>
 8005c24:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8005c28:	2a20      	cmp	r2, #32
 8005c2a:	d8ef      	bhi.n	8005c0c <__ssvfiscanf_r+0xec>
 8005c2c:	a101      	add	r1, pc, #4	; (adr r1, 8005c34 <__ssvfiscanf_r+0x114>)
 8005c2e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005c32:	bf00      	nop
 8005c34:	08005ce7 	.word	0x08005ce7
 8005c38:	08005c0d 	.word	0x08005c0d
 8005c3c:	08005c0d 	.word	0x08005c0d
 8005c40:	08005d45 	.word	0x08005d45
 8005c44:	08005c0d 	.word	0x08005c0d
 8005c48:	08005c0d 	.word	0x08005c0d
 8005c4c:	08005c0d 	.word	0x08005c0d
 8005c50:	08005c0d 	.word	0x08005c0d
 8005c54:	08005c0d 	.word	0x08005c0d
 8005c58:	08005c0d 	.word	0x08005c0d
 8005c5c:	08005c0d 	.word	0x08005c0d
 8005c60:	08005d5b 	.word	0x08005d5b
 8005c64:	08005d41 	.word	0x08005d41
 8005c68:	08005cbf 	.word	0x08005cbf
 8005c6c:	08005cbf 	.word	0x08005cbf
 8005c70:	08005cbf 	.word	0x08005cbf
 8005c74:	08005c0d 	.word	0x08005c0d
 8005c78:	08005cfd 	.word	0x08005cfd
 8005c7c:	08005c0d 	.word	0x08005c0d
 8005c80:	08005c0d 	.word	0x08005c0d
 8005c84:	08005c0d 	.word	0x08005c0d
 8005c88:	08005c0d 	.word	0x08005c0d
 8005c8c:	08005d6b 	.word	0x08005d6b
 8005c90:	08005d39 	.word	0x08005d39
 8005c94:	08005cdf 	.word	0x08005cdf
 8005c98:	08005c0d 	.word	0x08005c0d
 8005c9c:	08005c0d 	.word	0x08005c0d
 8005ca0:	08005d67 	.word	0x08005d67
 8005ca4:	08005c0d 	.word	0x08005c0d
 8005ca8:	08005d41 	.word	0x08005d41
 8005cac:	08005c0d 	.word	0x08005c0d
 8005cb0:	08005c0d 	.word	0x08005c0d
 8005cb4:	08005ce7 	.word	0x08005ce7
 8005cb8:	3b45      	subs	r3, #69	; 0x45
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d8a6      	bhi.n	8005c0c <__ssvfiscanf_r+0xec>
 8005cbe:	2305      	movs	r3, #5
 8005cc0:	e01f      	b.n	8005d02 <__ssvfiscanf_r+0x1e2>
 8005cc2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005cc4:	4621      	mov	r1, r4
 8005cc6:	4630      	mov	r0, r6
 8005cc8:	4798      	blx	r3
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	f43f af68 	beq.w	8005ba0 <__ssvfiscanf_r+0x80>
 8005cd0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	f040 808d 	bne.w	8005df2 <__ssvfiscanf_r+0x2d2>
 8005cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cdc:	e08f      	b.n	8005dfe <__ssvfiscanf_r+0x2de>
 8005cde:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005ce0:	f042 0220 	orr.w	r2, r2, #32
 8005ce4:	9241      	str	r2, [sp, #260]	; 0x104
 8005ce6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005ce8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cec:	9241      	str	r2, [sp, #260]	; 0x104
 8005cee:	2210      	movs	r2, #16
 8005cf0:	2b6f      	cmp	r3, #111	; 0x6f
 8005cf2:	9242      	str	r2, [sp, #264]	; 0x108
 8005cf4:	bf34      	ite	cc
 8005cf6:	2303      	movcc	r3, #3
 8005cf8:	2304      	movcs	r3, #4
 8005cfa:	e002      	b.n	8005d02 <__ssvfiscanf_r+0x1e2>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	9342      	str	r3, [sp, #264]	; 0x108
 8005d00:	2303      	movs	r3, #3
 8005d02:	9347      	str	r3, [sp, #284]	; 0x11c
 8005d04:	6863      	ldr	r3, [r4, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	dd3d      	ble.n	8005d86 <__ssvfiscanf_r+0x266>
 8005d0a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005d0c:	0659      	lsls	r1, r3, #25
 8005d0e:	d404      	bmi.n	8005d1a <__ssvfiscanf_r+0x1fa>
 8005d10:	6823      	ldr	r3, [r4, #0]
 8005d12:	781a      	ldrb	r2, [r3, #0]
 8005d14:	5cba      	ldrb	r2, [r7, r2]
 8005d16:	0712      	lsls	r2, r2, #28
 8005d18:	d43c      	bmi.n	8005d94 <__ssvfiscanf_r+0x274>
 8005d1a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	dc4b      	bgt.n	8005db8 <__ssvfiscanf_r+0x298>
 8005d20:	466b      	mov	r3, sp
 8005d22:	4622      	mov	r2, r4
 8005d24:	a941      	add	r1, sp, #260	; 0x104
 8005d26:	4630      	mov	r0, r6
 8005d28:	f000 fb46 	bl	80063b8 <_scanf_chars>
 8005d2c:	2801      	cmp	r0, #1
 8005d2e:	d06a      	beq.n	8005e06 <__ssvfiscanf_r+0x2e6>
 8005d30:	2802      	cmp	r0, #2
 8005d32:	f47f af1c 	bne.w	8005b6e <__ssvfiscanf_r+0x4e>
 8005d36:	e7cb      	b.n	8005cd0 <__ssvfiscanf_r+0x1b0>
 8005d38:	2308      	movs	r3, #8
 8005d3a:	9342      	str	r3, [sp, #264]	; 0x108
 8005d3c:	2304      	movs	r3, #4
 8005d3e:	e7e0      	b.n	8005d02 <__ssvfiscanf_r+0x1e2>
 8005d40:	220a      	movs	r2, #10
 8005d42:	e7d5      	b.n	8005cf0 <__ssvfiscanf_r+0x1d0>
 8005d44:	4629      	mov	r1, r5
 8005d46:	4640      	mov	r0, r8
 8005d48:	f000 fda6 	bl	8006898 <__sccl>
 8005d4c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d52:	9341      	str	r3, [sp, #260]	; 0x104
 8005d54:	4605      	mov	r5, r0
 8005d56:	2301      	movs	r3, #1
 8005d58:	e7d3      	b.n	8005d02 <__ssvfiscanf_r+0x1e2>
 8005d5a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005d5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d60:	9341      	str	r3, [sp, #260]	; 0x104
 8005d62:	2300      	movs	r3, #0
 8005d64:	e7cd      	b.n	8005d02 <__ssvfiscanf_r+0x1e2>
 8005d66:	2302      	movs	r3, #2
 8005d68:	e7cb      	b.n	8005d02 <__ssvfiscanf_r+0x1e2>
 8005d6a:	9841      	ldr	r0, [sp, #260]	; 0x104
 8005d6c:	06c3      	lsls	r3, r0, #27
 8005d6e:	f53f aefe 	bmi.w	8005b6e <__ssvfiscanf_r+0x4e>
 8005d72:	9b00      	ldr	r3, [sp, #0]
 8005d74:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005d76:	1d19      	adds	r1, r3, #4
 8005d78:	9100      	str	r1, [sp, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	07c0      	lsls	r0, r0, #31
 8005d7e:	bf4c      	ite	mi
 8005d80:	801a      	strhmi	r2, [r3, #0]
 8005d82:	601a      	strpl	r2, [r3, #0]
 8005d84:	e6f3      	b.n	8005b6e <__ssvfiscanf_r+0x4e>
 8005d86:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005d88:	4621      	mov	r1, r4
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	4798      	blx	r3
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	d0bb      	beq.n	8005d0a <__ssvfiscanf_r+0x1ea>
 8005d92:	e79d      	b.n	8005cd0 <__ssvfiscanf_r+0x1b0>
 8005d94:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005d96:	3201      	adds	r2, #1
 8005d98:	9245      	str	r2, [sp, #276]	; 0x114
 8005d9a:	6862      	ldr	r2, [r4, #4]
 8005d9c:	3a01      	subs	r2, #1
 8005d9e:	2a00      	cmp	r2, #0
 8005da0:	6062      	str	r2, [r4, #4]
 8005da2:	dd02      	ble.n	8005daa <__ssvfiscanf_r+0x28a>
 8005da4:	3301      	adds	r3, #1
 8005da6:	6023      	str	r3, [r4, #0]
 8005da8:	e7b2      	b.n	8005d10 <__ssvfiscanf_r+0x1f0>
 8005daa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005dac:	4621      	mov	r1, r4
 8005dae:	4630      	mov	r0, r6
 8005db0:	4798      	blx	r3
 8005db2:	2800      	cmp	r0, #0
 8005db4:	d0ac      	beq.n	8005d10 <__ssvfiscanf_r+0x1f0>
 8005db6:	e78b      	b.n	8005cd0 <__ssvfiscanf_r+0x1b0>
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	dc0f      	bgt.n	8005ddc <__ssvfiscanf_r+0x2bc>
 8005dbc:	466b      	mov	r3, sp
 8005dbe:	4622      	mov	r2, r4
 8005dc0:	a941      	add	r1, sp, #260	; 0x104
 8005dc2:	4630      	mov	r0, r6
 8005dc4:	f000 fb52 	bl	800646c <_scanf_i>
 8005dc8:	e7b0      	b.n	8005d2c <__ssvfiscanf_r+0x20c>
 8005dca:	bf00      	nop
 8005dcc:	08005a6d 	.word	0x08005a6d
 8005dd0:	08005ae7 	.word	0x08005ae7
 8005dd4:	080072cd 	.word	0x080072cd
 8005dd8:	0800747a 	.word	0x0800747a
 8005ddc:	4b0b      	ldr	r3, [pc, #44]	; (8005e0c <__ssvfiscanf_r+0x2ec>)
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f43f aec5 	beq.w	8005b6e <__ssvfiscanf_r+0x4e>
 8005de4:	466b      	mov	r3, sp
 8005de6:	4622      	mov	r2, r4
 8005de8:	a941      	add	r1, sp, #260	; 0x104
 8005dea:	4630      	mov	r0, r6
 8005dec:	f3af 8000 	nop.w
 8005df0:	e79c      	b.n	8005d2c <__ssvfiscanf_r+0x20c>
 8005df2:	89a3      	ldrh	r3, [r4, #12]
 8005df4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005df8:	bf18      	it	ne
 8005dfa:	f04f 30ff 	movne.w	r0, #4294967295
 8005dfe:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8005e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e06:	9844      	ldr	r0, [sp, #272]	; 0x110
 8005e08:	e7f9      	b.n	8005dfe <__ssvfiscanf_r+0x2de>
 8005e0a:	bf00      	nop
 8005e0c:	00000000 	.word	0x00000000

08005e10 <__sfputc_r>:
 8005e10:	6893      	ldr	r3, [r2, #8]
 8005e12:	3b01      	subs	r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	b410      	push	{r4}
 8005e18:	6093      	str	r3, [r2, #8]
 8005e1a:	da08      	bge.n	8005e2e <__sfputc_r+0x1e>
 8005e1c:	6994      	ldr	r4, [r2, #24]
 8005e1e:	42a3      	cmp	r3, r4
 8005e20:	db01      	blt.n	8005e26 <__sfputc_r+0x16>
 8005e22:	290a      	cmp	r1, #10
 8005e24:	d103      	bne.n	8005e2e <__sfputc_r+0x1e>
 8005e26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e2a:	f7ff bbec 	b.w	8005606 <__swbuf_r>
 8005e2e:	6813      	ldr	r3, [r2, #0]
 8005e30:	1c58      	adds	r0, r3, #1
 8005e32:	6010      	str	r0, [r2, #0]
 8005e34:	7019      	strb	r1, [r3, #0]
 8005e36:	4608      	mov	r0, r1
 8005e38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e3c:	4770      	bx	lr

08005e3e <__sfputs_r>:
 8005e3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e40:	4606      	mov	r6, r0
 8005e42:	460f      	mov	r7, r1
 8005e44:	4614      	mov	r4, r2
 8005e46:	18d5      	adds	r5, r2, r3
 8005e48:	42ac      	cmp	r4, r5
 8005e4a:	d101      	bne.n	8005e50 <__sfputs_r+0x12>
 8005e4c:	2000      	movs	r0, #0
 8005e4e:	e007      	b.n	8005e60 <__sfputs_r+0x22>
 8005e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e54:	463a      	mov	r2, r7
 8005e56:	4630      	mov	r0, r6
 8005e58:	f7ff ffda 	bl	8005e10 <__sfputc_r>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	d1f3      	bne.n	8005e48 <__sfputs_r+0xa>
 8005e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e64 <_vfiprintf_r>:
 8005e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e68:	460d      	mov	r5, r1
 8005e6a:	b09d      	sub	sp, #116	; 0x74
 8005e6c:	4614      	mov	r4, r2
 8005e6e:	4698      	mov	r8, r3
 8005e70:	4606      	mov	r6, r0
 8005e72:	b118      	cbz	r0, 8005e7c <_vfiprintf_r+0x18>
 8005e74:	6a03      	ldr	r3, [r0, #32]
 8005e76:	b90b      	cbnz	r3, 8005e7c <_vfiprintf_r+0x18>
 8005e78:	f7ff fac2 	bl	8005400 <__sinit>
 8005e7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e7e:	07d9      	lsls	r1, r3, #31
 8005e80:	d405      	bmi.n	8005e8e <_vfiprintf_r+0x2a>
 8005e82:	89ab      	ldrh	r3, [r5, #12]
 8005e84:	059a      	lsls	r2, r3, #22
 8005e86:	d402      	bmi.n	8005e8e <_vfiprintf_r+0x2a>
 8005e88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e8a:	f7ff fd6c 	bl	8005966 <__retarget_lock_acquire_recursive>
 8005e8e:	89ab      	ldrh	r3, [r5, #12]
 8005e90:	071b      	lsls	r3, r3, #28
 8005e92:	d501      	bpl.n	8005e98 <_vfiprintf_r+0x34>
 8005e94:	692b      	ldr	r3, [r5, #16]
 8005e96:	b99b      	cbnz	r3, 8005ec0 <_vfiprintf_r+0x5c>
 8005e98:	4629      	mov	r1, r5
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	f7ff fbf0 	bl	8005680 <__swsetup_r>
 8005ea0:	b170      	cbz	r0, 8005ec0 <_vfiprintf_r+0x5c>
 8005ea2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ea4:	07dc      	lsls	r4, r3, #31
 8005ea6:	d504      	bpl.n	8005eb2 <_vfiprintf_r+0x4e>
 8005ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8005eac:	b01d      	add	sp, #116	; 0x74
 8005eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb2:	89ab      	ldrh	r3, [r5, #12]
 8005eb4:	0598      	lsls	r0, r3, #22
 8005eb6:	d4f7      	bmi.n	8005ea8 <_vfiprintf_r+0x44>
 8005eb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005eba:	f7ff fd55 	bl	8005968 <__retarget_lock_release_recursive>
 8005ebe:	e7f3      	b.n	8005ea8 <_vfiprintf_r+0x44>
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ec4:	2320      	movs	r3, #32
 8005ec6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005eca:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ece:	2330      	movs	r3, #48	; 0x30
 8005ed0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006084 <_vfiprintf_r+0x220>
 8005ed4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ed8:	f04f 0901 	mov.w	r9, #1
 8005edc:	4623      	mov	r3, r4
 8005ede:	469a      	mov	sl, r3
 8005ee0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ee4:	b10a      	cbz	r2, 8005eea <_vfiprintf_r+0x86>
 8005ee6:	2a25      	cmp	r2, #37	; 0x25
 8005ee8:	d1f9      	bne.n	8005ede <_vfiprintf_r+0x7a>
 8005eea:	ebba 0b04 	subs.w	fp, sl, r4
 8005eee:	d00b      	beq.n	8005f08 <_vfiprintf_r+0xa4>
 8005ef0:	465b      	mov	r3, fp
 8005ef2:	4622      	mov	r2, r4
 8005ef4:	4629      	mov	r1, r5
 8005ef6:	4630      	mov	r0, r6
 8005ef8:	f7ff ffa1 	bl	8005e3e <__sfputs_r>
 8005efc:	3001      	adds	r0, #1
 8005efe:	f000 80a9 	beq.w	8006054 <_vfiprintf_r+0x1f0>
 8005f02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f04:	445a      	add	r2, fp
 8005f06:	9209      	str	r2, [sp, #36]	; 0x24
 8005f08:	f89a 3000 	ldrb.w	r3, [sl]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 80a1 	beq.w	8006054 <_vfiprintf_r+0x1f0>
 8005f12:	2300      	movs	r3, #0
 8005f14:	f04f 32ff 	mov.w	r2, #4294967295
 8005f18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f1c:	f10a 0a01 	add.w	sl, sl, #1
 8005f20:	9304      	str	r3, [sp, #16]
 8005f22:	9307      	str	r3, [sp, #28]
 8005f24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f28:	931a      	str	r3, [sp, #104]	; 0x68
 8005f2a:	4654      	mov	r4, sl
 8005f2c:	2205      	movs	r2, #5
 8005f2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f32:	4854      	ldr	r0, [pc, #336]	; (8006084 <_vfiprintf_r+0x220>)
 8005f34:	f7fa f954 	bl	80001e0 <memchr>
 8005f38:	9a04      	ldr	r2, [sp, #16]
 8005f3a:	b9d8      	cbnz	r0, 8005f74 <_vfiprintf_r+0x110>
 8005f3c:	06d1      	lsls	r1, r2, #27
 8005f3e:	bf44      	itt	mi
 8005f40:	2320      	movmi	r3, #32
 8005f42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f46:	0713      	lsls	r3, r2, #28
 8005f48:	bf44      	itt	mi
 8005f4a:	232b      	movmi	r3, #43	; 0x2b
 8005f4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f50:	f89a 3000 	ldrb.w	r3, [sl]
 8005f54:	2b2a      	cmp	r3, #42	; 0x2a
 8005f56:	d015      	beq.n	8005f84 <_vfiprintf_r+0x120>
 8005f58:	9a07      	ldr	r2, [sp, #28]
 8005f5a:	4654      	mov	r4, sl
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	f04f 0c0a 	mov.w	ip, #10
 8005f62:	4621      	mov	r1, r4
 8005f64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f68:	3b30      	subs	r3, #48	; 0x30
 8005f6a:	2b09      	cmp	r3, #9
 8005f6c:	d94d      	bls.n	800600a <_vfiprintf_r+0x1a6>
 8005f6e:	b1b0      	cbz	r0, 8005f9e <_vfiprintf_r+0x13a>
 8005f70:	9207      	str	r2, [sp, #28]
 8005f72:	e014      	b.n	8005f9e <_vfiprintf_r+0x13a>
 8005f74:	eba0 0308 	sub.w	r3, r0, r8
 8005f78:	fa09 f303 	lsl.w	r3, r9, r3
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	9304      	str	r3, [sp, #16]
 8005f80:	46a2      	mov	sl, r4
 8005f82:	e7d2      	b.n	8005f2a <_vfiprintf_r+0xc6>
 8005f84:	9b03      	ldr	r3, [sp, #12]
 8005f86:	1d19      	adds	r1, r3, #4
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	9103      	str	r1, [sp, #12]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	bfbb      	ittet	lt
 8005f90:	425b      	neglt	r3, r3
 8005f92:	f042 0202 	orrlt.w	r2, r2, #2
 8005f96:	9307      	strge	r3, [sp, #28]
 8005f98:	9307      	strlt	r3, [sp, #28]
 8005f9a:	bfb8      	it	lt
 8005f9c:	9204      	strlt	r2, [sp, #16]
 8005f9e:	7823      	ldrb	r3, [r4, #0]
 8005fa0:	2b2e      	cmp	r3, #46	; 0x2e
 8005fa2:	d10c      	bne.n	8005fbe <_vfiprintf_r+0x15a>
 8005fa4:	7863      	ldrb	r3, [r4, #1]
 8005fa6:	2b2a      	cmp	r3, #42	; 0x2a
 8005fa8:	d134      	bne.n	8006014 <_vfiprintf_r+0x1b0>
 8005faa:	9b03      	ldr	r3, [sp, #12]
 8005fac:	1d1a      	adds	r2, r3, #4
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	9203      	str	r2, [sp, #12]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	bfb8      	it	lt
 8005fb6:	f04f 33ff 	movlt.w	r3, #4294967295
 8005fba:	3402      	adds	r4, #2
 8005fbc:	9305      	str	r3, [sp, #20]
 8005fbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006094 <_vfiprintf_r+0x230>
 8005fc2:	7821      	ldrb	r1, [r4, #0]
 8005fc4:	2203      	movs	r2, #3
 8005fc6:	4650      	mov	r0, sl
 8005fc8:	f7fa f90a 	bl	80001e0 <memchr>
 8005fcc:	b138      	cbz	r0, 8005fde <_vfiprintf_r+0x17a>
 8005fce:	9b04      	ldr	r3, [sp, #16]
 8005fd0:	eba0 000a 	sub.w	r0, r0, sl
 8005fd4:	2240      	movs	r2, #64	; 0x40
 8005fd6:	4082      	lsls	r2, r0
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	3401      	adds	r4, #1
 8005fdc:	9304      	str	r3, [sp, #16]
 8005fde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fe2:	4829      	ldr	r0, [pc, #164]	; (8006088 <_vfiprintf_r+0x224>)
 8005fe4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fe8:	2206      	movs	r2, #6
 8005fea:	f7fa f8f9 	bl	80001e0 <memchr>
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	d03f      	beq.n	8006072 <_vfiprintf_r+0x20e>
 8005ff2:	4b26      	ldr	r3, [pc, #152]	; (800608c <_vfiprintf_r+0x228>)
 8005ff4:	bb1b      	cbnz	r3, 800603e <_vfiprintf_r+0x1da>
 8005ff6:	9b03      	ldr	r3, [sp, #12]
 8005ff8:	3307      	adds	r3, #7
 8005ffa:	f023 0307 	bic.w	r3, r3, #7
 8005ffe:	3308      	adds	r3, #8
 8006000:	9303      	str	r3, [sp, #12]
 8006002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006004:	443b      	add	r3, r7
 8006006:	9309      	str	r3, [sp, #36]	; 0x24
 8006008:	e768      	b.n	8005edc <_vfiprintf_r+0x78>
 800600a:	fb0c 3202 	mla	r2, ip, r2, r3
 800600e:	460c      	mov	r4, r1
 8006010:	2001      	movs	r0, #1
 8006012:	e7a6      	b.n	8005f62 <_vfiprintf_r+0xfe>
 8006014:	2300      	movs	r3, #0
 8006016:	3401      	adds	r4, #1
 8006018:	9305      	str	r3, [sp, #20]
 800601a:	4619      	mov	r1, r3
 800601c:	f04f 0c0a 	mov.w	ip, #10
 8006020:	4620      	mov	r0, r4
 8006022:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006026:	3a30      	subs	r2, #48	; 0x30
 8006028:	2a09      	cmp	r2, #9
 800602a:	d903      	bls.n	8006034 <_vfiprintf_r+0x1d0>
 800602c:	2b00      	cmp	r3, #0
 800602e:	d0c6      	beq.n	8005fbe <_vfiprintf_r+0x15a>
 8006030:	9105      	str	r1, [sp, #20]
 8006032:	e7c4      	b.n	8005fbe <_vfiprintf_r+0x15a>
 8006034:	fb0c 2101 	mla	r1, ip, r1, r2
 8006038:	4604      	mov	r4, r0
 800603a:	2301      	movs	r3, #1
 800603c:	e7f0      	b.n	8006020 <_vfiprintf_r+0x1bc>
 800603e:	ab03      	add	r3, sp, #12
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	462a      	mov	r2, r5
 8006044:	4b12      	ldr	r3, [pc, #72]	; (8006090 <_vfiprintf_r+0x22c>)
 8006046:	a904      	add	r1, sp, #16
 8006048:	4630      	mov	r0, r6
 800604a:	f3af 8000 	nop.w
 800604e:	4607      	mov	r7, r0
 8006050:	1c78      	adds	r0, r7, #1
 8006052:	d1d6      	bne.n	8006002 <_vfiprintf_r+0x19e>
 8006054:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006056:	07d9      	lsls	r1, r3, #31
 8006058:	d405      	bmi.n	8006066 <_vfiprintf_r+0x202>
 800605a:	89ab      	ldrh	r3, [r5, #12]
 800605c:	059a      	lsls	r2, r3, #22
 800605e:	d402      	bmi.n	8006066 <_vfiprintf_r+0x202>
 8006060:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006062:	f7ff fc81 	bl	8005968 <__retarget_lock_release_recursive>
 8006066:	89ab      	ldrh	r3, [r5, #12]
 8006068:	065b      	lsls	r3, r3, #25
 800606a:	f53f af1d 	bmi.w	8005ea8 <_vfiprintf_r+0x44>
 800606e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006070:	e71c      	b.n	8005eac <_vfiprintf_r+0x48>
 8006072:	ab03      	add	r3, sp, #12
 8006074:	9300      	str	r3, [sp, #0]
 8006076:	462a      	mov	r2, r5
 8006078:	4b05      	ldr	r3, [pc, #20]	; (8006090 <_vfiprintf_r+0x22c>)
 800607a:	a904      	add	r1, sp, #16
 800607c:	4630      	mov	r0, r6
 800607e:	f000 f879 	bl	8006174 <_printf_i>
 8006082:	e7e4      	b.n	800604e <_vfiprintf_r+0x1ea>
 8006084:	0800747e 	.word	0x0800747e
 8006088:	08007484 	.word	0x08007484
 800608c:	00000000 	.word	0x00000000
 8006090:	08005e3f 	.word	0x08005e3f
 8006094:	0800747a 	.word	0x0800747a

08006098 <_printf_common>:
 8006098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800609c:	4616      	mov	r6, r2
 800609e:	4699      	mov	r9, r3
 80060a0:	688a      	ldr	r2, [r1, #8]
 80060a2:	690b      	ldr	r3, [r1, #16]
 80060a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060a8:	4293      	cmp	r3, r2
 80060aa:	bfb8      	it	lt
 80060ac:	4613      	movlt	r3, r2
 80060ae:	6033      	str	r3, [r6, #0]
 80060b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80060b4:	4607      	mov	r7, r0
 80060b6:	460c      	mov	r4, r1
 80060b8:	b10a      	cbz	r2, 80060be <_printf_common+0x26>
 80060ba:	3301      	adds	r3, #1
 80060bc:	6033      	str	r3, [r6, #0]
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	0699      	lsls	r1, r3, #26
 80060c2:	bf42      	ittt	mi
 80060c4:	6833      	ldrmi	r3, [r6, #0]
 80060c6:	3302      	addmi	r3, #2
 80060c8:	6033      	strmi	r3, [r6, #0]
 80060ca:	6825      	ldr	r5, [r4, #0]
 80060cc:	f015 0506 	ands.w	r5, r5, #6
 80060d0:	d106      	bne.n	80060e0 <_printf_common+0x48>
 80060d2:	f104 0a19 	add.w	sl, r4, #25
 80060d6:	68e3      	ldr	r3, [r4, #12]
 80060d8:	6832      	ldr	r2, [r6, #0]
 80060da:	1a9b      	subs	r3, r3, r2
 80060dc:	42ab      	cmp	r3, r5
 80060de:	dc26      	bgt.n	800612e <_printf_common+0x96>
 80060e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060e4:	1e13      	subs	r3, r2, #0
 80060e6:	6822      	ldr	r2, [r4, #0]
 80060e8:	bf18      	it	ne
 80060ea:	2301      	movne	r3, #1
 80060ec:	0692      	lsls	r2, r2, #26
 80060ee:	d42b      	bmi.n	8006148 <_printf_common+0xb0>
 80060f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060f4:	4649      	mov	r1, r9
 80060f6:	4638      	mov	r0, r7
 80060f8:	47c0      	blx	r8
 80060fa:	3001      	adds	r0, #1
 80060fc:	d01e      	beq.n	800613c <_printf_common+0xa4>
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	6922      	ldr	r2, [r4, #16]
 8006102:	f003 0306 	and.w	r3, r3, #6
 8006106:	2b04      	cmp	r3, #4
 8006108:	bf02      	ittt	eq
 800610a:	68e5      	ldreq	r5, [r4, #12]
 800610c:	6833      	ldreq	r3, [r6, #0]
 800610e:	1aed      	subeq	r5, r5, r3
 8006110:	68a3      	ldr	r3, [r4, #8]
 8006112:	bf0c      	ite	eq
 8006114:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006118:	2500      	movne	r5, #0
 800611a:	4293      	cmp	r3, r2
 800611c:	bfc4      	itt	gt
 800611e:	1a9b      	subgt	r3, r3, r2
 8006120:	18ed      	addgt	r5, r5, r3
 8006122:	2600      	movs	r6, #0
 8006124:	341a      	adds	r4, #26
 8006126:	42b5      	cmp	r5, r6
 8006128:	d11a      	bne.n	8006160 <_printf_common+0xc8>
 800612a:	2000      	movs	r0, #0
 800612c:	e008      	b.n	8006140 <_printf_common+0xa8>
 800612e:	2301      	movs	r3, #1
 8006130:	4652      	mov	r2, sl
 8006132:	4649      	mov	r1, r9
 8006134:	4638      	mov	r0, r7
 8006136:	47c0      	blx	r8
 8006138:	3001      	adds	r0, #1
 800613a:	d103      	bne.n	8006144 <_printf_common+0xac>
 800613c:	f04f 30ff 	mov.w	r0, #4294967295
 8006140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006144:	3501      	adds	r5, #1
 8006146:	e7c6      	b.n	80060d6 <_printf_common+0x3e>
 8006148:	18e1      	adds	r1, r4, r3
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	2030      	movs	r0, #48	; 0x30
 800614e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006152:	4422      	add	r2, r4
 8006154:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006158:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800615c:	3302      	adds	r3, #2
 800615e:	e7c7      	b.n	80060f0 <_printf_common+0x58>
 8006160:	2301      	movs	r3, #1
 8006162:	4622      	mov	r2, r4
 8006164:	4649      	mov	r1, r9
 8006166:	4638      	mov	r0, r7
 8006168:	47c0      	blx	r8
 800616a:	3001      	adds	r0, #1
 800616c:	d0e6      	beq.n	800613c <_printf_common+0xa4>
 800616e:	3601      	adds	r6, #1
 8006170:	e7d9      	b.n	8006126 <_printf_common+0x8e>
	...

08006174 <_printf_i>:
 8006174:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006178:	7e0f      	ldrb	r7, [r1, #24]
 800617a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800617c:	2f78      	cmp	r7, #120	; 0x78
 800617e:	4691      	mov	r9, r2
 8006180:	4680      	mov	r8, r0
 8006182:	460c      	mov	r4, r1
 8006184:	469a      	mov	sl, r3
 8006186:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800618a:	d807      	bhi.n	800619c <_printf_i+0x28>
 800618c:	2f62      	cmp	r7, #98	; 0x62
 800618e:	d80a      	bhi.n	80061a6 <_printf_i+0x32>
 8006190:	2f00      	cmp	r7, #0
 8006192:	f000 80d4 	beq.w	800633e <_printf_i+0x1ca>
 8006196:	2f58      	cmp	r7, #88	; 0x58
 8006198:	f000 80c0 	beq.w	800631c <_printf_i+0x1a8>
 800619c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80061a4:	e03a      	b.n	800621c <_printf_i+0xa8>
 80061a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061aa:	2b15      	cmp	r3, #21
 80061ac:	d8f6      	bhi.n	800619c <_printf_i+0x28>
 80061ae:	a101      	add	r1, pc, #4	; (adr r1, 80061b4 <_printf_i+0x40>)
 80061b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061b4:	0800620d 	.word	0x0800620d
 80061b8:	08006221 	.word	0x08006221
 80061bc:	0800619d 	.word	0x0800619d
 80061c0:	0800619d 	.word	0x0800619d
 80061c4:	0800619d 	.word	0x0800619d
 80061c8:	0800619d 	.word	0x0800619d
 80061cc:	08006221 	.word	0x08006221
 80061d0:	0800619d 	.word	0x0800619d
 80061d4:	0800619d 	.word	0x0800619d
 80061d8:	0800619d 	.word	0x0800619d
 80061dc:	0800619d 	.word	0x0800619d
 80061e0:	08006325 	.word	0x08006325
 80061e4:	0800624d 	.word	0x0800624d
 80061e8:	080062df 	.word	0x080062df
 80061ec:	0800619d 	.word	0x0800619d
 80061f0:	0800619d 	.word	0x0800619d
 80061f4:	08006347 	.word	0x08006347
 80061f8:	0800619d 	.word	0x0800619d
 80061fc:	0800624d 	.word	0x0800624d
 8006200:	0800619d 	.word	0x0800619d
 8006204:	0800619d 	.word	0x0800619d
 8006208:	080062e7 	.word	0x080062e7
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	1d1a      	adds	r2, r3, #4
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	602a      	str	r2, [r5, #0]
 8006214:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006218:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800621c:	2301      	movs	r3, #1
 800621e:	e09f      	b.n	8006360 <_printf_i+0x1ec>
 8006220:	6820      	ldr	r0, [r4, #0]
 8006222:	682b      	ldr	r3, [r5, #0]
 8006224:	0607      	lsls	r7, r0, #24
 8006226:	f103 0104 	add.w	r1, r3, #4
 800622a:	6029      	str	r1, [r5, #0]
 800622c:	d501      	bpl.n	8006232 <_printf_i+0xbe>
 800622e:	681e      	ldr	r6, [r3, #0]
 8006230:	e003      	b.n	800623a <_printf_i+0xc6>
 8006232:	0646      	lsls	r6, r0, #25
 8006234:	d5fb      	bpl.n	800622e <_printf_i+0xba>
 8006236:	f9b3 6000 	ldrsh.w	r6, [r3]
 800623a:	2e00      	cmp	r6, #0
 800623c:	da03      	bge.n	8006246 <_printf_i+0xd2>
 800623e:	232d      	movs	r3, #45	; 0x2d
 8006240:	4276      	negs	r6, r6
 8006242:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006246:	485a      	ldr	r0, [pc, #360]	; (80063b0 <_printf_i+0x23c>)
 8006248:	230a      	movs	r3, #10
 800624a:	e012      	b.n	8006272 <_printf_i+0xfe>
 800624c:	682b      	ldr	r3, [r5, #0]
 800624e:	6820      	ldr	r0, [r4, #0]
 8006250:	1d19      	adds	r1, r3, #4
 8006252:	6029      	str	r1, [r5, #0]
 8006254:	0605      	lsls	r5, r0, #24
 8006256:	d501      	bpl.n	800625c <_printf_i+0xe8>
 8006258:	681e      	ldr	r6, [r3, #0]
 800625a:	e002      	b.n	8006262 <_printf_i+0xee>
 800625c:	0641      	lsls	r1, r0, #25
 800625e:	d5fb      	bpl.n	8006258 <_printf_i+0xe4>
 8006260:	881e      	ldrh	r6, [r3, #0]
 8006262:	4853      	ldr	r0, [pc, #332]	; (80063b0 <_printf_i+0x23c>)
 8006264:	2f6f      	cmp	r7, #111	; 0x6f
 8006266:	bf0c      	ite	eq
 8006268:	2308      	moveq	r3, #8
 800626a:	230a      	movne	r3, #10
 800626c:	2100      	movs	r1, #0
 800626e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006272:	6865      	ldr	r5, [r4, #4]
 8006274:	60a5      	str	r5, [r4, #8]
 8006276:	2d00      	cmp	r5, #0
 8006278:	bfa2      	ittt	ge
 800627a:	6821      	ldrge	r1, [r4, #0]
 800627c:	f021 0104 	bicge.w	r1, r1, #4
 8006280:	6021      	strge	r1, [r4, #0]
 8006282:	b90e      	cbnz	r6, 8006288 <_printf_i+0x114>
 8006284:	2d00      	cmp	r5, #0
 8006286:	d04b      	beq.n	8006320 <_printf_i+0x1ac>
 8006288:	4615      	mov	r5, r2
 800628a:	fbb6 f1f3 	udiv	r1, r6, r3
 800628e:	fb03 6711 	mls	r7, r3, r1, r6
 8006292:	5dc7      	ldrb	r7, [r0, r7]
 8006294:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006298:	4637      	mov	r7, r6
 800629a:	42bb      	cmp	r3, r7
 800629c:	460e      	mov	r6, r1
 800629e:	d9f4      	bls.n	800628a <_printf_i+0x116>
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d10b      	bne.n	80062bc <_printf_i+0x148>
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	07de      	lsls	r6, r3, #31
 80062a8:	d508      	bpl.n	80062bc <_printf_i+0x148>
 80062aa:	6923      	ldr	r3, [r4, #16]
 80062ac:	6861      	ldr	r1, [r4, #4]
 80062ae:	4299      	cmp	r1, r3
 80062b0:	bfde      	ittt	le
 80062b2:	2330      	movle	r3, #48	; 0x30
 80062b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80062b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80062bc:	1b52      	subs	r2, r2, r5
 80062be:	6122      	str	r2, [r4, #16]
 80062c0:	f8cd a000 	str.w	sl, [sp]
 80062c4:	464b      	mov	r3, r9
 80062c6:	aa03      	add	r2, sp, #12
 80062c8:	4621      	mov	r1, r4
 80062ca:	4640      	mov	r0, r8
 80062cc:	f7ff fee4 	bl	8006098 <_printf_common>
 80062d0:	3001      	adds	r0, #1
 80062d2:	d14a      	bne.n	800636a <_printf_i+0x1f6>
 80062d4:	f04f 30ff 	mov.w	r0, #4294967295
 80062d8:	b004      	add	sp, #16
 80062da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	f043 0320 	orr.w	r3, r3, #32
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	4833      	ldr	r0, [pc, #204]	; (80063b4 <_printf_i+0x240>)
 80062e8:	2778      	movs	r7, #120	; 0x78
 80062ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	6829      	ldr	r1, [r5, #0]
 80062f2:	061f      	lsls	r7, r3, #24
 80062f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80062f8:	d402      	bmi.n	8006300 <_printf_i+0x18c>
 80062fa:	065f      	lsls	r7, r3, #25
 80062fc:	bf48      	it	mi
 80062fe:	b2b6      	uxthmi	r6, r6
 8006300:	07df      	lsls	r7, r3, #31
 8006302:	bf48      	it	mi
 8006304:	f043 0320 	orrmi.w	r3, r3, #32
 8006308:	6029      	str	r1, [r5, #0]
 800630a:	bf48      	it	mi
 800630c:	6023      	strmi	r3, [r4, #0]
 800630e:	b91e      	cbnz	r6, 8006318 <_printf_i+0x1a4>
 8006310:	6823      	ldr	r3, [r4, #0]
 8006312:	f023 0320 	bic.w	r3, r3, #32
 8006316:	6023      	str	r3, [r4, #0]
 8006318:	2310      	movs	r3, #16
 800631a:	e7a7      	b.n	800626c <_printf_i+0xf8>
 800631c:	4824      	ldr	r0, [pc, #144]	; (80063b0 <_printf_i+0x23c>)
 800631e:	e7e4      	b.n	80062ea <_printf_i+0x176>
 8006320:	4615      	mov	r5, r2
 8006322:	e7bd      	b.n	80062a0 <_printf_i+0x12c>
 8006324:	682b      	ldr	r3, [r5, #0]
 8006326:	6826      	ldr	r6, [r4, #0]
 8006328:	6961      	ldr	r1, [r4, #20]
 800632a:	1d18      	adds	r0, r3, #4
 800632c:	6028      	str	r0, [r5, #0]
 800632e:	0635      	lsls	r5, r6, #24
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	d501      	bpl.n	8006338 <_printf_i+0x1c4>
 8006334:	6019      	str	r1, [r3, #0]
 8006336:	e002      	b.n	800633e <_printf_i+0x1ca>
 8006338:	0670      	lsls	r0, r6, #25
 800633a:	d5fb      	bpl.n	8006334 <_printf_i+0x1c0>
 800633c:	8019      	strh	r1, [r3, #0]
 800633e:	2300      	movs	r3, #0
 8006340:	6123      	str	r3, [r4, #16]
 8006342:	4615      	mov	r5, r2
 8006344:	e7bc      	b.n	80062c0 <_printf_i+0x14c>
 8006346:	682b      	ldr	r3, [r5, #0]
 8006348:	1d1a      	adds	r2, r3, #4
 800634a:	602a      	str	r2, [r5, #0]
 800634c:	681d      	ldr	r5, [r3, #0]
 800634e:	6862      	ldr	r2, [r4, #4]
 8006350:	2100      	movs	r1, #0
 8006352:	4628      	mov	r0, r5
 8006354:	f7f9 ff44 	bl	80001e0 <memchr>
 8006358:	b108      	cbz	r0, 800635e <_printf_i+0x1ea>
 800635a:	1b40      	subs	r0, r0, r5
 800635c:	6060      	str	r0, [r4, #4]
 800635e:	6863      	ldr	r3, [r4, #4]
 8006360:	6123      	str	r3, [r4, #16]
 8006362:	2300      	movs	r3, #0
 8006364:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006368:	e7aa      	b.n	80062c0 <_printf_i+0x14c>
 800636a:	6923      	ldr	r3, [r4, #16]
 800636c:	462a      	mov	r2, r5
 800636e:	4649      	mov	r1, r9
 8006370:	4640      	mov	r0, r8
 8006372:	47d0      	blx	sl
 8006374:	3001      	adds	r0, #1
 8006376:	d0ad      	beq.n	80062d4 <_printf_i+0x160>
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	079b      	lsls	r3, r3, #30
 800637c:	d413      	bmi.n	80063a6 <_printf_i+0x232>
 800637e:	68e0      	ldr	r0, [r4, #12]
 8006380:	9b03      	ldr	r3, [sp, #12]
 8006382:	4298      	cmp	r0, r3
 8006384:	bfb8      	it	lt
 8006386:	4618      	movlt	r0, r3
 8006388:	e7a6      	b.n	80062d8 <_printf_i+0x164>
 800638a:	2301      	movs	r3, #1
 800638c:	4632      	mov	r2, r6
 800638e:	4649      	mov	r1, r9
 8006390:	4640      	mov	r0, r8
 8006392:	47d0      	blx	sl
 8006394:	3001      	adds	r0, #1
 8006396:	d09d      	beq.n	80062d4 <_printf_i+0x160>
 8006398:	3501      	adds	r5, #1
 800639a:	68e3      	ldr	r3, [r4, #12]
 800639c:	9903      	ldr	r1, [sp, #12]
 800639e:	1a5b      	subs	r3, r3, r1
 80063a0:	42ab      	cmp	r3, r5
 80063a2:	dcf2      	bgt.n	800638a <_printf_i+0x216>
 80063a4:	e7eb      	b.n	800637e <_printf_i+0x20a>
 80063a6:	2500      	movs	r5, #0
 80063a8:	f104 0619 	add.w	r6, r4, #25
 80063ac:	e7f5      	b.n	800639a <_printf_i+0x226>
 80063ae:	bf00      	nop
 80063b0:	0800748b 	.word	0x0800748b
 80063b4:	0800749c 	.word	0x0800749c

080063b8 <_scanf_chars>:
 80063b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063bc:	4615      	mov	r5, r2
 80063be:	688a      	ldr	r2, [r1, #8]
 80063c0:	4680      	mov	r8, r0
 80063c2:	460c      	mov	r4, r1
 80063c4:	b932      	cbnz	r2, 80063d4 <_scanf_chars+0x1c>
 80063c6:	698a      	ldr	r2, [r1, #24]
 80063c8:	2a00      	cmp	r2, #0
 80063ca:	bf0c      	ite	eq
 80063cc:	2201      	moveq	r2, #1
 80063ce:	f04f 32ff 	movne.w	r2, #4294967295
 80063d2:	608a      	str	r2, [r1, #8]
 80063d4:	6822      	ldr	r2, [r4, #0]
 80063d6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8006468 <_scanf_chars+0xb0>
 80063da:	06d1      	lsls	r1, r2, #27
 80063dc:	bf5f      	itttt	pl
 80063de:	681a      	ldrpl	r2, [r3, #0]
 80063e0:	1d11      	addpl	r1, r2, #4
 80063e2:	6019      	strpl	r1, [r3, #0]
 80063e4:	6816      	ldrpl	r6, [r2, #0]
 80063e6:	2700      	movs	r7, #0
 80063e8:	69a0      	ldr	r0, [r4, #24]
 80063ea:	b188      	cbz	r0, 8006410 <_scanf_chars+0x58>
 80063ec:	2801      	cmp	r0, #1
 80063ee:	d107      	bne.n	8006400 <_scanf_chars+0x48>
 80063f0:	682a      	ldr	r2, [r5, #0]
 80063f2:	7811      	ldrb	r1, [r2, #0]
 80063f4:	6962      	ldr	r2, [r4, #20]
 80063f6:	5c52      	ldrb	r2, [r2, r1]
 80063f8:	b952      	cbnz	r2, 8006410 <_scanf_chars+0x58>
 80063fa:	2f00      	cmp	r7, #0
 80063fc:	d031      	beq.n	8006462 <_scanf_chars+0xaa>
 80063fe:	e022      	b.n	8006446 <_scanf_chars+0x8e>
 8006400:	2802      	cmp	r0, #2
 8006402:	d120      	bne.n	8006446 <_scanf_chars+0x8e>
 8006404:	682b      	ldr	r3, [r5, #0]
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	f819 3003 	ldrb.w	r3, [r9, r3]
 800640c:	071b      	lsls	r3, r3, #28
 800640e:	d41a      	bmi.n	8006446 <_scanf_chars+0x8e>
 8006410:	6823      	ldr	r3, [r4, #0]
 8006412:	06da      	lsls	r2, r3, #27
 8006414:	bf5e      	ittt	pl
 8006416:	682b      	ldrpl	r3, [r5, #0]
 8006418:	781b      	ldrbpl	r3, [r3, #0]
 800641a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800641e:	682a      	ldr	r2, [r5, #0]
 8006420:	686b      	ldr	r3, [r5, #4]
 8006422:	3201      	adds	r2, #1
 8006424:	602a      	str	r2, [r5, #0]
 8006426:	68a2      	ldr	r2, [r4, #8]
 8006428:	3b01      	subs	r3, #1
 800642a:	3a01      	subs	r2, #1
 800642c:	606b      	str	r3, [r5, #4]
 800642e:	3701      	adds	r7, #1
 8006430:	60a2      	str	r2, [r4, #8]
 8006432:	b142      	cbz	r2, 8006446 <_scanf_chars+0x8e>
 8006434:	2b00      	cmp	r3, #0
 8006436:	dcd7      	bgt.n	80063e8 <_scanf_chars+0x30>
 8006438:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800643c:	4629      	mov	r1, r5
 800643e:	4640      	mov	r0, r8
 8006440:	4798      	blx	r3
 8006442:	2800      	cmp	r0, #0
 8006444:	d0d0      	beq.n	80063e8 <_scanf_chars+0x30>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	f013 0310 	ands.w	r3, r3, #16
 800644c:	d105      	bne.n	800645a <_scanf_chars+0xa2>
 800644e:	68e2      	ldr	r2, [r4, #12]
 8006450:	3201      	adds	r2, #1
 8006452:	60e2      	str	r2, [r4, #12]
 8006454:	69a2      	ldr	r2, [r4, #24]
 8006456:	b102      	cbz	r2, 800645a <_scanf_chars+0xa2>
 8006458:	7033      	strb	r3, [r6, #0]
 800645a:	6923      	ldr	r3, [r4, #16]
 800645c:	443b      	add	r3, r7
 800645e:	6123      	str	r3, [r4, #16]
 8006460:	2000      	movs	r0, #0
 8006462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006466:	bf00      	nop
 8006468:	080072cd 	.word	0x080072cd

0800646c <_scanf_i>:
 800646c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006470:	4698      	mov	r8, r3
 8006472:	4b74      	ldr	r3, [pc, #464]	; (8006644 <_scanf_i+0x1d8>)
 8006474:	460c      	mov	r4, r1
 8006476:	4682      	mov	sl, r0
 8006478:	4616      	mov	r6, r2
 800647a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800647e:	b087      	sub	sp, #28
 8006480:	ab03      	add	r3, sp, #12
 8006482:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006486:	4b70      	ldr	r3, [pc, #448]	; (8006648 <_scanf_i+0x1dc>)
 8006488:	69a1      	ldr	r1, [r4, #24]
 800648a:	4a70      	ldr	r2, [pc, #448]	; (800664c <_scanf_i+0x1e0>)
 800648c:	2903      	cmp	r1, #3
 800648e:	bf18      	it	ne
 8006490:	461a      	movne	r2, r3
 8006492:	68a3      	ldr	r3, [r4, #8]
 8006494:	9201      	str	r2, [sp, #4]
 8006496:	1e5a      	subs	r2, r3, #1
 8006498:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800649c:	bf88      	it	hi
 800649e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80064a2:	4627      	mov	r7, r4
 80064a4:	bf82      	ittt	hi
 80064a6:	eb03 0905 	addhi.w	r9, r3, r5
 80064aa:	f240 135d 	movwhi	r3, #349	; 0x15d
 80064ae:	60a3      	strhi	r3, [r4, #8]
 80064b0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80064b4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80064b8:	bf98      	it	ls
 80064ba:	f04f 0900 	movls.w	r9, #0
 80064be:	6023      	str	r3, [r4, #0]
 80064c0:	463d      	mov	r5, r7
 80064c2:	f04f 0b00 	mov.w	fp, #0
 80064c6:	6831      	ldr	r1, [r6, #0]
 80064c8:	ab03      	add	r3, sp, #12
 80064ca:	7809      	ldrb	r1, [r1, #0]
 80064cc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80064d0:	2202      	movs	r2, #2
 80064d2:	f7f9 fe85 	bl	80001e0 <memchr>
 80064d6:	b328      	cbz	r0, 8006524 <_scanf_i+0xb8>
 80064d8:	f1bb 0f01 	cmp.w	fp, #1
 80064dc:	d159      	bne.n	8006592 <_scanf_i+0x126>
 80064de:	6862      	ldr	r2, [r4, #4]
 80064e0:	b92a      	cbnz	r2, 80064ee <_scanf_i+0x82>
 80064e2:	6822      	ldr	r2, [r4, #0]
 80064e4:	2308      	movs	r3, #8
 80064e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064ea:	6063      	str	r3, [r4, #4]
 80064ec:	6022      	str	r2, [r4, #0]
 80064ee:	6822      	ldr	r2, [r4, #0]
 80064f0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80064f4:	6022      	str	r2, [r4, #0]
 80064f6:	68a2      	ldr	r2, [r4, #8]
 80064f8:	1e51      	subs	r1, r2, #1
 80064fa:	60a1      	str	r1, [r4, #8]
 80064fc:	b192      	cbz	r2, 8006524 <_scanf_i+0xb8>
 80064fe:	6832      	ldr	r2, [r6, #0]
 8006500:	1c51      	adds	r1, r2, #1
 8006502:	6031      	str	r1, [r6, #0]
 8006504:	7812      	ldrb	r2, [r2, #0]
 8006506:	f805 2b01 	strb.w	r2, [r5], #1
 800650a:	6872      	ldr	r2, [r6, #4]
 800650c:	3a01      	subs	r2, #1
 800650e:	2a00      	cmp	r2, #0
 8006510:	6072      	str	r2, [r6, #4]
 8006512:	dc07      	bgt.n	8006524 <_scanf_i+0xb8>
 8006514:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8006518:	4631      	mov	r1, r6
 800651a:	4650      	mov	r0, sl
 800651c:	4790      	blx	r2
 800651e:	2800      	cmp	r0, #0
 8006520:	f040 8085 	bne.w	800662e <_scanf_i+0x1c2>
 8006524:	f10b 0b01 	add.w	fp, fp, #1
 8006528:	f1bb 0f03 	cmp.w	fp, #3
 800652c:	d1cb      	bne.n	80064c6 <_scanf_i+0x5a>
 800652e:	6863      	ldr	r3, [r4, #4]
 8006530:	b90b      	cbnz	r3, 8006536 <_scanf_i+0xca>
 8006532:	230a      	movs	r3, #10
 8006534:	6063      	str	r3, [r4, #4]
 8006536:	6863      	ldr	r3, [r4, #4]
 8006538:	4945      	ldr	r1, [pc, #276]	; (8006650 <_scanf_i+0x1e4>)
 800653a:	6960      	ldr	r0, [r4, #20]
 800653c:	1ac9      	subs	r1, r1, r3
 800653e:	f000 f9ab 	bl	8006898 <__sccl>
 8006542:	f04f 0b00 	mov.w	fp, #0
 8006546:	68a3      	ldr	r3, [r4, #8]
 8006548:	6822      	ldr	r2, [r4, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d03d      	beq.n	80065ca <_scanf_i+0x15e>
 800654e:	6831      	ldr	r1, [r6, #0]
 8006550:	6960      	ldr	r0, [r4, #20]
 8006552:	f891 c000 	ldrb.w	ip, [r1]
 8006556:	f810 000c 	ldrb.w	r0, [r0, ip]
 800655a:	2800      	cmp	r0, #0
 800655c:	d035      	beq.n	80065ca <_scanf_i+0x15e>
 800655e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8006562:	d124      	bne.n	80065ae <_scanf_i+0x142>
 8006564:	0510      	lsls	r0, r2, #20
 8006566:	d522      	bpl.n	80065ae <_scanf_i+0x142>
 8006568:	f10b 0b01 	add.w	fp, fp, #1
 800656c:	f1b9 0f00 	cmp.w	r9, #0
 8006570:	d003      	beq.n	800657a <_scanf_i+0x10e>
 8006572:	3301      	adds	r3, #1
 8006574:	f109 39ff 	add.w	r9, r9, #4294967295
 8006578:	60a3      	str	r3, [r4, #8]
 800657a:	6873      	ldr	r3, [r6, #4]
 800657c:	3b01      	subs	r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	6073      	str	r3, [r6, #4]
 8006582:	dd1b      	ble.n	80065bc <_scanf_i+0x150>
 8006584:	6833      	ldr	r3, [r6, #0]
 8006586:	3301      	adds	r3, #1
 8006588:	6033      	str	r3, [r6, #0]
 800658a:	68a3      	ldr	r3, [r4, #8]
 800658c:	3b01      	subs	r3, #1
 800658e:	60a3      	str	r3, [r4, #8]
 8006590:	e7d9      	b.n	8006546 <_scanf_i+0xda>
 8006592:	f1bb 0f02 	cmp.w	fp, #2
 8006596:	d1ae      	bne.n	80064f6 <_scanf_i+0x8a>
 8006598:	6822      	ldr	r2, [r4, #0]
 800659a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800659e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80065a2:	d1bf      	bne.n	8006524 <_scanf_i+0xb8>
 80065a4:	2310      	movs	r3, #16
 80065a6:	6063      	str	r3, [r4, #4]
 80065a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065ac:	e7a2      	b.n	80064f4 <_scanf_i+0x88>
 80065ae:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80065b2:	6022      	str	r2, [r4, #0]
 80065b4:	780b      	ldrb	r3, [r1, #0]
 80065b6:	f805 3b01 	strb.w	r3, [r5], #1
 80065ba:	e7de      	b.n	800657a <_scanf_i+0x10e>
 80065bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80065c0:	4631      	mov	r1, r6
 80065c2:	4650      	mov	r0, sl
 80065c4:	4798      	blx	r3
 80065c6:	2800      	cmp	r0, #0
 80065c8:	d0df      	beq.n	800658a <_scanf_i+0x11e>
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	05d9      	lsls	r1, r3, #23
 80065ce:	d50d      	bpl.n	80065ec <_scanf_i+0x180>
 80065d0:	42bd      	cmp	r5, r7
 80065d2:	d909      	bls.n	80065e8 <_scanf_i+0x17c>
 80065d4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80065d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80065dc:	4632      	mov	r2, r6
 80065de:	4650      	mov	r0, sl
 80065e0:	4798      	blx	r3
 80065e2:	f105 39ff 	add.w	r9, r5, #4294967295
 80065e6:	464d      	mov	r5, r9
 80065e8:	42bd      	cmp	r5, r7
 80065ea:	d028      	beq.n	800663e <_scanf_i+0x1d2>
 80065ec:	6822      	ldr	r2, [r4, #0]
 80065ee:	f012 0210 	ands.w	r2, r2, #16
 80065f2:	d113      	bne.n	800661c <_scanf_i+0x1b0>
 80065f4:	702a      	strb	r2, [r5, #0]
 80065f6:	6863      	ldr	r3, [r4, #4]
 80065f8:	9e01      	ldr	r6, [sp, #4]
 80065fa:	4639      	mov	r1, r7
 80065fc:	4650      	mov	r0, sl
 80065fe:	47b0      	blx	r6
 8006600:	f8d8 3000 	ldr.w	r3, [r8]
 8006604:	6821      	ldr	r1, [r4, #0]
 8006606:	1d1a      	adds	r2, r3, #4
 8006608:	f8c8 2000 	str.w	r2, [r8]
 800660c:	f011 0f20 	tst.w	r1, #32
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	d00f      	beq.n	8006634 <_scanf_i+0x1c8>
 8006614:	6018      	str	r0, [r3, #0]
 8006616:	68e3      	ldr	r3, [r4, #12]
 8006618:	3301      	adds	r3, #1
 800661a:	60e3      	str	r3, [r4, #12]
 800661c:	6923      	ldr	r3, [r4, #16]
 800661e:	1bed      	subs	r5, r5, r7
 8006620:	445d      	add	r5, fp
 8006622:	442b      	add	r3, r5
 8006624:	6123      	str	r3, [r4, #16]
 8006626:	2000      	movs	r0, #0
 8006628:	b007      	add	sp, #28
 800662a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800662e:	f04f 0b00 	mov.w	fp, #0
 8006632:	e7ca      	b.n	80065ca <_scanf_i+0x15e>
 8006634:	07ca      	lsls	r2, r1, #31
 8006636:	bf4c      	ite	mi
 8006638:	8018      	strhmi	r0, [r3, #0]
 800663a:	6018      	strpl	r0, [r3, #0]
 800663c:	e7eb      	b.n	8006616 <_scanf_i+0x1aa>
 800663e:	2001      	movs	r0, #1
 8006640:	e7f2      	b.n	8006628 <_scanf_i+0x1bc>
 8006642:	bf00      	nop
 8006644:	080072a8 	.word	0x080072a8
 8006648:	08006b15 	.word	0x08006b15
 800664c:	080052d1 	.word	0x080052d1
 8006650:	080074bd 	.word	0x080074bd

08006654 <__sflush_r>:
 8006654:	898a      	ldrh	r2, [r1, #12]
 8006656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800665a:	4605      	mov	r5, r0
 800665c:	0710      	lsls	r0, r2, #28
 800665e:	460c      	mov	r4, r1
 8006660:	d458      	bmi.n	8006714 <__sflush_r+0xc0>
 8006662:	684b      	ldr	r3, [r1, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	dc05      	bgt.n	8006674 <__sflush_r+0x20>
 8006668:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800666a:	2b00      	cmp	r3, #0
 800666c:	dc02      	bgt.n	8006674 <__sflush_r+0x20>
 800666e:	2000      	movs	r0, #0
 8006670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006674:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006676:	2e00      	cmp	r6, #0
 8006678:	d0f9      	beq.n	800666e <__sflush_r+0x1a>
 800667a:	2300      	movs	r3, #0
 800667c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006680:	682f      	ldr	r7, [r5, #0]
 8006682:	6a21      	ldr	r1, [r4, #32]
 8006684:	602b      	str	r3, [r5, #0]
 8006686:	d032      	beq.n	80066ee <__sflush_r+0x9a>
 8006688:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800668a:	89a3      	ldrh	r3, [r4, #12]
 800668c:	075a      	lsls	r2, r3, #29
 800668e:	d505      	bpl.n	800669c <__sflush_r+0x48>
 8006690:	6863      	ldr	r3, [r4, #4]
 8006692:	1ac0      	subs	r0, r0, r3
 8006694:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006696:	b10b      	cbz	r3, 800669c <__sflush_r+0x48>
 8006698:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800669a:	1ac0      	subs	r0, r0, r3
 800669c:	2300      	movs	r3, #0
 800669e:	4602      	mov	r2, r0
 80066a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066a2:	6a21      	ldr	r1, [r4, #32]
 80066a4:	4628      	mov	r0, r5
 80066a6:	47b0      	blx	r6
 80066a8:	1c43      	adds	r3, r0, #1
 80066aa:	89a3      	ldrh	r3, [r4, #12]
 80066ac:	d106      	bne.n	80066bc <__sflush_r+0x68>
 80066ae:	6829      	ldr	r1, [r5, #0]
 80066b0:	291d      	cmp	r1, #29
 80066b2:	d82b      	bhi.n	800670c <__sflush_r+0xb8>
 80066b4:	4a29      	ldr	r2, [pc, #164]	; (800675c <__sflush_r+0x108>)
 80066b6:	410a      	asrs	r2, r1
 80066b8:	07d6      	lsls	r6, r2, #31
 80066ba:	d427      	bmi.n	800670c <__sflush_r+0xb8>
 80066bc:	2200      	movs	r2, #0
 80066be:	6062      	str	r2, [r4, #4]
 80066c0:	04d9      	lsls	r1, r3, #19
 80066c2:	6922      	ldr	r2, [r4, #16]
 80066c4:	6022      	str	r2, [r4, #0]
 80066c6:	d504      	bpl.n	80066d2 <__sflush_r+0x7e>
 80066c8:	1c42      	adds	r2, r0, #1
 80066ca:	d101      	bne.n	80066d0 <__sflush_r+0x7c>
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	b903      	cbnz	r3, 80066d2 <__sflush_r+0x7e>
 80066d0:	6560      	str	r0, [r4, #84]	; 0x54
 80066d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066d4:	602f      	str	r7, [r5, #0]
 80066d6:	2900      	cmp	r1, #0
 80066d8:	d0c9      	beq.n	800666e <__sflush_r+0x1a>
 80066da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066de:	4299      	cmp	r1, r3
 80066e0:	d002      	beq.n	80066e8 <__sflush_r+0x94>
 80066e2:	4628      	mov	r0, r5
 80066e4:	f7ff f976 	bl	80059d4 <_free_r>
 80066e8:	2000      	movs	r0, #0
 80066ea:	6360      	str	r0, [r4, #52]	; 0x34
 80066ec:	e7c0      	b.n	8006670 <__sflush_r+0x1c>
 80066ee:	2301      	movs	r3, #1
 80066f0:	4628      	mov	r0, r5
 80066f2:	47b0      	blx	r6
 80066f4:	1c41      	adds	r1, r0, #1
 80066f6:	d1c8      	bne.n	800668a <__sflush_r+0x36>
 80066f8:	682b      	ldr	r3, [r5, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0c5      	beq.n	800668a <__sflush_r+0x36>
 80066fe:	2b1d      	cmp	r3, #29
 8006700:	d001      	beq.n	8006706 <__sflush_r+0xb2>
 8006702:	2b16      	cmp	r3, #22
 8006704:	d101      	bne.n	800670a <__sflush_r+0xb6>
 8006706:	602f      	str	r7, [r5, #0]
 8006708:	e7b1      	b.n	800666e <__sflush_r+0x1a>
 800670a:	89a3      	ldrh	r3, [r4, #12]
 800670c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006710:	81a3      	strh	r3, [r4, #12]
 8006712:	e7ad      	b.n	8006670 <__sflush_r+0x1c>
 8006714:	690f      	ldr	r7, [r1, #16]
 8006716:	2f00      	cmp	r7, #0
 8006718:	d0a9      	beq.n	800666e <__sflush_r+0x1a>
 800671a:	0793      	lsls	r3, r2, #30
 800671c:	680e      	ldr	r6, [r1, #0]
 800671e:	bf08      	it	eq
 8006720:	694b      	ldreq	r3, [r1, #20]
 8006722:	600f      	str	r7, [r1, #0]
 8006724:	bf18      	it	ne
 8006726:	2300      	movne	r3, #0
 8006728:	eba6 0807 	sub.w	r8, r6, r7
 800672c:	608b      	str	r3, [r1, #8]
 800672e:	f1b8 0f00 	cmp.w	r8, #0
 8006732:	dd9c      	ble.n	800666e <__sflush_r+0x1a>
 8006734:	6a21      	ldr	r1, [r4, #32]
 8006736:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006738:	4643      	mov	r3, r8
 800673a:	463a      	mov	r2, r7
 800673c:	4628      	mov	r0, r5
 800673e:	47b0      	blx	r6
 8006740:	2800      	cmp	r0, #0
 8006742:	dc06      	bgt.n	8006752 <__sflush_r+0xfe>
 8006744:	89a3      	ldrh	r3, [r4, #12]
 8006746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800674a:	81a3      	strh	r3, [r4, #12]
 800674c:	f04f 30ff 	mov.w	r0, #4294967295
 8006750:	e78e      	b.n	8006670 <__sflush_r+0x1c>
 8006752:	4407      	add	r7, r0
 8006754:	eba8 0800 	sub.w	r8, r8, r0
 8006758:	e7e9      	b.n	800672e <__sflush_r+0xda>
 800675a:	bf00      	nop
 800675c:	dfbffffe 	.word	0xdfbffffe

08006760 <_fflush_r>:
 8006760:	b538      	push	{r3, r4, r5, lr}
 8006762:	690b      	ldr	r3, [r1, #16]
 8006764:	4605      	mov	r5, r0
 8006766:	460c      	mov	r4, r1
 8006768:	b913      	cbnz	r3, 8006770 <_fflush_r+0x10>
 800676a:	2500      	movs	r5, #0
 800676c:	4628      	mov	r0, r5
 800676e:	bd38      	pop	{r3, r4, r5, pc}
 8006770:	b118      	cbz	r0, 800677a <_fflush_r+0x1a>
 8006772:	6a03      	ldr	r3, [r0, #32]
 8006774:	b90b      	cbnz	r3, 800677a <_fflush_r+0x1a>
 8006776:	f7fe fe43 	bl	8005400 <__sinit>
 800677a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d0f3      	beq.n	800676a <_fflush_r+0xa>
 8006782:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006784:	07d0      	lsls	r0, r2, #31
 8006786:	d404      	bmi.n	8006792 <_fflush_r+0x32>
 8006788:	0599      	lsls	r1, r3, #22
 800678a:	d402      	bmi.n	8006792 <_fflush_r+0x32>
 800678c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800678e:	f7ff f8ea 	bl	8005966 <__retarget_lock_acquire_recursive>
 8006792:	4628      	mov	r0, r5
 8006794:	4621      	mov	r1, r4
 8006796:	f7ff ff5d 	bl	8006654 <__sflush_r>
 800679a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800679c:	07da      	lsls	r2, r3, #31
 800679e:	4605      	mov	r5, r0
 80067a0:	d4e4      	bmi.n	800676c <_fflush_r+0xc>
 80067a2:	89a3      	ldrh	r3, [r4, #12]
 80067a4:	059b      	lsls	r3, r3, #22
 80067a6:	d4e1      	bmi.n	800676c <_fflush_r+0xc>
 80067a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067aa:	f7ff f8dd 	bl	8005968 <__retarget_lock_release_recursive>
 80067ae:	e7dd      	b.n	800676c <_fflush_r+0xc>

080067b0 <fiprintf>:
 80067b0:	b40e      	push	{r1, r2, r3}
 80067b2:	b503      	push	{r0, r1, lr}
 80067b4:	4601      	mov	r1, r0
 80067b6:	ab03      	add	r3, sp, #12
 80067b8:	4805      	ldr	r0, [pc, #20]	; (80067d0 <fiprintf+0x20>)
 80067ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80067be:	6800      	ldr	r0, [r0, #0]
 80067c0:	9301      	str	r3, [sp, #4]
 80067c2:	f7ff fb4f 	bl	8005e64 <_vfiprintf_r>
 80067c6:	b002      	add	sp, #8
 80067c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80067cc:	b003      	add	sp, #12
 80067ce:	4770      	bx	lr
 80067d0:	20000068 	.word	0x20000068

080067d4 <__swhatbuf_r>:
 80067d4:	b570      	push	{r4, r5, r6, lr}
 80067d6:	460c      	mov	r4, r1
 80067d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067dc:	2900      	cmp	r1, #0
 80067de:	b096      	sub	sp, #88	; 0x58
 80067e0:	4615      	mov	r5, r2
 80067e2:	461e      	mov	r6, r3
 80067e4:	da0d      	bge.n	8006802 <__swhatbuf_r+0x2e>
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80067ec:	f04f 0100 	mov.w	r1, #0
 80067f0:	bf0c      	ite	eq
 80067f2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80067f6:	2340      	movne	r3, #64	; 0x40
 80067f8:	2000      	movs	r0, #0
 80067fa:	6031      	str	r1, [r6, #0]
 80067fc:	602b      	str	r3, [r5, #0]
 80067fe:	b016      	add	sp, #88	; 0x58
 8006800:	bd70      	pop	{r4, r5, r6, pc}
 8006802:	466a      	mov	r2, sp
 8006804:	f000 f8bc 	bl	8006980 <_fstat_r>
 8006808:	2800      	cmp	r0, #0
 800680a:	dbec      	blt.n	80067e6 <__swhatbuf_r+0x12>
 800680c:	9901      	ldr	r1, [sp, #4]
 800680e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006812:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006816:	4259      	negs	r1, r3
 8006818:	4159      	adcs	r1, r3
 800681a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800681e:	e7eb      	b.n	80067f8 <__swhatbuf_r+0x24>

08006820 <__smakebuf_r>:
 8006820:	898b      	ldrh	r3, [r1, #12]
 8006822:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006824:	079d      	lsls	r5, r3, #30
 8006826:	4606      	mov	r6, r0
 8006828:	460c      	mov	r4, r1
 800682a:	d507      	bpl.n	800683c <__smakebuf_r+0x1c>
 800682c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006830:	6023      	str	r3, [r4, #0]
 8006832:	6123      	str	r3, [r4, #16]
 8006834:	2301      	movs	r3, #1
 8006836:	6163      	str	r3, [r4, #20]
 8006838:	b002      	add	sp, #8
 800683a:	bd70      	pop	{r4, r5, r6, pc}
 800683c:	ab01      	add	r3, sp, #4
 800683e:	466a      	mov	r2, sp
 8006840:	f7ff ffc8 	bl	80067d4 <__swhatbuf_r>
 8006844:	9900      	ldr	r1, [sp, #0]
 8006846:	4605      	mov	r5, r0
 8006848:	4630      	mov	r0, r6
 800684a:	f7fe fc33 	bl	80050b4 <_malloc_r>
 800684e:	b948      	cbnz	r0, 8006864 <__smakebuf_r+0x44>
 8006850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006854:	059a      	lsls	r2, r3, #22
 8006856:	d4ef      	bmi.n	8006838 <__smakebuf_r+0x18>
 8006858:	f023 0303 	bic.w	r3, r3, #3
 800685c:	f043 0302 	orr.w	r3, r3, #2
 8006860:	81a3      	strh	r3, [r4, #12]
 8006862:	e7e3      	b.n	800682c <__smakebuf_r+0xc>
 8006864:	89a3      	ldrh	r3, [r4, #12]
 8006866:	6020      	str	r0, [r4, #0]
 8006868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800686c:	81a3      	strh	r3, [r4, #12]
 800686e:	9b00      	ldr	r3, [sp, #0]
 8006870:	6163      	str	r3, [r4, #20]
 8006872:	9b01      	ldr	r3, [sp, #4]
 8006874:	6120      	str	r0, [r4, #16]
 8006876:	b15b      	cbz	r3, 8006890 <__smakebuf_r+0x70>
 8006878:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800687c:	4630      	mov	r0, r6
 800687e:	f000 f891 	bl	80069a4 <_isatty_r>
 8006882:	b128      	cbz	r0, 8006890 <__smakebuf_r+0x70>
 8006884:	89a3      	ldrh	r3, [r4, #12]
 8006886:	f023 0303 	bic.w	r3, r3, #3
 800688a:	f043 0301 	orr.w	r3, r3, #1
 800688e:	81a3      	strh	r3, [r4, #12]
 8006890:	89a3      	ldrh	r3, [r4, #12]
 8006892:	431d      	orrs	r5, r3
 8006894:	81a5      	strh	r5, [r4, #12]
 8006896:	e7cf      	b.n	8006838 <__smakebuf_r+0x18>

08006898 <__sccl>:
 8006898:	b570      	push	{r4, r5, r6, lr}
 800689a:	780b      	ldrb	r3, [r1, #0]
 800689c:	4604      	mov	r4, r0
 800689e:	2b5e      	cmp	r3, #94	; 0x5e
 80068a0:	bf0b      	itete	eq
 80068a2:	784b      	ldrbeq	r3, [r1, #1]
 80068a4:	1c4a      	addne	r2, r1, #1
 80068a6:	1c8a      	addeq	r2, r1, #2
 80068a8:	2100      	movne	r1, #0
 80068aa:	bf08      	it	eq
 80068ac:	2101      	moveq	r1, #1
 80068ae:	3801      	subs	r0, #1
 80068b0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80068b4:	f800 1f01 	strb.w	r1, [r0, #1]!
 80068b8:	42a8      	cmp	r0, r5
 80068ba:	d1fb      	bne.n	80068b4 <__sccl+0x1c>
 80068bc:	b90b      	cbnz	r3, 80068c2 <__sccl+0x2a>
 80068be:	1e50      	subs	r0, r2, #1
 80068c0:	bd70      	pop	{r4, r5, r6, pc}
 80068c2:	f081 0101 	eor.w	r1, r1, #1
 80068c6:	54e1      	strb	r1, [r4, r3]
 80068c8:	4610      	mov	r0, r2
 80068ca:	4602      	mov	r2, r0
 80068cc:	f812 5b01 	ldrb.w	r5, [r2], #1
 80068d0:	2d2d      	cmp	r5, #45	; 0x2d
 80068d2:	d005      	beq.n	80068e0 <__sccl+0x48>
 80068d4:	2d5d      	cmp	r5, #93	; 0x5d
 80068d6:	d016      	beq.n	8006906 <__sccl+0x6e>
 80068d8:	2d00      	cmp	r5, #0
 80068da:	d0f1      	beq.n	80068c0 <__sccl+0x28>
 80068dc:	462b      	mov	r3, r5
 80068de:	e7f2      	b.n	80068c6 <__sccl+0x2e>
 80068e0:	7846      	ldrb	r6, [r0, #1]
 80068e2:	2e5d      	cmp	r6, #93	; 0x5d
 80068e4:	d0fa      	beq.n	80068dc <__sccl+0x44>
 80068e6:	42b3      	cmp	r3, r6
 80068e8:	dcf8      	bgt.n	80068dc <__sccl+0x44>
 80068ea:	3002      	adds	r0, #2
 80068ec:	461a      	mov	r2, r3
 80068ee:	3201      	adds	r2, #1
 80068f0:	4296      	cmp	r6, r2
 80068f2:	54a1      	strb	r1, [r4, r2]
 80068f4:	dcfb      	bgt.n	80068ee <__sccl+0x56>
 80068f6:	1af2      	subs	r2, r6, r3
 80068f8:	3a01      	subs	r2, #1
 80068fa:	1c5d      	adds	r5, r3, #1
 80068fc:	42b3      	cmp	r3, r6
 80068fe:	bfa8      	it	ge
 8006900:	2200      	movge	r2, #0
 8006902:	18ab      	adds	r3, r5, r2
 8006904:	e7e1      	b.n	80068ca <__sccl+0x32>
 8006906:	4610      	mov	r0, r2
 8006908:	e7da      	b.n	80068c0 <__sccl+0x28>

0800690a <__submore>:
 800690a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800690e:	460c      	mov	r4, r1
 8006910:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006912:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006916:	4299      	cmp	r1, r3
 8006918:	d11d      	bne.n	8006956 <__submore+0x4c>
 800691a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800691e:	f7fe fbc9 	bl	80050b4 <_malloc_r>
 8006922:	b918      	cbnz	r0, 800692c <__submore+0x22>
 8006924:	f04f 30ff 	mov.w	r0, #4294967295
 8006928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800692c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006930:	63a3      	str	r3, [r4, #56]	; 0x38
 8006932:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8006936:	6360      	str	r0, [r4, #52]	; 0x34
 8006938:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800693c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006940:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8006944:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006948:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800694c:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8006950:	6020      	str	r0, [r4, #0]
 8006952:	2000      	movs	r0, #0
 8006954:	e7e8      	b.n	8006928 <__submore+0x1e>
 8006956:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8006958:	0077      	lsls	r7, r6, #1
 800695a:	463a      	mov	r2, r7
 800695c:	f000 f839 	bl	80069d2 <_realloc_r>
 8006960:	4605      	mov	r5, r0
 8006962:	2800      	cmp	r0, #0
 8006964:	d0de      	beq.n	8006924 <__submore+0x1a>
 8006966:	eb00 0806 	add.w	r8, r0, r6
 800696a:	4601      	mov	r1, r0
 800696c:	4632      	mov	r2, r6
 800696e:	4640      	mov	r0, r8
 8006970:	f7ff f803 	bl	800597a <memcpy>
 8006974:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8006978:	f8c4 8000 	str.w	r8, [r4]
 800697c:	e7e9      	b.n	8006952 <__submore+0x48>
	...

08006980 <_fstat_r>:
 8006980:	b538      	push	{r3, r4, r5, lr}
 8006982:	4d07      	ldr	r5, [pc, #28]	; (80069a0 <_fstat_r+0x20>)
 8006984:	2300      	movs	r3, #0
 8006986:	4604      	mov	r4, r0
 8006988:	4608      	mov	r0, r1
 800698a:	4611      	mov	r1, r2
 800698c:	602b      	str	r3, [r5, #0]
 800698e:	f7fa fabe 	bl	8000f0e <_fstat>
 8006992:	1c43      	adds	r3, r0, #1
 8006994:	d102      	bne.n	800699c <_fstat_r+0x1c>
 8006996:	682b      	ldr	r3, [r5, #0]
 8006998:	b103      	cbz	r3, 800699c <_fstat_r+0x1c>
 800699a:	6023      	str	r3, [r4, #0]
 800699c:	bd38      	pop	{r3, r4, r5, pc}
 800699e:	bf00      	nop
 80069a0:	20004eac 	.word	0x20004eac

080069a4 <_isatty_r>:
 80069a4:	b538      	push	{r3, r4, r5, lr}
 80069a6:	4d06      	ldr	r5, [pc, #24]	; (80069c0 <_isatty_r+0x1c>)
 80069a8:	2300      	movs	r3, #0
 80069aa:	4604      	mov	r4, r0
 80069ac:	4608      	mov	r0, r1
 80069ae:	602b      	str	r3, [r5, #0]
 80069b0:	f7fa fabd 	bl	8000f2e <_isatty>
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	d102      	bne.n	80069be <_isatty_r+0x1a>
 80069b8:	682b      	ldr	r3, [r5, #0]
 80069ba:	b103      	cbz	r3, 80069be <_isatty_r+0x1a>
 80069bc:	6023      	str	r3, [r4, #0]
 80069be:	bd38      	pop	{r3, r4, r5, pc}
 80069c0:	20004eac 	.word	0x20004eac

080069c4 <abort>:
 80069c4:	b508      	push	{r3, lr}
 80069c6:	2006      	movs	r0, #6
 80069c8:	f000 f8ce 	bl	8006b68 <raise>
 80069cc:	2001      	movs	r0, #1
 80069ce:	f7fa fa4f 	bl	8000e70 <_exit>

080069d2 <_realloc_r>:
 80069d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069d6:	4680      	mov	r8, r0
 80069d8:	4614      	mov	r4, r2
 80069da:	460e      	mov	r6, r1
 80069dc:	b921      	cbnz	r1, 80069e8 <_realloc_r+0x16>
 80069de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069e2:	4611      	mov	r1, r2
 80069e4:	f7fe bb66 	b.w	80050b4 <_malloc_r>
 80069e8:	b92a      	cbnz	r2, 80069f6 <_realloc_r+0x24>
 80069ea:	f7fe fff3 	bl	80059d4 <_free_r>
 80069ee:	4625      	mov	r5, r4
 80069f0:	4628      	mov	r0, r5
 80069f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069f6:	f000 f8d3 	bl	8006ba0 <_malloc_usable_size_r>
 80069fa:	4284      	cmp	r4, r0
 80069fc:	4607      	mov	r7, r0
 80069fe:	d802      	bhi.n	8006a06 <_realloc_r+0x34>
 8006a00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a04:	d812      	bhi.n	8006a2c <_realloc_r+0x5a>
 8006a06:	4621      	mov	r1, r4
 8006a08:	4640      	mov	r0, r8
 8006a0a:	f7fe fb53 	bl	80050b4 <_malloc_r>
 8006a0e:	4605      	mov	r5, r0
 8006a10:	2800      	cmp	r0, #0
 8006a12:	d0ed      	beq.n	80069f0 <_realloc_r+0x1e>
 8006a14:	42bc      	cmp	r4, r7
 8006a16:	4622      	mov	r2, r4
 8006a18:	4631      	mov	r1, r6
 8006a1a:	bf28      	it	cs
 8006a1c:	463a      	movcs	r2, r7
 8006a1e:	f7fe ffac 	bl	800597a <memcpy>
 8006a22:	4631      	mov	r1, r6
 8006a24:	4640      	mov	r0, r8
 8006a26:	f7fe ffd5 	bl	80059d4 <_free_r>
 8006a2a:	e7e1      	b.n	80069f0 <_realloc_r+0x1e>
 8006a2c:	4635      	mov	r5, r6
 8006a2e:	e7df      	b.n	80069f0 <_realloc_r+0x1e>

08006a30 <_strtoul_l.constprop.0>:
 8006a30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a34:	4f36      	ldr	r7, [pc, #216]	; (8006b10 <_strtoul_l.constprop.0+0xe0>)
 8006a36:	4686      	mov	lr, r0
 8006a38:	460d      	mov	r5, r1
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a40:	5d3e      	ldrb	r6, [r7, r4]
 8006a42:	f016 0608 	ands.w	r6, r6, #8
 8006a46:	d1f8      	bne.n	8006a3a <_strtoul_l.constprop.0+0xa>
 8006a48:	2c2d      	cmp	r4, #45	; 0x2d
 8006a4a:	d130      	bne.n	8006aae <_strtoul_l.constprop.0+0x7e>
 8006a4c:	782c      	ldrb	r4, [r5, #0]
 8006a4e:	2601      	movs	r6, #1
 8006a50:	1c85      	adds	r5, r0, #2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d057      	beq.n	8006b06 <_strtoul_l.constprop.0+0xd6>
 8006a56:	2b10      	cmp	r3, #16
 8006a58:	d109      	bne.n	8006a6e <_strtoul_l.constprop.0+0x3e>
 8006a5a:	2c30      	cmp	r4, #48	; 0x30
 8006a5c:	d107      	bne.n	8006a6e <_strtoul_l.constprop.0+0x3e>
 8006a5e:	7828      	ldrb	r0, [r5, #0]
 8006a60:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006a64:	2858      	cmp	r0, #88	; 0x58
 8006a66:	d149      	bne.n	8006afc <_strtoul_l.constprop.0+0xcc>
 8006a68:	786c      	ldrb	r4, [r5, #1]
 8006a6a:	2310      	movs	r3, #16
 8006a6c:	3502      	adds	r5, #2
 8006a6e:	f04f 38ff 	mov.w	r8, #4294967295
 8006a72:	2700      	movs	r7, #0
 8006a74:	fbb8 f8f3 	udiv	r8, r8, r3
 8006a78:	fb03 f908 	mul.w	r9, r3, r8
 8006a7c:	ea6f 0909 	mvn.w	r9, r9
 8006a80:	4638      	mov	r0, r7
 8006a82:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006a86:	f1bc 0f09 	cmp.w	ip, #9
 8006a8a:	d815      	bhi.n	8006ab8 <_strtoul_l.constprop.0+0x88>
 8006a8c:	4664      	mov	r4, ip
 8006a8e:	42a3      	cmp	r3, r4
 8006a90:	dd23      	ble.n	8006ada <_strtoul_l.constprop.0+0xaa>
 8006a92:	f1b7 3fff 	cmp.w	r7, #4294967295
 8006a96:	d007      	beq.n	8006aa8 <_strtoul_l.constprop.0+0x78>
 8006a98:	4580      	cmp	r8, r0
 8006a9a:	d31b      	bcc.n	8006ad4 <_strtoul_l.constprop.0+0xa4>
 8006a9c:	d101      	bne.n	8006aa2 <_strtoul_l.constprop.0+0x72>
 8006a9e:	45a1      	cmp	r9, r4
 8006aa0:	db18      	blt.n	8006ad4 <_strtoul_l.constprop.0+0xa4>
 8006aa2:	fb00 4003 	mla	r0, r0, r3, r4
 8006aa6:	2701      	movs	r7, #1
 8006aa8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006aac:	e7e9      	b.n	8006a82 <_strtoul_l.constprop.0+0x52>
 8006aae:	2c2b      	cmp	r4, #43	; 0x2b
 8006ab0:	bf04      	itt	eq
 8006ab2:	782c      	ldrbeq	r4, [r5, #0]
 8006ab4:	1c85      	addeq	r5, r0, #2
 8006ab6:	e7cc      	b.n	8006a52 <_strtoul_l.constprop.0+0x22>
 8006ab8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006abc:	f1bc 0f19 	cmp.w	ip, #25
 8006ac0:	d801      	bhi.n	8006ac6 <_strtoul_l.constprop.0+0x96>
 8006ac2:	3c37      	subs	r4, #55	; 0x37
 8006ac4:	e7e3      	b.n	8006a8e <_strtoul_l.constprop.0+0x5e>
 8006ac6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006aca:	f1bc 0f19 	cmp.w	ip, #25
 8006ace:	d804      	bhi.n	8006ada <_strtoul_l.constprop.0+0xaa>
 8006ad0:	3c57      	subs	r4, #87	; 0x57
 8006ad2:	e7dc      	b.n	8006a8e <_strtoul_l.constprop.0+0x5e>
 8006ad4:	f04f 37ff 	mov.w	r7, #4294967295
 8006ad8:	e7e6      	b.n	8006aa8 <_strtoul_l.constprop.0+0x78>
 8006ada:	1c7b      	adds	r3, r7, #1
 8006adc:	d106      	bne.n	8006aec <_strtoul_l.constprop.0+0xbc>
 8006ade:	2322      	movs	r3, #34	; 0x22
 8006ae0:	f8ce 3000 	str.w	r3, [lr]
 8006ae4:	4638      	mov	r0, r7
 8006ae6:	b932      	cbnz	r2, 8006af6 <_strtoul_l.constprop.0+0xc6>
 8006ae8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006aec:	b106      	cbz	r6, 8006af0 <_strtoul_l.constprop.0+0xc0>
 8006aee:	4240      	negs	r0, r0
 8006af0:	2a00      	cmp	r2, #0
 8006af2:	d0f9      	beq.n	8006ae8 <_strtoul_l.constprop.0+0xb8>
 8006af4:	b107      	cbz	r7, 8006af8 <_strtoul_l.constprop.0+0xc8>
 8006af6:	1e69      	subs	r1, r5, #1
 8006af8:	6011      	str	r1, [r2, #0]
 8006afa:	e7f5      	b.n	8006ae8 <_strtoul_l.constprop.0+0xb8>
 8006afc:	2430      	movs	r4, #48	; 0x30
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1b5      	bne.n	8006a6e <_strtoul_l.constprop.0+0x3e>
 8006b02:	2308      	movs	r3, #8
 8006b04:	e7b3      	b.n	8006a6e <_strtoul_l.constprop.0+0x3e>
 8006b06:	2c30      	cmp	r4, #48	; 0x30
 8006b08:	d0a9      	beq.n	8006a5e <_strtoul_l.constprop.0+0x2e>
 8006b0a:	230a      	movs	r3, #10
 8006b0c:	e7af      	b.n	8006a6e <_strtoul_l.constprop.0+0x3e>
 8006b0e:	bf00      	nop
 8006b10:	080072cd 	.word	0x080072cd

08006b14 <_strtoul_r>:
 8006b14:	f7ff bf8c 	b.w	8006a30 <_strtoul_l.constprop.0>

08006b18 <_raise_r>:
 8006b18:	291f      	cmp	r1, #31
 8006b1a:	b538      	push	{r3, r4, r5, lr}
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	460d      	mov	r5, r1
 8006b20:	d904      	bls.n	8006b2c <_raise_r+0x14>
 8006b22:	2316      	movs	r3, #22
 8006b24:	6003      	str	r3, [r0, #0]
 8006b26:	f04f 30ff 	mov.w	r0, #4294967295
 8006b2a:	bd38      	pop	{r3, r4, r5, pc}
 8006b2c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006b2e:	b112      	cbz	r2, 8006b36 <_raise_r+0x1e>
 8006b30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b34:	b94b      	cbnz	r3, 8006b4a <_raise_r+0x32>
 8006b36:	4620      	mov	r0, r4
 8006b38:	f000 f830 	bl	8006b9c <_getpid_r>
 8006b3c:	462a      	mov	r2, r5
 8006b3e:	4601      	mov	r1, r0
 8006b40:	4620      	mov	r0, r4
 8006b42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b46:	f000 b817 	b.w	8006b78 <_kill_r>
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d00a      	beq.n	8006b64 <_raise_r+0x4c>
 8006b4e:	1c59      	adds	r1, r3, #1
 8006b50:	d103      	bne.n	8006b5a <_raise_r+0x42>
 8006b52:	2316      	movs	r3, #22
 8006b54:	6003      	str	r3, [r0, #0]
 8006b56:	2001      	movs	r0, #1
 8006b58:	e7e7      	b.n	8006b2a <_raise_r+0x12>
 8006b5a:	2400      	movs	r4, #0
 8006b5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006b60:	4628      	mov	r0, r5
 8006b62:	4798      	blx	r3
 8006b64:	2000      	movs	r0, #0
 8006b66:	e7e0      	b.n	8006b2a <_raise_r+0x12>

08006b68 <raise>:
 8006b68:	4b02      	ldr	r3, [pc, #8]	; (8006b74 <raise+0xc>)
 8006b6a:	4601      	mov	r1, r0
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	f7ff bfd3 	b.w	8006b18 <_raise_r>
 8006b72:	bf00      	nop
 8006b74:	20000068 	.word	0x20000068

08006b78 <_kill_r>:
 8006b78:	b538      	push	{r3, r4, r5, lr}
 8006b7a:	4d07      	ldr	r5, [pc, #28]	; (8006b98 <_kill_r+0x20>)
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	4604      	mov	r4, r0
 8006b80:	4608      	mov	r0, r1
 8006b82:	4611      	mov	r1, r2
 8006b84:	602b      	str	r3, [r5, #0]
 8006b86:	f7fa f963 	bl	8000e50 <_kill>
 8006b8a:	1c43      	adds	r3, r0, #1
 8006b8c:	d102      	bne.n	8006b94 <_kill_r+0x1c>
 8006b8e:	682b      	ldr	r3, [r5, #0]
 8006b90:	b103      	cbz	r3, 8006b94 <_kill_r+0x1c>
 8006b92:	6023      	str	r3, [r4, #0]
 8006b94:	bd38      	pop	{r3, r4, r5, pc}
 8006b96:	bf00      	nop
 8006b98:	20004eac 	.word	0x20004eac

08006b9c <_getpid_r>:
 8006b9c:	f7fa b950 	b.w	8000e40 <_getpid>

08006ba0 <_malloc_usable_size_r>:
 8006ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ba4:	1f18      	subs	r0, r3, #4
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	bfbc      	itt	lt
 8006baa:	580b      	ldrlt	r3, [r1, r0]
 8006bac:	18c0      	addlt	r0, r0, r3
 8006bae:	4770      	bx	lr

08006bb0 <_init>:
 8006bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bb2:	bf00      	nop
 8006bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bb6:	bc08      	pop	{r3}
 8006bb8:	469e      	mov	lr, r3
 8006bba:	4770      	bx	lr

08006bbc <_fini>:
 8006bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bbe:	bf00      	nop
 8006bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bc2:	bc08      	pop	{r3}
 8006bc4:	469e      	mov	lr, r3
 8006bc6:	4770      	bx	lr
