{
	"author": ["Manuel E. Acacio", "José González", "José M. García", "José Duato"],
	"booktitle": "PDP",
	"crossref": "conf/pdp/2002",
	"dblpkey": "conf/pdp/AcacioGGD02",
	"ee": ["http://dx.doi.org/10.1109/EMPDP.2002.994312", "http://doi.ieeecomputersociety.org/10.1109/EMPDP.2002.994312"],
	"pages": "368-375",
	"publisher": "IEEE Computer Society",
	"stemmed": ["reduc", "the", "latenc", "of", "l", "miss", "in", "share", "memori", "multiprocessor", "through", "on", "chip", "directori", "integr"],
	"tag": ["integration", "latency", "multi"],
	"title": "Reducing the Latency of L2 Misses in Shared-Memory Multiprocessors through On-Chip Directory Integration",
	"type": "inproceedings",
	"url": "db/conf/pdp/pdp2002.html#AcacioGGD02",
	"year": 2002
}