# 100-Days-of-RTL
HiðŸ‘‹ I'm Ashok G R,a VLSI enthusiast. I'm using Xilinx Vivado 2022.1 for simulation of RTL codes(Verilog).

Here is the list of Day wise RTL Codes:-

Day 1: Basic Gates by using Gate Level Modelling

Day 2: Basic gates by using Behavioral & Data Flow Modelling

Day 3: Implementaion of Basic gates using NAND Gate

Day 4: Implementaion of Basic gates using NOR Gate

Day 5: 4bit Binary to Gray conversion

Day 6: 4bit Gray to Binary conversion

Day 7: BCD to Excess3 Conversion

Day 8: BCD to Binary Conversion

Day 9: Binary to BCD Conversion
