/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Wed Apr 19 17:03:51 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkpipelined.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_23("", 0u);
static std::string const __str_literal_10("\n", 1u);
static std::string const __str_literal_47(" ALU output: %x", 15u);
static std::string const __str_literal_45(" Ctrl instr ", 12u);
static std::string const __str_literal_44(" MEM ", 5u);
static std::string const __str_literal_43(" MMIO ", 6u);
static std::string const __str_literal_35(" Potential r1: %x, Potential r2: %x", 35u);
static std::string const __str_literal_46(" Standard instr ", 16u);
static std::string const __str_literal_32(" }", 2u);
static std::string const __str_literal_31("'h%h", 4u);
static std::string const __str_literal_17(", ", 2u);
static std::string const __str_literal_4("C\t1", 3u);
static std::string const __str_literal_33("D", 1u);
static std::string const __str_literal_13("DecodedInst { ", 14u);
static std::string const __str_literal_37("E", 1u);
static std::string const __str_literal_7("F", 1u);
static std::string const __str_literal_15("False", 5u);
static std::string const __str_literal_11("Fetch %x", 8u);
static std::string const __str_literal_5("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_27("ImmB", 4u);
static std::string const __str_literal_25("ImmI", 4u);
static std::string const __str_literal_29("ImmJ", 4u);
static std::string const __str_literal_26("ImmS", 4u);
static std::string const __str_literal_28("ImmU", 4u);
static std::string const __str_literal_34("Instr bits: %x", 14u);
static std::string const __str_literal_3("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_8("L\t%d\t%d\t", 8u);
static std::string const __str_literal_39("Mem { ", 6u);
static std::string const __str_literal_9("PC %x", 5u);
static std::string const __str_literal_51("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_6("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_16("True", 4u);
static std::string const __str_literal_48("W", 1u);
static std::string const __str_literal_12("[Decode] ", 9u);
static std::string const __str_literal_36("[Execute] ", 10u);
static std::string const __str_literal_38("[Execute] MMIO", 14u);
static std::string const __str_literal_49("[Writeback]", 11u);
static std::string const __str_literal_50("[Writeback] Illegal Inst, Drop and fault: ", 42u);
static std::string const __str_literal_41("addr: ", 6u);
static std::string const __str_literal_40("byte_en: ", 9u);
static std::string const __str_literal_42("data: ", 6u);
static std::string const __str_literal_21("immediateType: ", 15u);
static std::string const __str_literal_30("inst: ", 6u);
static std::string const __str_literal_14("legal: ", 7u);
static std::string const __str_literal_1("output.log", 10u);
static std::string const __str_literal_22("tagged Invalid ", 15u);
static std::string const __str_literal_24("tagged Valid ", 13u);
static std::string const __str_literal_20("valid_rd: ", 10u);
static std::string const __str_literal_18("valid_rs1: ", 11u);
static std::string const __str_literal_19("valid_rs2: ", 11u);
static std::string const __str_literal_2("w", 1u);


/* Constructor */
MOD_mkpipelined::MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_commit_id(simHdl, "commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_d2e(simHdl, "d2e", this, 222u, 2u, (tUInt8)1u, 0u),
    INST_e2w(simHdl, "e2w", this, 126u, 2u, (tUInt8)1u, 0u),
    INST_f2d(simHdl, "f2d", this, 113u, 2u, (tUInt8)1u, 0u),
    INST_fresh_id(simHdl, "fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_fromDmem_rv(simHdl,
		     "fromDmem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromImem_rv(simHdl,
		     "fromImem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromMMIO_rv(simHdl,
		     "fromMMIO_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_lfh(simHdl, "lfh", this, 32u, 0u, (tUInt8)0u),
    INST_mEpoch(simHdl, "mEpoch", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_program_counter(simHdl, "program_counter", this, 32u, 0u, (tUInt8)0u),
    INST_retired(simHdl, "retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rf_0(simHdl, "rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rf_1(simHdl, "rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rf_10(simHdl, "rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rf_11(simHdl, "rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rf_12(simHdl, "rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rf_13(simHdl, "rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rf_14(simHdl, "rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rf_15(simHdl, "rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rf_16(simHdl, "rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rf_17(simHdl, "rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rf_18(simHdl, "rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rf_19(simHdl, "rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rf_2(simHdl, "rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rf_20(simHdl, "rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rf_21(simHdl, "rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rf_22(simHdl, "rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rf_23(simHdl, "rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rf_24(simHdl, "rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rf_25(simHdl, "rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rf_26(simHdl, "rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rf_27(simHdl, "rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rf_28(simHdl, "rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rf_29(simHdl, "rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rf_3(simHdl, "rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rf_30(simHdl, "rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rf_31(simHdl, "rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rf_4(simHdl, "rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rf_5(simHdl, "rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rf_6(simHdl, "rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rf_7(simHdl, "rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rf_8(simHdl, "rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rf_9(simHdl, "rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_scoreboard(simHdl, "scoreboard", this),
    INST_squashed(simHdl, "squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_starting(simHdl, "starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toDmem_rv(simHdl,
		   "toDmem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toImem_rv(simHdl,
		   "toImem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toMMIO_rv(simHdl,
		   "toMMIO_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_toMMIO_rv_port1__read____d738(69u),
    DEF_toDmem_rv_port1__read____d734(69u),
    DEF_toImem_rv_port1__read____d730(69u),
    DEF_d2e_first____d339(222u),
    DEF_e2w_first____d557(126u),
    DEF_f2d_first____d21(113u),
    DEF_fromMMIO_rv_port1__read____d565(69u),
    DEF_fromMMIO_rv_port0__read____d740(69u),
    DEF_toMMIO_rv_port0__read____d396(69u),
    DEF_fromDmem_rv_port1__read____d567(69u),
    DEF_fromDmem_rv_port0__read____d736(69u),
    DEF_toDmem_rv_port0__read____d399(69u),
    DEF_fromImem_rv_port1__read____d24(69u),
    DEF_fromImem_rv_port0__read____d732(69u),
    DEF_toImem_rv_port0__read____d4(69u),
    DEF_TASK_fopen___d2(2863311530u),
    DEF_f2d_first__1_BITS_112_TO_48___d334(65u),
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337(222u),
    DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336(117u),
    DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549(126u),
    DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548(88u),
    DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19(113u),
    DEF__16_CONCAT_program_counter_1_CONCAT_0___d16(69u),
    DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457(69u),
    DEF__1_CONCAT_getMMIOResp_a___d739(69u),
    DEF__1_CONCAT_getDResp_a___d735(69u),
    DEF__1_CONCAT_getIResp_a___d731(69u),
    DEF__0_CONCAT_DONTCARE___d47(69u)
{
  PORT_getIResp_a.setSize(68u);
  PORT_getIResp_a.clear();
  PORT_getDResp_a.setSize(68u);
  PORT_getDResp_a.clear();
  PORT_getMMIOResp_a.setSize(68u);
  PORT_getMMIOResp_a.clear();
  PORT_getIReq.setSize(68u);
  PORT_getIReq.clear();
  PORT_getDReq.setSize(68u);
  PORT_getDReq.clear();
  PORT_getMMIOReq.setSize(68u);
  PORT_getMMIOReq.clear();
  symbol_count = 77u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkpipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "commit_id", SYM_MODULE, &INST_commit_id);
  init_symbol(&symbols[1u], "d2e", SYM_MODULE, &INST_d2e);
  init_symbol(&symbols[2u], "dEpoch__h8469", SYM_DEF, &DEF_dEpoch__h8469, 1u);
  init_symbol(&symbols[3u], "e2w", SYM_MODULE, &INST_e2w);
  init_symbol(&symbols[4u], "f2d", SYM_MODULE, &INST_f2d);
  init_symbol(&symbols[5u], "fEpoch__h5084", SYM_DEF, &DEF_fEpoch__h5084, 1u);
  init_symbol(&symbols[6u], "fresh_id", SYM_MODULE, &INST_fresh_id);
  init_symbol(&symbols[7u], "fromDmem_rv", SYM_MODULE, &INST_fromDmem_rv);
  init_symbol(&symbols[8u], "fromImem_rv", SYM_MODULE, &INST_fromImem_rv);
  init_symbol(&symbols[9u], "fromMMIO_rv", SYM_MODULE, &INST_fromMMIO_rv);
  init_symbol(&symbols[10u], "getDReq", SYM_PORT, &PORT_getDReq, 68u);
  init_symbol(&symbols[11u], "getDResp_a", SYM_PORT, &PORT_getDResp_a, 68u);
  init_symbol(&symbols[12u], "getIReq", SYM_PORT, &PORT_getIReq, 68u);
  init_symbol(&symbols[13u], "getIResp_a", SYM_PORT, &PORT_getIResp_a, 68u);
  init_symbol(&symbols[14u], "getMMIOReq", SYM_PORT, &PORT_getMMIOReq, 68u);
  init_symbol(&symbols[15u], "getMMIOResp_a", SYM_PORT, &PORT_getMMIOResp_a, 68u);
  init_symbol(&symbols[16u], "imm__h8812", SYM_DEF, &DEF_imm__h8812, 32u);
  init_symbol(&symbols[17u], "lfh", SYM_MODULE, &INST_lfh);
  init_symbol(&symbols[18u], "mEpoch", SYM_MODULE, &INST_mEpoch);
  init_symbol(&symbols[19u], "program_counter", SYM_MODULE, &INST_program_counter);
  init_symbol(&symbols[20u], "RL_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[21u], "RL_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[22u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[23u], "RL_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[24u], "RL_execute", SYM_RULE);
  init_symbol(&symbols[25u], "RL_fetch", SYM_RULE);
  init_symbol(&symbols[26u], "RL_writeback", SYM_RULE);
  init_symbol(&symbols[27u], "rd_idx__h12422", SYM_DEF, &DEF_rd_idx__h12422, 5u);
  init_symbol(&symbols[28u], "rd_idx__h5110", SYM_DEF, &DEF_rd_idx__h5110, 5u);
  init_symbol(&symbols[29u], "retired", SYM_MODULE, &INST_retired);
  init_symbol(&symbols[30u], "rf_0", SYM_MODULE, &INST_rf_0);
  init_symbol(&symbols[31u], "rf_1", SYM_MODULE, &INST_rf_1);
  init_symbol(&symbols[32u], "rf_10", SYM_MODULE, &INST_rf_10);
  init_symbol(&symbols[33u], "rf_11", SYM_MODULE, &INST_rf_11);
  init_symbol(&symbols[34u], "rf_12", SYM_MODULE, &INST_rf_12);
  init_symbol(&symbols[35u], "rf_13", SYM_MODULE, &INST_rf_13);
  init_symbol(&symbols[36u], "rf_14", SYM_MODULE, &INST_rf_14);
  init_symbol(&symbols[37u], "rf_15", SYM_MODULE, &INST_rf_15);
  init_symbol(&symbols[38u], "rf_16", SYM_MODULE, &INST_rf_16);
  init_symbol(&symbols[39u], "rf_17", SYM_MODULE, &INST_rf_17);
  init_symbol(&symbols[40u], "rf_18", SYM_MODULE, &INST_rf_18);
  init_symbol(&symbols[41u], "rf_19", SYM_MODULE, &INST_rf_19);
  init_symbol(&symbols[42u], "rf_2", SYM_MODULE, &INST_rf_2);
  init_symbol(&symbols[43u], "rf_20", SYM_MODULE, &INST_rf_20);
  init_symbol(&symbols[44u], "rf_21", SYM_MODULE, &INST_rf_21);
  init_symbol(&symbols[45u], "rf_22", SYM_MODULE, &INST_rf_22);
  init_symbol(&symbols[46u], "rf_23", SYM_MODULE, &INST_rf_23);
  init_symbol(&symbols[47u], "rf_24", SYM_MODULE, &INST_rf_24);
  init_symbol(&symbols[48u], "rf_25", SYM_MODULE, &INST_rf_25);
  init_symbol(&symbols[49u], "rf_26", SYM_MODULE, &INST_rf_26);
  init_symbol(&symbols[50u], "rf_27", SYM_MODULE, &INST_rf_27);
  init_symbol(&symbols[51u], "rf_28", SYM_MODULE, &INST_rf_28);
  init_symbol(&symbols[52u], "rf_29", SYM_MODULE, &INST_rf_29);
  init_symbol(&symbols[53u], "rf_3", SYM_MODULE, &INST_rf_3);
  init_symbol(&symbols[54u], "rf_30", SYM_MODULE, &INST_rf_30);
  init_symbol(&symbols[55u], "rf_31", SYM_MODULE, &INST_rf_31);
  init_symbol(&symbols[56u], "rf_4", SYM_MODULE, &INST_rf_4);
  init_symbol(&symbols[57u], "rf_5", SYM_MODULE, &INST_rf_5);
  init_symbol(&symbols[58u], "rf_6", SYM_MODULE, &INST_rf_6);
  init_symbol(&symbols[59u], "rf_7", SYM_MODULE, &INST_rf_7);
  init_symbol(&symbols[60u], "rf_8", SYM_MODULE, &INST_rf_8);
  init_symbol(&symbols[61u], "rf_9", SYM_MODULE, &INST_rf_9);
  init_symbol(&symbols[62u], "rs1_idx__h5108", SYM_DEF, &DEF_rs1_idx__h5108, 5u);
  init_symbol(&symbols[63u], "rs2_idx__h5109", SYM_DEF, &DEF_rs2_idx__h5109, 5u);
  init_symbol(&symbols[64u], "rv1__h8472", SYM_DEF, &DEF_rv1__h8472, 32u);
  init_symbol(&symbols[65u], "scoreboard", SYM_MODULE, &INST_scoreboard);
  init_symbol(&symbols[66u], "squashed", SYM_MODULE, &INST_squashed);
  init_symbol(&symbols[67u], "starting", SYM_MODULE, &INST_starting);
  init_symbol(&symbols[68u], "starting__h4059", SYM_DEF, &DEF_starting__h4059, 1u);
  init_symbol(&symbols[69u], "toDmem_rv", SYM_MODULE, &INST_toDmem_rv);
  init_symbol(&symbols[70u], "toImem_rv", SYM_MODULE, &INST_toImem_rv);
  init_symbol(&symbols[71u], "toMMIO_rv", SYM_MODULE, &INST_toMMIO_rv);
  init_symbol(&symbols[72u], "x__h8971", SYM_DEF, &DEF_x__h8971, 12u);
  init_symbol(&symbols[73u], "x__h9019", SYM_DEF, &DEF_x__h9019, 12u);
  init_symbol(&symbols[74u], "x__h9089", SYM_DEF, &DEF_x__h9089, 13u);
  init_symbol(&symbols[75u], "x__h9252", SYM_DEF, &DEF_x__h9252, 21u);
  init_symbol(&symbols[76u], "y__h8808", SYM_DEF, &DEF_y__h8808, 1u);
}


/* Rule actions */

void MOD_mkpipelined::RL_do_tic_logging()
{
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_starting__h4059 = INST_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4059)
      DEF_TASK_fopen___d2 = dollar_fopen("s,s", &__str_literal_1, &__str_literal_2);
    else
      DEF_TASK_fopen___d2 = 2863311530u;
  if (DEF_starting__h4059)
    INST_lfh.METH_write(DEF_TASK_fopen___d2);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4059)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d2, &__str_literal_3);
  if (DEF_starting__h4059)
    INST_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_4);
}

void MOD_mkpipelined::RL_fetch()
{
  tUInt32 DEF_x__h4521;
  tUInt64 DEF_x__h4560;
  tUInt32 DEF_x__h5065;
  tUInt64 DEF_v__h4546;
  DEF_signed_0___d15 = 0u;
  DEF_v__h4546 = INST_fresh_id.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_x__h5065 = INST_program_counter.METH_read();
  DEF_y__h8808 = INST_mEpoch.METH_read();
  DEF_x__h4560 = 281474976710655llu & (DEF_v__h4546 + 1llu);
  DEF_x__h4521 = DEF_x__h5065 + 4u;
  DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19.set_bits_in_word((tUInt32)(DEF_x__h5065 >> 15u),
										3u,
										0u,
										17u).set_whole_word((((tUInt32)(32767u & DEF_x__h5065)) << 17u) | (tUInt32)(DEF_x__h4521 >> 15u),
												    2u).set_whole_word(((((tUInt32)(32767u & DEF_x__h4521)) << 17u) | (((tUInt32)(DEF_y__h8808)) << 16u)) | (tUInt32)(DEF_v__h4546 >> 32u),
														       1u).set_whole_word((tUInt32)(DEF_v__h4546),
																	  0u);
  DEF__16_CONCAT_program_counter_1_CONCAT_0___d16.set_bits_in_word((tUInt8)16u,
								   2u,
								   0u,
								   5u).set_whole_word(DEF_x__h5065,
										      1u).set_whole_word(0u, 0u);
  INST_program_counter.METH_write(DEF_x__h4521);
  INST_fresh_id.METH_write(DEF_x__h4560);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_lfh___d3,
		    &__str_literal_5,
		    DEF_v__h4546,
		    DEF_v__h4546,
		    (tUInt8)0u);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_6,
		    DEF_v__h4546,
		    DEF_signed_0___d15,
		    &__str_literal_7);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d3,
		  &__str_literal_8,
		  DEF_v__h4546,
		  DEF_signed_0___d15);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_9, DEF_x__h5065);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_11, DEF_x__h5065);
  }
  INST_toImem_rv.METH_port0__write(DEF__16_CONCAT_program_counter_1_CONCAT_0___d16);
  INST_f2d.METH_enq(DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19);
}

void MOD_mkpipelined::RL_decode()
{
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d325;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_IF_fro_ETC___d188;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_IF_fro_ETC___d145;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d272;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d207;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d213;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d216;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d219;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d232;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d239;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d256;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d268;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d267;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d271;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d275;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d281;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d324;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d54;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d57;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d55;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d68;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d60;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d72;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d75;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BIT_25_0___d155;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d197;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d195;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d193;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d191;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d225;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d223;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d221;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d201;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d199;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d251;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d248;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d247;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_26_7_ETC___d79;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d63;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_25_4_ETC___d96;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_11_TO_7_1__ETC___d120;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d146;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d212;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d218;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d266;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d56;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d67;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d59;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d62;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d71;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d74;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d119;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b0___d192;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b1___d240;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d200;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d224;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d244;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d194;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d249;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d196;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d220;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d198;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d222;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ_0b0___d78;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ__ETC___d82;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d89;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d107;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d115;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d117;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ_0b0___d95;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ__ETC___d97;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_EQ_ETC___d129;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b1___d53;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ__ETC___d162;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_25_4_ETC___d99;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d175;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_19_TO_15_6_ETC___d128;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d132;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b0___d51;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d52;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d181;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d138;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d169;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d106;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d58;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d141;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d147;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d184;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d187;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d144;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d190;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d262;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d261;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d260;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_E_ETC___d330;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d127;
  tUInt32 DEF_rs1__h5111;
  tUInt32 DEF_rs2__h5112;
  tUInt8 DEF_fromImem_rv_port1__read__4_BIT_25___d80;
  tUInt8 DEF_x__h5279;
  tUInt8 DEF_x__h5823;
  tUInt8 DEF_x__h5365;
  tUInt8 DEF_x__h5179;
  tUInt8 DEF_x__h5568;
  tUInt32 DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d121;
  tUInt32 DEF_imemInst__h5080;
  tUInt64 DEF_current_id__h5085;
  tUInt32 DEF__read__h2256;
  tUInt32 DEF__read__h2287;
  tUInt32 DEF__read__h2318;
  tUInt32 DEF__read__h2349;
  tUInt32 DEF__read__h2380;
  tUInt32 DEF__read__h2411;
  tUInt32 DEF__read__h2442;
  tUInt32 DEF__read__h2473;
  tUInt32 DEF__read__h2504;
  tUInt32 DEF__read__h2535;
  tUInt32 DEF__read__h2566;
  tUInt32 DEF__read__h2597;
  tUInt32 DEF__read__h2628;
  tUInt32 DEF__read__h2659;
  tUInt32 DEF__read__h2690;
  tUInt32 DEF__read__h2721;
  tUInt32 DEF__read__h2752;
  tUInt32 DEF__read__h2783;
  tUInt32 DEF__read__h2814;
  tUInt32 DEF__read__h2845;
  tUInt32 DEF__read__h2876;
  tUInt32 DEF__read__h2907;
  tUInt32 DEF__read__h2938;
  tUInt32 DEF__read__h2969;
  tUInt32 DEF__read__h3000;
  tUInt32 DEF__read__h3031;
  tUInt32 DEF__read__h3062;
  tUInt32 DEF__read__h3093;
  tUInt32 DEF__read__h3124;
  tUInt32 DEF__read__h3155;
  tUInt32 DEF__read__h3186;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d238;
  DEF_signed_0___d15 = 0u;
  DEF_f2d_first____d21 = INST_f2d.METH_first();
  DEF_fromImem_rv_port1__read____d24 = INST_fromImem_rv.METH_port1__read();
  DEF_rd_idx__h5110 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 7u, 5u);
  DEF_rs1_idx__h5108 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 15u, 5u);
  DEF_rs2_idx__h5109 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 20u, 5u);
  DEF__read__h3186 = INST_rf_31.METH_read();
  DEF__read__h3155 = INST_rf_30.METH_read();
  DEF__read__h3124 = INST_rf_29.METH_read();
  DEF__read__h3093 = INST_rf_28.METH_read();
  DEF__read__h3062 = INST_rf_27.METH_read();
  DEF__read__h3031 = INST_rf_26.METH_read();
  DEF__read__h3000 = INST_rf_25.METH_read();
  DEF__read__h2969 = INST_rf_24.METH_read();
  DEF__read__h2938 = INST_rf_23.METH_read();
  DEF__read__h2907 = INST_rf_22.METH_read();
  DEF__read__h2876 = INST_rf_21.METH_read();
  DEF__read__h2845 = INST_rf_20.METH_read();
  DEF__read__h2814 = INST_rf_19.METH_read();
  DEF__read__h2752 = INST_rf_17.METH_read();
  DEF__read__h2783 = INST_rf_18.METH_read();
  DEF__read__h2721 = INST_rf_16.METH_read();
  DEF__read__h2690 = INST_rf_15.METH_read();
  DEF__read__h2659 = INST_rf_14.METH_read();
  DEF__read__h2628 = INST_rf_13.METH_read();
  DEF__read__h2566 = INST_rf_11.METH_read();
  DEF__read__h2597 = INST_rf_12.METH_read();
  DEF__read__h2535 = INST_rf_10.METH_read();
  DEF__read__h2504 = INST_rf_9.METH_read();
  DEF__read__h2473 = INST_rf_8.METH_read();
  DEF__read__h2442 = INST_rf_7.METH_read();
  DEF__read__h2380 = INST_rf_5.METH_read();
  DEF__read__h2411 = INST_rf_6.METH_read();
  DEF__read__h2349 = INST_rf_4.METH_read();
  DEF__read__h2318 = INST_rf_3.METH_read();
  DEF__read__h2287 = INST_rf_2.METH_read();
  DEF__read__h2256 = INST_rf_1.METH_read();
  DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32 = INST_scoreboard.METH_search3(DEF_rd_idx__h5110);
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29 = INST_scoreboard.METH_search2(DEF_rs2_idx__h5109);
  DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 = INST_scoreboard.METH_search1(DEF_rs1_idx__h5108);
  DEF_y__h8808 = INST_mEpoch.METH_read();
  wop_primExtractWide(65u,
		      113u,
		      DEF_f2d_first____d21,
		      32u,
		      112u,
		      32u,
		      48u,
		      DEF_f2d_first__1_BITS_112_TO_48___d334);
  DEF_imemInst__h5080 = DEF_fromImem_rv_port1__read____d24.get_whole_word(0u);
  DEF_current_id__h5085 = primExtract64(48u, 113u, DEF_f2d_first____d21, 32u, 47u, 32u, 0u);
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d121 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word32(0u,
													      20u,
													      12u);
  DEF_x__h5568 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h5179 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h5365 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h5823 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h5279 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 12u, 3u);
  DEF_fEpoch__h5084 = DEF_f2d_first____d21.get_bits_in_word8(1u, 16u, 1u);
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 = DEF_fEpoch__h5084 == DEF_y__h8808;
  DEF_fromImem_rv_port1__read__4_BIT_25___d80 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u,
												     25u,
												     1u);
  switch (DEF_rs2_idx__h5109) {
  case (tUInt8)0u:
    DEF_rs2__h5112 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs2__h5112 = DEF__read__h2256;
    break;
  case (tUInt8)2u:
    DEF_rs2__h5112 = DEF__read__h2287;
    break;
  case (tUInt8)3u:
    DEF_rs2__h5112 = DEF__read__h2318;
    break;
  case (tUInt8)4u:
    DEF_rs2__h5112 = DEF__read__h2349;
    break;
  case (tUInt8)5u:
    DEF_rs2__h5112 = DEF__read__h2380;
    break;
  case (tUInt8)6u:
    DEF_rs2__h5112 = DEF__read__h2411;
    break;
  case (tUInt8)7u:
    DEF_rs2__h5112 = DEF__read__h2442;
    break;
  case (tUInt8)8u:
    DEF_rs2__h5112 = DEF__read__h2473;
    break;
  case (tUInt8)9u:
    DEF_rs2__h5112 = DEF__read__h2504;
    break;
  case (tUInt8)10u:
    DEF_rs2__h5112 = DEF__read__h2535;
    break;
  case (tUInt8)11u:
    DEF_rs2__h5112 = DEF__read__h2566;
    break;
  case (tUInt8)12u:
    DEF_rs2__h5112 = DEF__read__h2597;
    break;
  case (tUInt8)13u:
    DEF_rs2__h5112 = DEF__read__h2628;
    break;
  case (tUInt8)14u:
    DEF_rs2__h5112 = DEF__read__h2659;
    break;
  case (tUInt8)15u:
    DEF_rs2__h5112 = DEF__read__h2690;
    break;
  case (tUInt8)16u:
    DEF_rs2__h5112 = DEF__read__h2721;
    break;
  case (tUInt8)17u:
    DEF_rs2__h5112 = DEF__read__h2752;
    break;
  case (tUInt8)18u:
    DEF_rs2__h5112 = DEF__read__h2783;
    break;
  case (tUInt8)19u:
    DEF_rs2__h5112 = DEF__read__h2814;
    break;
  case (tUInt8)20u:
    DEF_rs2__h5112 = DEF__read__h2845;
    break;
  case (tUInt8)21u:
    DEF_rs2__h5112 = DEF__read__h2876;
    break;
  case (tUInt8)22u:
    DEF_rs2__h5112 = DEF__read__h2907;
    break;
  case (tUInt8)23u:
    DEF_rs2__h5112 = DEF__read__h2938;
    break;
  case (tUInt8)24u:
    DEF_rs2__h5112 = DEF__read__h2969;
    break;
  case (tUInt8)25u:
    DEF_rs2__h5112 = DEF__read__h3000;
    break;
  case (tUInt8)26u:
    DEF_rs2__h5112 = DEF__read__h3031;
    break;
  case (tUInt8)27u:
    DEF_rs2__h5112 = DEF__read__h3062;
    break;
  case (tUInt8)28u:
    DEF_rs2__h5112 = DEF__read__h3093;
    break;
  case (tUInt8)29u:
    DEF_rs2__h5112 = DEF__read__h3124;
    break;
  case (tUInt8)30u:
    DEF_rs2__h5112 = DEF__read__h3155;
    break;
  case (tUInt8)31u:
    DEF_rs2__h5112 = DEF__read__h3186;
    break;
  default:
    DEF_rs2__h5112 = 2863311530u;
  }
  switch (DEF_rs1_idx__h5108) {
  case (tUInt8)0u:
    DEF_rs1__h5111 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs1__h5111 = DEF__read__h2256;
    break;
  case (tUInt8)2u:
    DEF_rs1__h5111 = DEF__read__h2287;
    break;
  case (tUInt8)3u:
    DEF_rs1__h5111 = DEF__read__h2318;
    break;
  case (tUInt8)4u:
    DEF_rs1__h5111 = DEF__read__h2349;
    break;
  case (tUInt8)5u:
    DEF_rs1__h5111 = DEF__read__h2380;
    break;
  case (tUInt8)6u:
    DEF_rs1__h5111 = DEF__read__h2411;
    break;
  case (tUInt8)7u:
    DEF_rs1__h5111 = DEF__read__h2442;
    break;
  case (tUInt8)8u:
    DEF_rs1__h5111 = DEF__read__h2473;
    break;
  case (tUInt8)9u:
    DEF_rs1__h5111 = DEF__read__h2504;
    break;
  case (tUInt8)10u:
    DEF_rs1__h5111 = DEF__read__h2535;
    break;
  case (tUInt8)11u:
    DEF_rs1__h5111 = DEF__read__h2566;
    break;
  case (tUInt8)12u:
    DEF_rs1__h5111 = DEF__read__h2597;
    break;
  case (tUInt8)13u:
    DEF_rs1__h5111 = DEF__read__h2628;
    break;
  case (tUInt8)14u:
    DEF_rs1__h5111 = DEF__read__h2659;
    break;
  case (tUInt8)15u:
    DEF_rs1__h5111 = DEF__read__h2690;
    break;
  case (tUInt8)16u:
    DEF_rs1__h5111 = DEF__read__h2721;
    break;
  case (tUInt8)17u:
    DEF_rs1__h5111 = DEF__read__h2752;
    break;
  case (tUInt8)18u:
    DEF_rs1__h5111 = DEF__read__h2783;
    break;
  case (tUInt8)19u:
    DEF_rs1__h5111 = DEF__read__h2814;
    break;
  case (tUInt8)20u:
    DEF_rs1__h5111 = DEF__read__h2845;
    break;
  case (tUInt8)21u:
    DEF_rs1__h5111 = DEF__read__h2876;
    break;
  case (tUInt8)22u:
    DEF_rs1__h5111 = DEF__read__h2907;
    break;
  case (tUInt8)23u:
    DEF_rs1__h5111 = DEF__read__h2938;
    break;
  case (tUInt8)24u:
    DEF_rs1__h5111 = DEF__read__h2969;
    break;
  case (tUInt8)25u:
    DEF_rs1__h5111 = DEF__read__h3000;
    break;
  case (tUInt8)26u:
    DEF_rs1__h5111 = DEF__read__h3031;
    break;
  case (tUInt8)27u:
    DEF_rs1__h5111 = DEF__read__h3062;
    break;
  case (tUInt8)28u:
    DEF_rs1__h5111 = DEF__read__h3093;
    break;
  case (tUInt8)29u:
    DEF_rs1__h5111 = DEF__read__h3124;
    break;
  case (tUInt8)30u:
    DEF_rs1__h5111 = DEF__read__h3155;
    break;
  case (tUInt8)31u:
    DEF_rs1__h5111 = DEF__read__h3186;
    break;
  default:
    DEF_rs1__h5111 = 2863311530u;
  }
  DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d127 = DEF_rs1_idx__h5108 == (tUInt8)0u;
  switch (DEF_x__h5823) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_E_ETC___d330 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_E_ETC___d330 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_E_ETC___d330 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_E_ETC___d330 = (tUInt8)2u;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_E_ETC___d330 = (tUInt8)4u;
  }
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d190 = DEF_x__h5823 == (tUInt8)24u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b0___d51 = DEF_x__h5279 == (tUInt8)0u;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d52 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b0___d51;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_19_TO_15_6_ETC___d128 = !DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d127;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b1___d53 = DEF_x__h5279 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ__ETC___d97 = DEF_x__h5568 == (tUInt8)32u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_EQ_ETC___d129 = DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d121 == 261u;
  switch (DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d121) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d132 = DEF_NOT_fromImem_rv_port1__read__4_BITS_19_TO_15_6_ETC___d128;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d132 = !DEF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_EQ_ETC___d129 || DEF_NOT_fromImem_rv_port1__read__4_BITS_19_TO_15_6_ETC___d128;
  }
  switch (DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d121) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d175 = DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d127;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d175 = DEF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_EQ_ETC___d129 && DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d127;
  }
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d115 = DEF_x__h5179 == (tUInt8)111u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ_0b0___d95 = DEF_x__h5568 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ__ETC___d162 = DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ_0b0___d95 || DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ__ETC___d97;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d107 = DEF_x__h5179 == (tUInt8)55u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d117 = DEF_x__h5179 == (tUInt8)115u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d89 = DEF_x__h5179 == (tUInt8)23u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ__ETC___d82 = DEF_x__h5365 == (tUInt8)16u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d222 = DEF_x__h5823 == (tUInt8)27u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ_0b0___d78 = DEF_x__h5365 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d198 = DEF_x__h5823 == (tUInt8)25u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d220 = DEF_x__h5823 == (tUInt8)13u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d196 = DEF_x__h5823 == (tUInt8)12u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d249 = DEF_x__h5823 == (tUInt8)9u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d244 = DEF_x__h5823 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d194 = DEF_x__h5823 == (tUInt8)8u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d262 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d194 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d249;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d224 = DEF_x__h5823 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d261 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d224 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d220;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d200 = DEF_x__h5823 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b1___d240 = DEF_x__h5823 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b0___d192 = DEF_x__h5823 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d238 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d220 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d222 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b0___d192 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d196 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d198 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d200 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d224)))));
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d260 = (((DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b0___d192 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b1___d240) || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d200) || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d244) || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d198;
  DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d119 = DEF_rd_idx__h5110 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d71 = DEF_x__h5279 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d74 = DEF_x__h5279 == (tUInt8)7u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d62 = DEF_x__h5279 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d59 = DEF_x__h5279 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d67 = DEF_x__h5279 == (tUInt8)3u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d56 = DEF_x__h5279 == (tUInt8)2u;
  switch (DEF_x__h5279) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d169 = DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ__ETC___d162;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d169 = (((((DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b1___d53 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d56) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d67) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d59) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d71) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d74) && DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ_0b0___d95;
  }
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d218 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d190 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d194 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d196);
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d266 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d260 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d261 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d262 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d190 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d222)));
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d212 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d190 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b0___d192 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d194 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d196 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d198 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d200))));
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d146 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b0___d51 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b1___d53;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d147 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d146 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d56;
  switch (DEF_x__h5179) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d181 = (((DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d146 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d59) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d62) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d71) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d74;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d181 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b0___d51;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d181 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d115 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d117 && (DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b0___d51 && (DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d119 && DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d175)));
  }
  switch (DEF_x__h5179) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d184 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d147;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d184 = DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d169;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d184 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d107 || DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d181;
  }
  DEF_NOT_fromImem_rv_port1__read__4_BITS_11_TO_7_1__ETC___d120 = !DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d119;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_25_4_ETC___d96 = !DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ_0b0___d95;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_25_4_ETC___d99 = DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_25_4_ETC___d96 && !DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_4_EQ__ETC___d97;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_26_7_ETC___d79 = !DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ_0b0___d78;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d63 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d62;
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44 = (!DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 && !DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29) && !DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32;
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46 = DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44 || !DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d199 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d198;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d201 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d200;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d221 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d220;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d223 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d222;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d225 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d224;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d248 = DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d225 && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d221;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d191 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d190;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d193 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b0___d192;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d247 = (((DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d193 && !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0b1___d240) && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d201) && !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d244) && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d199;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d195 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d194;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d251 = DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d195 && !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d249;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d197 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d196;
  DEF_NOT_fromImem_rv_port1__read__4_BIT_25_0___d155 = !DEF_fromImem_rv_port1__read__4_BIT_25___d80;
  switch (DEF_x__h5179) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d187 = (DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d147 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d59) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d62;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d187 = (((((DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b0___d51 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d56) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d67) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d59) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d71) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d74) || (DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b1___d53 ? DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ_0b0___d78 && DEF_NOT_fromImem_rv_port1__read__4_BIT_25_0___d155 : DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d62 && ((DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ_0b0___d78 || DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ__ETC___d82) && DEF_NOT_fromImem_rv_port1__read__4_BIT_25_0___d155));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d187 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d89 || DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d184;
  }
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d75 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d74;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d60 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d59;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d72 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d71;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d68 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d67;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d57 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ__ETC___d56;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d54 = !DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b1___d53;
  switch (DEF_x__h5279) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d106 = DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_25_4_ETC___d99;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d106 = (((((DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d54 && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d57) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d68) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d60) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d72) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d75) || DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_25_4_ETC___d96;
  }
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d55 = DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d52 && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d54;
  DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d58 = DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d55 && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d57;
  switch (DEF_x__h5179) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d138 = (((DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d55 && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d60) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d63) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d72) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d75;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d138 = DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d52;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d138 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d115 && (!DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d117 || (DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d52 || (DEF_NOT_fromImem_rv_port1__read__4_BITS_11_TO_7_1__ETC___d120 || DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_21_ETC___d132)));
  }
  switch (DEF_x__h5179) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d141 = DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d58;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d141 = DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_0__ETC___d106;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d141 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d107 && DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d138;
  }
  switch (DEF_x__h5179) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d144 = (DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d58 && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d60) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d63;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d144 = (((((DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d52 && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d57) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d68) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d60) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d72) && DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d75) && (DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_0_EQ_0b1___d53 ? DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_26_7_ETC___d79 || DEF_fromImem_rv_port1__read__4_BIT_25___d80 : DEF_NOT_fromImem_rv_port1__read__4_BITS_14_TO_12_0_ETC___d63 || ((DEF_NOT_fromImem_rv_port1__read__4_BITS_31_TO_26_7_ETC___d79 && !DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_7_EQ__ETC___d82) || DEF_fromImem_rv_port1__read__4_BIT_25___d80));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d144 = !DEF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_0b_ETC___d89 && DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d141;
  }
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d324 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44 && (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d238 && DEF_NOT_fromImem_rv_port1__read__4_BITS_11_TO_7_1__ETC___d120));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d281 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && ((DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d262 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d222) && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d247 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d251 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d191 && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d248))));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d275 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d247 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d191 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d261));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d271 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d247 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d248 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d262));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d267 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d266;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d268 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d260;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d256 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d247 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d248 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d251 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d191 && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d223))));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d239 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d238;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d232 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d221 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d223 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d193 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d197 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d199 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d201 && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d225))))));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d219 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d218;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d216 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d191 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d195 && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d197));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d213 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d212;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d207 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d191 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d193 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d195 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d197 && (DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d199 && DEF_NOT_fromImem_rv_port1__read__4_BITS_6_TO_2_89__ETC___d201)))));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d272 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d190;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_IF_fro_ETC___d145 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d144;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_IF_fro_ETC___d188 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d187;
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d325 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44;
  DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336.set_bits_in_word((tUInt32)(DEF_rs1__h5111 >> 11u),
										 3u,
										 0u,
										 21u).set_whole_word((((tUInt32)(2047u & DEF_rs1__h5111)) << 21u) | (tUInt32)(DEF_rs2__h5112 >> 11u),
												     2u).set_whole_word(((((tUInt32)(2047u & DEF_rs2__h5112)) << 21u) | (((tUInt32)(DEF_rd_idx__h5110)) << 16u)) | (tUInt32)(DEF_current_id__h5085 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_current_id__h5085),
																	   0u);
  DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337.set_bits_in_word(1073741823u & (((((((((tUInt32)(DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d187)) << 29u) | (((tUInt32)(DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d212)) << 28u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d218)) << 27u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d238)) << 26u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_EQ_0_ETC___d266)) << 25u)) | (((tUInt32)(DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_89_E_ETC___d330)) << 22u)) | (tUInt32)(DEF_imemInst__h5080 >> 10u)),
										 6u,
										 0u,
										 30u).set_whole_word((((tUInt32)(1023u & DEF_imemInst__h5080)) << 22u) | primExtract32(22u,
																				       65u,
																				       DEF_f2d_first__1_BITS_112_TO_48___d334,
																				       32u,
																				       64u,
																				       32u,
																				       43u),
												     5u).set_whole_word(primExtract32(32u,
																      65u,
																      DEF_f2d_first__1_BITS_112_TO_48___d334,
																      32u,
																      42u,
																      32u,
																      11u),
															4u).set_whole_word((DEF_f2d_first__1_BITS_112_TO_48___d334.get_bits_in_word32(0u,
																								      0u,
																								      11u) << 21u) | DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336.get_bits_in_word32(3u,
																																				      0u,
																																				      21u),
																	   3u).set_whole_word(DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336.get_whole_word(2u),
																			      2u).set_whole_word(DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336.get_whole_word(1u),
																						 1u).set_whole_word(DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336.get_whole_word(0u),
																								    0u);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46)
    INST_f2d.METH_deq();
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46)
    INST_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_14);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_IF_fro_ETC___d145)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_IF_fro_ETC___d188)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_18);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d207)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d213)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_19);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d216)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d219)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_20);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d232)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d239)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_21);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d256)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_22, &__str_literal_23);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d267)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d256)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d268)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d271)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d272)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_fr_ETC___d275)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_fromIm_ETC___d281)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_30);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_31, DEF_imemInst__h5080, &__str_literal_32);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fdisplay(sim_hdl,
		      this,
		      "32,s,48,-32,s",
		      DEF_lfh___d3,
		      &__str_literal_6,
		      DEF_current_id__h5085,
		      DEF_signed_0___d15,
		      &__str_literal_33);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h5085,
		    DEF_signed_0___d15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_34, DEF_imemInst__h5080);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h5085,
		    DEF_signed_0___d15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d3,
		    &__str_literal_35,
		    DEF_rs1__h5111,
		    DEF_rs2__h5112);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d324)
    INST_scoreboard.METH_insert(DEF_rd_idx__h5110);
  if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d325)
    INST_d2e.METH_enq(DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337);
}

void MOD_mkpipelined::RL_execute()
{
  tUInt32 DEF_value__h9603;
  tUInt8 DEF_x__h11010;
  tUInt8 DEF_shift_amount__h8899;
  tUInt8 DEF_x__h10634;
  tUInt8 DEF_x__h10627;
  tUInt8 DEF_NOT_d2e_first__39_BIT_217_50___d416;
  tUInt8 DEF_NOT_d2e_first__39_BIT_221_08___d409;
  tUInt8 DEF_NOT_d2e_first__39_BIT_220_10___d411;
  tUInt8 DEF_NOT_d2e_first__39_BIT_219_12___d413;
  tUInt8 DEF_NOT_d2e_first__39_BIT_218_14___d415;
  tUInt8 DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438;
  tUInt8 DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464;
  tUInt8 DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d468;
  tUInt8 DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d471;
  tUInt8 DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d506;
  tUInt8 DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d418;
  tUInt8 DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d420;
  tUInt8 DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d422;
  tUInt8 DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d424;
  tUInt8 DEF_d2e_first__39_BIT_217_50_AND_NOT_d2e_first__39_ETC___d432;
  tUInt8 DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_42_ETC___d554;
  tUInt8 DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d437;
  tUInt8 DEF_d2e_first__39_BITS_216_TO_214_51_EQ_0___d417;
  tUInt8 DEF_d2e_first__39_BITS_216_TO_214_51_EQ_1___d419;
  tUInt8 DEF_d2e_first__39_BITS_216_TO_214_51_EQ_2___d421;
  tUInt8 DEF_d2e_first__39_BITS_216_TO_214_51_EQ_3___d423;
  tUInt8 DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d391;
  tUInt8 DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d392;
  tUInt8 DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d393;
  tUInt8 DEF_d2e_first__39_BITS_116_TO_85_49_ULT_d2e_first__ETC___d492;
  tUInt8 DEF_d2e_first__39_BITS_116_TO_85_49_SLT_d2e_first__ETC___d488;
  tUInt8 DEF_d2e_first__39_BITS_116_TO_85_49_EQ_d2e_first___ETC___d484;
  tUInt8 DEF_IF_d2e_first__39_BITS_195_TO_194_40_EQ_0b0_41__ETC___d450;
  tUInt8 DEF_req_byte_en__h9410;
  tUInt32 DEF_value__h9605;
  tUInt8 DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d436;
  tUInt32 DEF_data__h10702;
  tUInt32 DEF_v__h10087;
  tUInt8 DEF_d2e_first__39_BITS_188_TO_186_65_EQ_0b110___d466;
  tUInt32 DEF_nextPc__h10705;
  tUInt32 DEF_v__h10122;
  tUInt8 DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498;
  tUInt32 DEF__theResult___fst__h10902;
  tUInt32 DEF_nextPC__h10885;
  tUInt32 DEF__theResult___fst__h10882;
  tUInt32 DEF__theResult___fst__h10816;
  tUInt32 DEF_rd_val__h10474;
  tUInt32 DEF_rd_val__h10470;
  tUInt32 DEF_data__h8814;
  tUInt8 DEF_d2e_first__39_BIT_184___d473;
  tUInt8 DEF_d2e_first__39_BIT_185___d474;
  tUInt8 DEF_d2e_first__39_BIT_187___d439;
  tUInt8 DEF_d2e_first__39_BIT_212___d511;
  tUInt8 DEF_d2e_first__39_BIT_218___d414;
  tUInt8 DEF_d2e_first__39_BIT_219___d412;
  tUInt8 DEF_d2e_first__39_BIT_220___d410;
  tUInt8 DEF_d2e_first__39_BIT_221___d408;
  tUInt8 DEF_offset__h8819;
  tUInt8 DEF_size__h8817;
  tUInt8 DEF_funct3__h10472;
  tUInt32 DEF_alu_src2__h10471;
  tUInt8 DEF_shamt__h10477;
  tUInt8 DEF_rd_idx__h8474;
  tUInt32 DEF_rv2__h8473;
  tUInt32 DEF_ppc__h8471;
  tUInt32 DEF_pc__h8470;
  tUInt32 DEF_d2e_first__39_BITS_213_TO_182___d433;
  tUInt64 DEF_current_id__h8475;
  DEF_signed_0___d15 = 0u;
  DEF_d2e_first____d339 = INST_d2e.METH_first();
  DEF_d2e_first__39_BIT_188___d344 = DEF_d2e_first____d339.get_bits_in_word8(5u, 28u, 1u);
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_y__h8808 = INST_mEpoch.METH_read();
  DEF_current_id__h8475 = primExtract64(48u, 222u, DEF_d2e_first____d339, 32u, 47u, 32u, 0u);
  DEF_pc__h8470 = primExtract32(32u, 222u, DEF_d2e_first____d339, 32u, 181u, 32u, 150u);
  DEF_d2e_first__39_BITS_213_TO_182___d433 = primExtract32(32u,
							   222u,
							   DEF_d2e_first____d339,
							   32u,
							   213u,
							   32u,
							   182u);
  DEF_ppc__h8471 = primExtract32(32u, 222u, DEF_d2e_first____d339, 32u, 149u, 32u, 118u);
  DEF_rv1__h8472 = primExtract32(32u, 222u, DEF_d2e_first____d339, 32u, 116u, 32u, 85u);
  DEF_rv2__h8473 = primExtract32(32u, 222u, DEF_d2e_first____d339, 32u, 84u, 32u, 53u);
  DEF_x__h8971 = DEF_d2e_first____d339.get_bits_in_word32(6u, 10u, 12u);
  DEF_rd_idx__h8474 = DEF_d2e_first____d339.get_bits_in_word8(1u, 16u, 5u);
  DEF_d2e_first__39_BITS_216_TO_214___d351 = DEF_d2e_first____d339.get_bits_in_word8(6u, 22u, 3u);
  DEF_d2e_first__39_BIT_221___d408 = DEF_d2e_first____d339.get_bits_in_word8(6u, 29u, 1u);
  DEF_funct3__h10472 = DEF_d2e_first____d339.get_bits_in_word8(6u, 2u, 3u);
  DEF_size__h8817 = DEF_d2e_first____d339.get_bits_in_word8(6u, 2u, 2u);
  DEF_d2e_first__39_BIT_220___d410 = DEF_d2e_first____d339.get_bits_in_word8(6u, 28u, 1u);
  DEF_d2e_first__39_BIT_219___d412 = DEF_d2e_first____d339.get_bits_in_word8(6u, 27u, 1u);
  DEF_d2e_first__39_BIT_218___d414 = DEF_d2e_first____d339.get_bits_in_word8(6u, 26u, 1u);
  DEF_d2e_first__39_BIT_217___d350 = DEF_d2e_first____d339.get_bits_in_word8(6u, 25u, 1u);
  DEF_d2e_first__39_BIT_213___d365 = DEF_d2e_first____d339.get_bits_in_word8(6u, 21u, 1u);
  DEF_d2e_first__39_BIT_212___d511 = DEF_d2e_first____d339.get_bits_in_word8(6u, 20u, 1u);
  DEF_d2e_first__39_BIT_187___d439 = DEF_d2e_first____d339.get_bits_in_word8(5u, 27u, 1u);
  DEF_d2e_first__39_BIT_185___d474 = DEF_d2e_first____d339.get_bits_in_word8(5u, 25u, 1u);
  DEF_d2e_first__39_BIT_184___d473 = DEF_d2e_first____d339.get_bits_in_word8(5u, 24u, 1u);
  DEF_dEpoch__h8469 = DEF_d2e_first____d339.get_bits_in_word8(3u, 21u, 1u);
  DEF_v__h10122 = DEF_pc__h8470 + 4u;
  DEF_d2e_first__39_BITS_188_TO_186_65_EQ_0b110___d466 = DEF_d2e_first____d339.get_bits_in_word8(5u,
												 26u,
												 3u) == (tUInt8)6u;
  DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 = DEF_d2e_first__39_BITS_216_TO_214___d351;
  DEF_d2e_first__39_BITS_116_TO_85_49_EQ_d2e_first___ETC___d484 = DEF_rv1__h8472 == DEF_rv2__h8473;
  DEF_d2e_first__39_BITS_116_TO_85_49_SLT_d2e_first__ETC___d488 = primSLT8(1u,
									   32u,
									   (tUInt32)(DEF_rv1__h8472),
									   32u,
									   (tUInt32)(DEF_rv2__h8473));
  DEF_d2e_first__39_BITS_116_TO_85_49_ULT_d2e_first__ETC___d492 = DEF_rv1__h8472 < DEF_rv2__h8473;
  switch (DEF_funct3__h10472) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498 = DEF_d2e_first__39_BITS_116_TO_85_49_EQ_d2e_first___ETC___d484;
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498 = !DEF_d2e_first__39_BITS_116_TO_85_49_EQ_d2e_first___ETC___d484;
    break;
  case (tUInt8)4u:
    DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498 = DEF_d2e_first__39_BITS_116_TO_85_49_SLT_d2e_first__ETC___d488;
    break;
  case (tUInt8)5u:
    DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498 = !DEF_d2e_first__39_BITS_116_TO_85_49_SLT_d2e_first__ETC___d488;
    break;
  case (tUInt8)6u:
    DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498 = DEF_d2e_first__39_BITS_116_TO_85_49_ULT_d2e_first__ETC___d492;
    break;
  default:
    DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498 = !DEF_d2e_first__39_BITS_116_TO_85_49_ULT_d2e_first__ETC___d492;
  }
  DEF_d2e_first__39_BITS_216_TO_214_51_EQ_3___d423 = DEF_d2e_first__39_BITS_216_TO_214___d351 == (tUInt8)3u;
  DEF_d2e_first__39_BITS_216_TO_214_51_EQ_0___d417 = DEF_d2e_first__39_BITS_216_TO_214___d351 == (tUInt8)0u;
  DEF_d2e_first__39_BITS_216_TO_214_51_EQ_2___d421 = DEF_d2e_first__39_BITS_216_TO_214___d351 == (tUInt8)2u;
  DEF_d2e_first__39_BITS_216_TO_214_51_EQ_1___d419 = DEF_d2e_first__39_BITS_216_TO_214___d351 == (tUInt8)1u;
  DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346 = DEF_d2e_first____d339.get_bits_in_word8(5u,
											       25u,
											       2u) == (tUInt8)0u;
  DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348 = DEF_d2e_first__39_BIT_188___d344 || !DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346;
  DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d436 = !DEF_d2e_first__39_BIT_188___d344 && DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346;
  DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 = DEF_dEpoch__h8469 == DEF_y__h8808;
  DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342 = !DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341;
  DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_42_ETC___d554 = DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342 && (DEF_d2e_first__39_BIT_218___d414 && !(DEF_rd_idx__h8474 == (tUInt8)0u));
  DEF_d2e_first__39_BIT_217_50_AND_NOT_d2e_first__39_ETC___d432 = DEF_d2e_first__39_BIT_217___d350 && (!DEF_d2e_first__39_BITS_216_TO_214_51_EQ_0___d417 && (!DEF_d2e_first__39_BITS_216_TO_214_51_EQ_1___d419 && (!DEF_d2e_first__39_BITS_216_TO_214_51_EQ_2___d421 && !DEF_d2e_first__39_BITS_216_TO_214_51_EQ_3___d423)));
  DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d424 = DEF_d2e_first__39_BIT_217___d350 && DEF_d2e_first__39_BITS_216_TO_214_51_EQ_3___d423;
  DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d422 = DEF_d2e_first__39_BIT_217___d350 && DEF_d2e_first__39_BITS_216_TO_214_51_EQ_2___d421;
  DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d420 = DEF_d2e_first__39_BIT_217___d350 && DEF_d2e_first__39_BITS_216_TO_214_51_EQ_1___d419;
  DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d418 = DEF_d2e_first__39_BIT_217___d350 && DEF_d2e_first__39_BITS_216_TO_214_51_EQ_0___d417;
  DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d471 = DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 && (DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348 && !DEF_d2e_first__39_BITS_188_TO_186_65_EQ_0b110___d466);
  DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d468 = DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 && (DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348 && DEF_d2e_first__39_BITS_188_TO_186_65_EQ_0b110___d466);
  DEF_NOT_d2e_first__39_BIT_218_14___d415 = !DEF_d2e_first__39_BIT_218___d414;
  DEF_NOT_d2e_first__39_BIT_220_10___d411 = !DEF_d2e_first__39_BIT_220___d410;
  DEF_NOT_d2e_first__39_BIT_219_12___d413 = !DEF_d2e_first__39_BIT_219___d412;
  DEF_NOT_d2e_first__39_BIT_221_08___d409 = !DEF_d2e_first__39_BIT_221___d408;
  DEF_NOT_d2e_first__39_BIT_217_50___d416 = !DEF_d2e_first__39_BIT_217___d350;
  DEF_x__h9252 = 2097151u & (((((((tUInt32)(DEF_d2e_first__39_BIT_213___d365)) << 20u) | (((tUInt32)(DEF_d2e_first____d339.get_bits_in_word8(6u,
																	     2u,
																	     8u))) << 12u)) | (((tUInt32)(DEF_d2e_first____d339.get_bits_in_word8(6u,
																										  10u,
																										  1u))) << 11u)) | (DEF_d2e_first____d339.get_bits_in_word32(6u,
																																	     11u,
																																	     10u) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h9089 = 8191u & (((((((tUInt32)(DEF_d2e_first__39_BIT_213___d365)) << 12u) | (((tUInt32)(DEF_d2e_first____d339.get_bits_in_word8(5u,
																	  29u,
																	  1u))) << 11u)) | (((tUInt32)(DEF_d2e_first____d339.get_bits_in_word8(6u,
																									       15u,
																									       6u))) << 5u)) | (((tUInt32)(primExtract8(4u,
																															222u,
																															DEF_d2e_first____d339,
																															32u,
																															193u,
																															32u,
																															190u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h9019 = 4095u & ((((tUInt32)(DEF_d2e_first____d339.get_bits_in_word8(6u,
									      15u,
									      7u))) << 5u) | (tUInt32)(primExtract8(5u,
														    222u,
														    DEF_d2e_first____d339,
														    32u,
														    193u,
														    32u,
														    189u)));
  DEF_imm__h8812 = DEF_d2e_first__39_BIT_217___d350 && DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 == (tUInt8)0u ? primSignExt32(32u,
																		   12u,
																		   (tUInt32)(DEF_x__h8971)) : (DEF_d2e_first__39_BIT_217___d350 && DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 == (tUInt8)1u ? primSignExt32(32u,
																																					       12u,
																																					       (tUInt32)(DEF_x__h9019)) : (DEF_d2e_first__39_BIT_217___d350 && DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 == (tUInt8)2u ? primSignExt32(32u,
																																																									   13u,
																																																									   (tUInt32)(DEF_x__h9089)) : (DEF_d2e_first__39_BIT_217___d350 && DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 == (tUInt8)3u ? DEF_d2e_first____d339.get_bits_in_word32(6u,
																																																																																  2u,
																																																																																  20u) << 12u : (DEF_d2e_first__39_BIT_217___d350 && DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 == (tUInt8)4u ? primSignExt32(32u,
																																																																																																		 21u,
																																																																																																		 (tUInt32)(DEF_x__h9252)) : 0u))));
  DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389 = DEF_rv1__h8472 + DEF_imm__h8812;
  DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390 = (tUInt32)(DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389 >> 2u);
  DEF_alu_src2__h10471 = DEF_d2e_first__39_BIT_187___d439 ? DEF_rv2__h8473 : DEF_imm__h8812;
  DEF_shamt__h10477 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h10471);
  DEF_offset__h8819 = (tUInt8)((tUInt8)3u & DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389);
  DEF_rd_val__h10470 = DEF_pc__h8470 + DEF_imm__h8812;
  DEF_nextPC__h10885 = (((tUInt32)(DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___fst__h10902 = DEF_IF_d2e_first__39_BITS_196_TO_194_82_EQ_0b0_83__ETC___d498 ? DEF_rd_val__h10470 : DEF_v__h10122;
  DEF__theResult___fst__h10882 = DEF_d2e_first__39_BIT_184___d473 && !DEF_d2e_first__39_BIT_185___d474 ? DEF_nextPC__h10885 : DEF__theResult___fst__h10902;
  DEF__theResult___fst__h10816 = DEF_d2e_first__39_BIT_184___d473 && DEF_d2e_first__39_BIT_185___d474 ? DEF_rd_val__h10470 : DEF__theResult___fst__h10882;
  DEF_nextPc__h10705 = DEF_d2e_first__39_BITS_188_TO_186_65_EQ_0b110___d466 ? DEF__theResult___fst__h10816 : DEF_v__h10122;
  switch (DEF_size__h8817) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__39_BITS_195_TO_194_40_EQ_0b0_41__ETC___d450 = primShiftL8(4u,
										4u,
										(tUInt8)1u,
										2u,
										(tUInt8)(DEF_offset__h8819));
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__39_BITS_195_TO_194_40_EQ_0b0_41__ETC___d450 = primShiftL8(4u,
										4u,
										(tUInt8)3u,
										2u,
										(tUInt8)(DEF_offset__h8819));
    break;
  case (tUInt8)2u:
    DEF_IF_d2e_first__39_BITS_195_TO_194_40_EQ_0b0_41__ETC___d450 = primShiftL8(4u,
										4u,
										(tUInt8)15u,
										2u,
										(tUInt8)(DEF_offset__h8819));
    break;
  default:
    DEF_IF_d2e_first__39_BITS_195_TO_194_40_EQ_0b0_41__ETC___d450 = (tUInt8)0u;
  }
  DEF_req_byte_en__h9410 = DEF_d2e_first__39_BIT_187___d439 ? DEF_IF_d2e_first__39_BITS_195_TO_194_40_EQ_0b0_41__ETC___d450 : (tUInt8)0u;
  DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d393 = DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390 == 1006649342u;
  DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d392 = DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390 == 1006649341u;
  DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d391 = DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390 == 1006649340u;
  DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d437 = DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d436 && (DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d391 || (DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d392 || DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d393));
  DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d506 = DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 && !(DEF_ppc__h8471 == DEF_nextPc__h10705);
  DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464 = DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 && (DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d436 && (!DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d391 && (!DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d392 && !DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d393)));
  DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438 = DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 && DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d437;
  DEF_x__h10627 = primSLT8(1u, 32u, (tUInt32)(DEF_rv1__h8472), 32u, (tUInt32)(DEF_alu_src2__h10471));
  DEF_x__h10634 = DEF_rv1__h8472 < DEF_alu_src2__h10471;
  switch (DEF_funct3__h10472) {
  case (tUInt8)0u:
    DEF_rd_val__h10474 = DEF_d2e_first__39_BIT_187___d439 && DEF_d2e_first__39_BIT_212___d511 ? DEF_rv1__h8472 - DEF_alu_src2__h10471 : DEF_rv1__h8472 + DEF_alu_src2__h10471;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h10474 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rv1__h8472),
				      5u,
				      (tUInt8)(DEF_shamt__h10477));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h10474 = (tUInt32)(DEF_x__h10627);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h10474 = (tUInt32)(DEF_x__h10634);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h10474 = DEF_rv1__h8472 ^ DEF_alu_src2__h10471;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h10474 = DEF_d2e_first__39_BIT_212___d511 ? primShiftRA32(32u,
									  32u,
									  (tUInt32)(DEF_rv1__h8472),
									  5u,
									  (tUInt8)(DEF_shamt__h10477)) : primShiftR32(32u,
														      32u,
														      (tUInt32)(DEF_rv1__h8472),
														      5u,
														      (tUInt8)(DEF_shamt__h10477));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h10474 = DEF_rv1__h8472 | DEF_alu_src2__h10471;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h10474 = DEF_rv1__h8472 & DEF_alu_src2__h10471;
    break;
  default:
    DEF_rd_val__h10474 = 0u;
  }
  DEF_data__h8814 = DEF_d2e_first__39_BIT_184___d473 && DEF_d2e_first__39_BIT_187___d439 ? DEF_imm__h8812 : (DEF_d2e_first__39_BIT_184___d473 && !DEF_d2e_first__39_BIT_187___d439 ? DEF_rd_val__h10470 : DEF_rd_val__h10474);
  DEF_v__h10087 = DEF_d2e_first__39_BITS_188_TO_186_65_EQ_0b110___d466 ? DEF_v__h10122 : DEF_data__h8814;
  DEF_shift_amount__h8899 = (tUInt8)31u & (DEF_offset__h8819 << 3u);
  DEF_value__h9605 = primShiftL32(32u,
				  32u,
				  (tUInt32)(DEF_rv2__h8473),
				  5u,
				  (tUInt8)(DEF_shift_amount__h8899));
  DEF_data__h10702 = DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d436 ? DEF_value__h9605 : DEF_v__h10087;
  DEF_x__h11010 = (tUInt8)1u & (DEF_y__h8808 + (tUInt8)1u);
  DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548.set_bits_in_word(DEF_d2e_first____d339.get_bits_in_word32(6u,
															  6u,
															  24u),
										 2u,
										 0u,
										 24u).set_whole_word((primExtract32(16u,
														    222u,
														    DEF_d2e_first____d339,
														    32u,
														    197u,
														    32u,
														    182u) << 16u) | (tUInt32)(DEF_current_id__h8475 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_current_id__h8475),
															0u);
  DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549.set_bits_in_word(1073741823u & (((((((tUInt32)(DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d436 && DEF_d2e_first____d339.get_bits_in_word8(6u,
																											4u,
																											1u))) << 29u) | (((tUInt32)(DEF_size__h8817)) << 27u)) | (((tUInt32)(DEF_offset__h8819)) << 25u)) | (((tUInt32)(DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d437)) << 24u)) | (tUInt32)(DEF_data__h10702 >> 8u)),
										 3u,
										 0u,
										 30u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_data__h10702))) << 24u) | DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548.get_bits_in_word32(2u,
																															0u,
																															24u),
												     2u).set_whole_word(DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548.get_whole_word(1u),
															1u).set_whole_word(DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548.get_whole_word(0u),
																	   0u);
  DEF_value__h9603 = (DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h9410,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_value__h9603,
															  1u).set_whole_word(DEF_value__h9605,
																	     0u);
  INST_d2e.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_36);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_14);
    if (DEF_d2e_first__39_BIT_221___d408)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_d2e_first__39_BIT_221_08___d409)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_18);
    if (DEF_d2e_first__39_BIT_220___d410)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_d2e_first__39_BIT_220_10___d411)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_19);
    if (DEF_d2e_first__39_BIT_219___d412)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_d2e_first__39_BIT_219_12___d413)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_20);
    if (DEF_d2e_first__39_BIT_218___d414)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_d2e_first__39_BIT_218_14___d415)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_21);
    if (DEF_d2e_first__39_BIT_217___d350)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_d2e_first__39_BIT_217_50___d416)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_22, &__str_literal_23);
    if (DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d418)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d420)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d422)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_d2e_first__39_BIT_217_50_AND_d2e_first__39_BIT_ETC___d424)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_d2e_first__39_BIT_217_50_AND_NOT_d2e_first__39_ETC___d432)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_d2e_first__39_BIT_217_50___d416)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_30);
    dollar_write(sim_hdl,
		 this,
		 "s,32,s",
		 &__str_literal_31,
		 DEF_d2e_first__39_BITS_213_TO_182___d433,
		 &__str_literal_32);
    dollar_write(sim_hdl, this, "s", &__str_literal_10);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_6,
		    DEF_current_id__h8475,
		    DEF_signed_0___d15,
		    &__str_literal_37);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_39, &__str_literal_40);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_31, DEF_req_byte_en__h9410);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_41);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_31, DEF_value__h9603);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_42);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_31, DEF_value__h9605, &__str_literal_32);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
  }
  if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
    INST_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8475,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_43);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_39, &__str_literal_40);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d3, &__str_literal_31, DEF_req_byte_en__h9410);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_17, &__str_literal_41);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_31, DEF_value__h9603);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_17, &__str_literal_42);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d3,
		    &__str_literal_31,
		    DEF_value__h9605,
		    &__str_literal_32);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d438)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8475,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_44);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_39, &__str_literal_40);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d3, &__str_literal_31, DEF_req_byte_en__h9410);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_17, &__str_literal_41);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_31, DEF_value__h9603);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_17, &__str_literal_42);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d3,
		    &__str_literal_31,
		    DEF_value__h9605,
		    &__str_literal_32);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d464)
    INST_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d468)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8475,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d468)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_45);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d468)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d471)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8475,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d471)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_46);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_d2_ETC___d471)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d506)
    INST_mEpoch.METH_write(DEF_x__h11010);
  if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_AND_NO_ETC___d506)
    INST_program_counter.METH_write(DEF_nextPc__h10705);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8475,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_47, DEF_data__h10702);
    if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341)
    INST_e2w.METH_enq(DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549);
  if (DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41_42_ETC___d554)
    INST_scoreboard.METH_remove1(DEF_rd_idx__h8474);
}

void MOD_mkpipelined::RL_writeback()
{
  tUInt8 DEF_x__h11910;
  tUInt8 DEF_e2w_first__57_BIT_84_71_AND_NOT_e2w_first__57__ETC___d640;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0_74_AND_e2w_ETC___d641;
  tUInt8 DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d597;
  tUInt8 DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d599;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d630;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d631;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d626;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d628;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d632;
  tUInt8 DEF_NOT_e2w_first__57_BIT_86_02___d603;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d627;
  tUInt8 DEF_NOT_e2w_first__57_BIT_85_04___d605;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d629;
  tUInt8 DEF_NOT_e2w_first__57_BIT_83_06___d607;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d633;
  tUInt8 DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d610;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d634;
  tUInt8 DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d612;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d635;
  tUInt8 DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d614;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d636;
  tUInt8 DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d616;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d637;
  tUInt8 DEF_e2w_first__57_BIT_83_06_AND_NOT_e2w_first__57__ETC___d624;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00___d601;
  tUInt8 DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d638;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_1_61_AND_e2w_ETC___d662;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_2_63_AND_e2w_ETC___d664;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_3_65_AND_e2w_ETC___d666;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_4_67_AND_e2w_ETC___d668;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_5_69_AND_e2w_ETC___d670;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_6_71_AND_e2w_ETC___d672;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_7_73_AND_e2w_ETC___d674;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_8_75_AND_e2w_ETC___d676;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_9_77_AND_e2w_ETC___d678;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_10_79_AND_e2_ETC___d680;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_11_81_AND_e2_ETC___d682;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_12_83_AND_e2_ETC___d684;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_13_85_AND_e2_ETC___d686;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_14_87_AND_e2_ETC___d688;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_15_89_AND_e2_ETC___d690;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_16_91_AND_e2_ETC___d692;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_17_93_AND_e2_ETC___d694;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_18_95_AND_e2_ETC___d696;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_19_97_AND_e2_ETC___d698;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_20_99_AND_e2_ETC___d700;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_21_01_AND_e2_ETC___d702;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_22_03_AND_e2_ETC___d704;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_23_05_AND_e2_ETC___d706;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_24_07_AND_e2_ETC___d708;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_25_09_AND_e2_ETC___d710;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_26_11_AND_e2_ETC___d712;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_27_13_AND_e2_ETC___d714;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_28_15_AND_e2_ETC___d716;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_29_17_AND_e2_ETC___d718;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_30_19_AND_e2_ETC___d720;
  tUInt8 DEF_e2w_first__57_BITS_59_TO_55_73_EQ_31_21_AND_e2_ETC___d722;
  tUInt8 DEF_e2w_first__57_BITS_82_TO_80_08_EQ_0___d609;
  tUInt8 DEF_e2w_first__57_BITS_82_TO_80_08_EQ_1___d611;
  tUInt8 DEF_e2w_first__57_BITS_82_TO_80_08_EQ_2___d613;
  tUInt8 DEF_e2w_first__57_BITS_82_TO_80_08_EQ_3___d615;
  tUInt32 DEF_mem_data__h11858;
  tUInt32 DEF_v__h11564;
  tUInt8 DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d596;
  tUInt32 DEF_v__h11487;
  tUInt8 DEF_e2w_first__57_BIT_83___d606;
  tUInt8 DEF_e2w_first__57_BIT_85___d604;
  tUInt8 DEF_e2w_first__57_BIT_86___d602;
  tUInt8 DEF_e2w_first__57_BIT_87___d600;
  tUInt8 DEF_e2w_first__57_BITS_82_TO_80___d608;
  tUInt8 DEF_x__h11880;
  tUInt32 DEF_mem_data__h11859;
  tUInt32 DEF_x__h11939;
  tUInt32 DEF_x_first_data__h11717;
  tUInt32 DEF_x_first_data__h11842;
  tUInt32 DEF_e2w_first__57_BITS_79_TO_48___d625;
  tUInt32 DEF_data__h11342;
  tUInt64 DEF_current_id__h11344;
  DEF_signed_0___d15 = 0u;
  DEF_e2w_first____d557 = INST_e2w.METH_first();
  DEF_rd_idx__h12422 = DEF_e2w_first____d557.get_bits_in_word8(1u, 23u, 5u);
  DEF_fromMMIO_rv_port1__read____d565 = INST_fromMMIO_rv.METH_port1__read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_fromDmem_rv_port1__read____d567 = INST_fromDmem_rv.METH_port1__read();
  DEF_current_id__h11344 = primExtract64(48u, 126u, DEF_e2w_first____d557, 32u, 47u, 32u, 0u);
  DEF_data__h11342 = primExtract32(32u, 126u, DEF_e2w_first____d557, 32u, 119u, 32u, 88u);
  DEF_e2w_first__57_BITS_79_TO_48___d625 = primExtract32(32u,
							 126u,
							 DEF_e2w_first____d557,
							 32u,
							 79u,
							 32u,
							 48u);
  DEF_x_first_data__h11842 = DEF_fromDmem_rv_port1__read____d567.get_whole_word(0u);
  DEF_x_first_data__h11717 = DEF_fromMMIO_rv_port1__read____d565.get_whole_word(0u);
  DEF_e2w_first__57_BITS_125_TO_123___d575 = DEF_e2w_first____d557.get_bits_in_word8(3u, 27u, 3u);
  DEF_e2w_first__57_BITS_82_TO_80___d608 = DEF_e2w_first____d557.get_bits_in_word8(2u, 16u, 3u);
  DEF_e2w_first__57_BIT_120___d563 = DEF_e2w_first____d557.get_bits_in_word8(3u, 24u, 1u);
  DEF_e2w_first__57_BIT_87___d600 = DEF_e2w_first____d557.get_bits_in_word8(2u, 23u, 1u);
  DEF_e2w_first__57_BIT_86___d602 = DEF_e2w_first____d557.get_bits_in_word8(2u, 22u, 1u);
  DEF_e2w_first__57_BIT_85___d604 = DEF_e2w_first____d557.get_bits_in_word8(2u, 21u, 1u);
  DEF_e2w_first__57_BIT_84___d571 = DEF_e2w_first____d557.get_bits_in_word8(2u, 20u, 1u);
  DEF_e2w_first__57_BIT_83___d606 = DEF_e2w_first____d557.get_bits_in_word8(2u, 19u, 1u);
  DEF_e2w_first__57_BIT_54___d558 = DEF_e2w_first____d557.get_bits_in_word8(1u, 22u, 1u);
  DEF_mem_data__h11858 = DEF_e2w_first__57_BIT_120___d563 ? DEF_x_first_data__h11717 : DEF_x_first_data__h11842;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574 = DEF_rd_idx__h12422 == (tUInt8)0u;
  DEF_e2w_first__57_BITS_82_TO_80_08_EQ_3___d615 = DEF_e2w_first__57_BITS_82_TO_80___d608 == (tUInt8)3u;
  DEF_e2w_first__57_BITS_82_TO_80_08_EQ_2___d613 = DEF_e2w_first__57_BITS_82_TO_80___d608 == (tUInt8)2u;
  DEF_e2w_first__57_BITS_82_TO_80_08_EQ_1___d611 = DEF_e2w_first__57_BITS_82_TO_80___d608 == (tUInt8)1u;
  DEF_e2w_first__57_BITS_82_TO_80_08_EQ_0___d609 = DEF_e2w_first__57_BITS_82_TO_80___d608 == (tUInt8)0u;
  DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560 = DEF_e2w_first____d557.get_bits_in_word8(1u,
											     19u,
											     2u) == (tUInt8)0u;
  DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d596 = !DEF_e2w_first__57_BIT_54___d558 && DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_31_21_AND_e2_ETC___d722 = DEF_rd_idx__h12422 == (tUInt8)31u && DEF_e2w_first__57_BIT_84___d571;
  DEF_NOT_e2w_first__57_BIT_84_71___d572 = !DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_30_19_AND_e2_ETC___d720 = DEF_rd_idx__h12422 == (tUInt8)30u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_29_17_AND_e2_ETC___d718 = DEF_rd_idx__h12422 == (tUInt8)29u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_28_15_AND_e2_ETC___d716 = DEF_rd_idx__h12422 == (tUInt8)28u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_24_07_AND_e2_ETC___d708 = DEF_rd_idx__h12422 == (tUInt8)24u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_27_13_AND_e2_ETC___d714 = DEF_rd_idx__h12422 == (tUInt8)27u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_26_11_AND_e2_ETC___d712 = DEF_rd_idx__h12422 == (tUInt8)26u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_25_09_AND_e2_ETC___d710 = DEF_rd_idx__h12422 == (tUInt8)25u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_23_05_AND_e2_ETC___d706 = DEF_rd_idx__h12422 == (tUInt8)23u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_22_03_AND_e2_ETC___d704 = DEF_rd_idx__h12422 == (tUInt8)22u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_21_01_AND_e2_ETC___d702 = DEF_rd_idx__h12422 == (tUInt8)21u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_20_99_AND_e2_ETC___d700 = DEF_rd_idx__h12422 == (tUInt8)20u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_19_97_AND_e2_ETC___d698 = DEF_rd_idx__h12422 == (tUInt8)19u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_18_95_AND_e2_ETC___d696 = DEF_rd_idx__h12422 == (tUInt8)18u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_17_93_AND_e2_ETC___d694 = DEF_rd_idx__h12422 == (tUInt8)17u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_13_85_AND_e2_ETC___d686 = DEF_rd_idx__h12422 == (tUInt8)13u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_16_91_AND_e2_ETC___d692 = DEF_rd_idx__h12422 == (tUInt8)16u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_15_89_AND_e2_ETC___d690 = DEF_rd_idx__h12422 == (tUInt8)15u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_14_87_AND_e2_ETC___d688 = DEF_rd_idx__h12422 == (tUInt8)14u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_12_83_AND_e2_ETC___d684 = DEF_rd_idx__h12422 == (tUInt8)12u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_11_81_AND_e2_ETC___d682 = DEF_rd_idx__h12422 == (tUInt8)11u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_10_79_AND_e2_ETC___d680 = DEF_rd_idx__h12422 == (tUInt8)10u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_8_75_AND_e2w_ETC___d676 = DEF_rd_idx__h12422 == (tUInt8)8u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_9_77_AND_e2w_ETC___d678 = DEF_rd_idx__h12422 == (tUInt8)9u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_7_73_AND_e2w_ETC___d674 = DEF_rd_idx__h12422 == (tUInt8)7u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_6_71_AND_e2w_ETC___d672 = DEF_rd_idx__h12422 == (tUInt8)6u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_5_69_AND_e2w_ETC___d670 = DEF_rd_idx__h12422 == (tUInt8)5u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_1_61_AND_e2w_ETC___d662 = DEF_rd_idx__h12422 == (tUInt8)1u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_4_67_AND_e2w_ETC___d668 = DEF_rd_idx__h12422 == (tUInt8)4u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_3_65_AND_e2w_ETC___d666 = DEF_rd_idx__h12422 == (tUInt8)3u && DEF_e2w_first__57_BIT_84___d571;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_2_63_AND_e2w_ETC___d664 = DEF_rd_idx__h12422 == (tUInt8)2u && DEF_e2w_first__57_BIT_84___d571;
  DEF_NOT_e2w_first__57_BIT_87_00___d601 = !DEF_e2w_first__57_BIT_87___d600;
  DEF_e2w_first__57_BIT_83_06_AND_NOT_e2w_first__57__ETC___d624 = DEF_e2w_first__57_BIT_83___d606 && (!DEF_e2w_first__57_BITS_82_TO_80_08_EQ_0___d609 && (!DEF_e2w_first__57_BITS_82_TO_80_08_EQ_1___d611 && (!DEF_e2w_first__57_BITS_82_TO_80_08_EQ_2___d613 && !DEF_e2w_first__57_BITS_82_TO_80_08_EQ_3___d615)));
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d638 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_83_06_AND_NOT_e2w_first__57__ETC___d624;
  DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d616 = DEF_e2w_first__57_BIT_83___d606 && DEF_e2w_first__57_BITS_82_TO_80_08_EQ_3___d615;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d637 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d616;
  DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d614 = DEF_e2w_first__57_BIT_83___d606 && DEF_e2w_first__57_BITS_82_TO_80_08_EQ_2___d613;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d636 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d614;
  DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d612 = DEF_e2w_first__57_BIT_83___d606 && DEF_e2w_first__57_BITS_82_TO_80_08_EQ_1___d611;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d635 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d612;
  DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d610 = DEF_e2w_first__57_BIT_83___d606 && DEF_e2w_first__57_BITS_82_TO_80_08_EQ_0___d609;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d634 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d610;
  DEF_NOT_e2w_first__57_BIT_83_06___d607 = !DEF_e2w_first__57_BIT_83___d606;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d633 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_NOT_e2w_first__57_BIT_83_06___d607;
  DEF_NOT_e2w_first__57_BIT_85_04___d605 = !DEF_e2w_first__57_BIT_85___d604;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d629 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_NOT_e2w_first__57_BIT_85_04___d605;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d628 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_85___d604;
  DEF_NOT_e2w_first__57_BIT_86_02___d603 = !DEF_e2w_first__57_BIT_86___d602;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d627 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_NOT_e2w_first__57_BIT_86_02___d603;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d632 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_83___d606;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d626 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_86___d602;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d631 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_NOT_e2w_first__57_BIT_84_71___d572;
  DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d630 = DEF_NOT_e2w_first__57_BIT_87_00___d601 && DEF_e2w_first__57_BIT_84___d571;
  DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d599 = DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d596 && !DEF_e2w_first__57_BIT_120___d563;
  DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d597 = DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d596 && DEF_e2w_first__57_BIT_120___d563;
  DEF_e2w_first__57_BIT_84_71_AND_NOT_e2w_first__57__ETC___d640 = DEF_e2w_first__57_BIT_84___d571 && !DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574;
  DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0_74_AND_e2w_ETC___d641 = DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574 && DEF_e2w_first__57_BIT_84_71_AND_NOT_e2w_first__57__ETC___d640;
  DEF_x__h11910 = (tUInt8)31u & (DEF_e2w_first____d557.get_bits_in_word8(3u, 25u, 2u) << 3u);
  DEF_mem_data__h11859 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h11858),
				      5u,
				      (tUInt8)(DEF_x__h11910));
  DEF_x__h11939 = (tUInt32)(65535u & DEF_mem_data__h11859);
  DEF_x__h11880 = (tUInt8)((tUInt8)255u & DEF_mem_data__h11859);
  switch (DEF_e2w_first__57_BITS_125_TO_123___d575) {
  case (tUInt8)0u:
    DEF_v__h11564 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h11880));
    break;
  case (tUInt8)1u:
    DEF_v__h11564 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h11939));
    break;
  case (tUInt8)4u:
    DEF_v__h11564 = (tUInt32)(DEF_x__h11880);
    break;
  case (tUInt8)5u:
    DEF_v__h11564 = DEF_x__h11939;
    break;
  case (tUInt8)2u:
    DEF_v__h11564 = DEF_mem_data__h11859;
    break;
  default:
    DEF_v__h11564 = DEF_data__h11342;
  }
  DEF_v__h11487 = DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d596 ? DEF_v__h11564 : DEF_data__h11342;
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_e2w.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_6,
		    DEF_current_id__h11344,
		    DEF_signed_0___d15,
		    &__str_literal_48);
  INST_retired.METH_enq(DEF_current_id__h11344);
  if (DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d597)
    INST_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  if (DEF_NOT_e2w_first__57_BIT_54_58_95_AND_e2w_first___ETC___d599)
    INST_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_49);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_14);
    if (DEF_e2w_first__57_BIT_87___d600)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_18);
    if (DEF_e2w_first__57_BIT_86___d602)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_e2w_first__57_BIT_86_02___d603)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_19);
    if (DEF_e2w_first__57_BIT_85___d604)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_e2w_first__57_BIT_85_04___d605)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_20);
    if (DEF_e2w_first__57_BIT_84___d571)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_e2w_first__57_BIT_84_71___d572)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_21);
    if (DEF_e2w_first__57_BIT_83___d606)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_e2w_first__57_BIT_83_06___d607)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_22, &__str_literal_23);
    if (DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d610)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d612)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d614)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_e2w_first__57_BIT_83_06_AND_e2w_first__57_BITS_ETC___d616)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_e2w_first__57_BIT_83_06_AND_NOT_e2w_first__57__ETC___d624)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_e2w_first__57_BIT_83_06___d607)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_30);
    dollar_write(sim_hdl,
		 this,
		 "s,32,s",
		 &__str_literal_31,
		 DEF_e2w_first__57_BITS_79_TO_48___d625,
		 &__str_literal_32);
    dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_14);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_18);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d626)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d627)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_19);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d628)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d629)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_20);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d630)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d631)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_21);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d632)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d633)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_22, &__str_literal_23);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d634)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d635)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d636)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d637)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_e2w_first___ETC___d638)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_e2w_first__57_BIT_87_00_01_AND_NOT_e2w_fir_ETC___d633)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_17, &__str_literal_30);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl,
		   this,
		   "s,32,s",
		   &__str_literal_31,
		   DEF_e2w_first__57_BITS_79_TO_48___d625,
		   &__str_literal_32);
    if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
  }
  if (DEF_NOT_e2w_first__57_BIT_87_00___d601)
    INST_program_counter.METH_write(0u);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0_74_AND_e2w_ETC___d641)
    INST_rf_0.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_2_63_AND_e2w_ETC___d664)
    INST_rf_2.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_1_61_AND_e2w_ETC___d662)
    INST_rf_1.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_3_65_AND_e2w_ETC___d666)
    INST_rf_3.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_5_69_AND_e2w_ETC___d670)
    INST_rf_5.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_4_67_AND_e2w_ETC___d668)
    INST_rf_4.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_6_71_AND_e2w_ETC___d672)
    INST_rf_6.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_7_73_AND_e2w_ETC___d674)
    INST_rf_7.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_8_75_AND_e2w_ETC___d676)
    INST_rf_8.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_9_77_AND_e2w_ETC___d678)
    INST_rf_9.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_10_79_AND_e2_ETC___d680)
    INST_rf_10.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_11_81_AND_e2_ETC___d682)
    INST_rf_11.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_12_83_AND_e2_ETC___d684)
    INST_rf_12.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_13_85_AND_e2_ETC___d686)
    INST_rf_13.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_14_87_AND_e2_ETC___d688)
    INST_rf_14.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_16_91_AND_e2_ETC___d692)
    INST_rf_16.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_15_89_AND_e2_ETC___d690)
    INST_rf_15.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_17_93_AND_e2_ETC___d694)
    INST_rf_17.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_18_95_AND_e2_ETC___d696)
    INST_rf_18.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_19_97_AND_e2_ETC___d698)
    INST_rf_19.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_20_99_AND_e2_ETC___d700)
    INST_rf_20.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_21_01_AND_e2_ETC___d702)
    INST_rf_21.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_22_03_AND_e2_ETC___d704)
    INST_rf_22.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_24_07_AND_e2_ETC___d708)
    INST_rf_24.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_23_05_AND_e2_ETC___d706)
    INST_rf_23.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_25_09_AND_e2_ETC___d710)
    INST_rf_25.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_27_13_AND_e2_ETC___d714)
    INST_rf_27.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_26_11_AND_e2_ETC___d712)
    INST_rf_26.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_28_15_AND_e2_ETC___d716)
    INST_rf_28.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_29_17_AND_e2_ETC___d718)
    INST_rf_29.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_30_19_AND_e2_ETC___d720)
    INST_rf_30.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BITS_59_TO_55_73_EQ_31_21_AND_e2_ETC___d722)
    INST_rf_31.METH_write(DEF_v__h11487);
  if (DEF_e2w_first__57_BIT_84_71_AND_NOT_e2w_first__57__ETC___d640)
    INST_scoreboard.METH_remove2(DEF_rd_idx__h12422);
}

void MOD_mkpipelined::RL_administrative_konata_commit()
{
  tUInt64 DEF_x__h13166;
  tUInt64 DEF__read__h3809;
  tUInt64 DEF_f__h13155;
  DEF_signed_0___d15 = 0u;
  DEF_f__h13155 = INST_retired.METH_first();
  DEF__read__h3809 = INST_commit_id.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_x__h13166 = 281474976710655llu & (DEF__read__h3809 + 1llu);
  INST_retired.METH_deq();
  INST_commit_id.METH_write(DEF_x__h13166);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_51,
		    DEF_f__h13155,
		    DEF__read__h3809,
		    DEF_signed_0___d15);
}

void MOD_mkpipelined::RL_administrative_konata_flush()
{
  tUInt64 DEF_f__h13289;
  tUInt32 DEF_signed_1___d729;
  DEF_signed_1___d729 = 1u;
  DEF_signed_0___d15 = 0u;
  DEF_f__h13289 = INST_squashed.METH_first();
  DEF_lfh___d3 = INST_lfh.METH_read();
  INST_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d3,
		    &__str_literal_51,
		    DEF_f__h13289,
		    DEF_signed_0___d15,
		    DEF_signed_1___d729);
}


/* Methods */

tUWide MOD_mkpipelined::METH_getIReq()
{
  DEF_toImem_rv_port1__read____d730 = INST_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toImem_rv_port1__read____d730, 32u, 67u, 32u, 0u, PORT_getIReq);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  return PORT_getIReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getIReq()
{
  tUInt8 DEF_CAN_FIRE_getIReq;
  tUInt8 PORT_RDY_getIReq;
  DEF_toImem_rv_port1__read____d730 = INST_toImem_rv.METH_port1__read();
  DEF_CAN_FIRE_getIReq = DEF_toImem_rv_port1__read____d730.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIReq = DEF_CAN_FIRE_getIReq;
  return PORT_RDY_getIReq;
}

void MOD_mkpipelined::METH_getIResp(tUWide ARG_getIResp_a)
{
  PORT_getIResp_a = ARG_getIResp_a;
  DEF__1_CONCAT_getIResp_a___d731.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getIResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getIResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getIResp_a.get_whole_word(0u),
											 0u);
  INST_fromImem_rv.METH_port0__write(DEF__1_CONCAT_getIResp_a___d731);
}

tUInt8 MOD_mkpipelined::METH_RDY_getIResp()
{
  tUInt8 DEF_CAN_FIRE_getIResp;
  tUInt8 PORT_RDY_getIResp;
  DEF_fromImem_rv_port0__read____d732 = INST_fromImem_rv.METH_port0__read();
  DEF_CAN_FIRE_getIResp = !DEF_fromImem_rv_port0__read____d732.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIResp = DEF_CAN_FIRE_getIResp;
  return PORT_RDY_getIResp;
}

tUWide MOD_mkpipelined::METH_getDReq()
{
  DEF_toDmem_rv_port1__read____d734 = INST_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toDmem_rv_port1__read____d734, 32u, 67u, 32u, 0u, PORT_getDReq);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  return PORT_getDReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getDReq()
{
  tUInt8 DEF_CAN_FIRE_getDReq;
  tUInt8 PORT_RDY_getDReq;
  DEF_toDmem_rv_port1__read____d734 = INST_toDmem_rv.METH_port1__read();
  DEF_CAN_FIRE_getDReq = DEF_toDmem_rv_port1__read____d734.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDReq = DEF_CAN_FIRE_getDReq;
  return PORT_RDY_getDReq;
}

void MOD_mkpipelined::METH_getDResp(tUWide ARG_getDResp_a)
{
  PORT_getDResp_a = ARG_getDResp_a;
  DEF__1_CONCAT_getDResp_a___d735.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getDResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getDResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getDResp_a.get_whole_word(0u),
											 0u);
  INST_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_getDResp_a___d735);
}

tUInt8 MOD_mkpipelined::METH_RDY_getDResp()
{
  tUInt8 DEF_CAN_FIRE_getDResp;
  tUInt8 PORT_RDY_getDResp;
  DEF_fromDmem_rv_port0__read____d736 = INST_fromDmem_rv.METH_port0__read();
  DEF_CAN_FIRE_getDResp = !DEF_fromDmem_rv_port0__read____d736.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDResp = DEF_CAN_FIRE_getDResp;
  return PORT_RDY_getDResp;
}

tUWide MOD_mkpipelined::METH_getMMIOReq()
{
  DEF_toMMIO_rv_port1__read____d738 = INST_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_toMMIO_rv_port1__read____d738,
		      32u,
		      67u,
		      32u,
		      0u,
		      PORT_getMMIOReq);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  return PORT_getMMIOReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOReq()
{
  tUInt8 DEF_CAN_FIRE_getMMIOReq;
  tUInt8 PORT_RDY_getMMIOReq;
  DEF_toMMIO_rv_port1__read____d738 = INST_toMMIO_rv.METH_port1__read();
  DEF_CAN_FIRE_getMMIOReq = DEF_toMMIO_rv_port1__read____d738.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOReq = DEF_CAN_FIRE_getMMIOReq;
  return PORT_RDY_getMMIOReq;
}

void MOD_mkpipelined::METH_getMMIOResp(tUWide ARG_getMMIOResp_a)
{
  PORT_getMMIOResp_a = ARG_getMMIOResp_a;
  DEF__1_CONCAT_getMMIOResp_a___d739.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getMMIOResp_a.get_bits_in_word8(2u,
															      0u,
															      4u)),
						      2u,
						      0u,
						      5u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(1u),
									 1u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(0u),
											    0u);
  INST_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_getMMIOResp_a___d739);
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOResp()
{
  tUInt8 DEF_CAN_FIRE_getMMIOResp;
  tUInt8 PORT_RDY_getMMIOResp;
  DEF_fromMMIO_rv_port0__read____d740 = INST_fromMMIO_rv.METH_port0__read();
  DEF_CAN_FIRE_getMMIOResp = !DEF_fromMMIO_rv_port0__read____d740.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOResp = DEF_CAN_FIRE_getMMIOResp;
  return PORT_RDY_getMMIOResp;
}


/* Reset routines */

void MOD_mkpipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_toImem_rv.reset_RST(ARG_rst_in);
  INST_toDmem_rv.reset_RST(ARG_rst_in);
  INST_starting.reset_RST(ARG_rst_in);
  INST_squashed.reset_RST(ARG_rst_in);
  INST_scoreboard.reset_RST_N(ARG_rst_in);
  INST_rf_9.reset_RST(ARG_rst_in);
  INST_rf_8.reset_RST(ARG_rst_in);
  INST_rf_7.reset_RST(ARG_rst_in);
  INST_rf_6.reset_RST(ARG_rst_in);
  INST_rf_5.reset_RST(ARG_rst_in);
  INST_rf_4.reset_RST(ARG_rst_in);
  INST_rf_31.reset_RST(ARG_rst_in);
  INST_rf_30.reset_RST(ARG_rst_in);
  INST_rf_3.reset_RST(ARG_rst_in);
  INST_rf_29.reset_RST(ARG_rst_in);
  INST_rf_28.reset_RST(ARG_rst_in);
  INST_rf_27.reset_RST(ARG_rst_in);
  INST_rf_26.reset_RST(ARG_rst_in);
  INST_rf_25.reset_RST(ARG_rst_in);
  INST_rf_24.reset_RST(ARG_rst_in);
  INST_rf_23.reset_RST(ARG_rst_in);
  INST_rf_22.reset_RST(ARG_rst_in);
  INST_rf_21.reset_RST(ARG_rst_in);
  INST_rf_20.reset_RST(ARG_rst_in);
  INST_rf_2.reset_RST(ARG_rst_in);
  INST_rf_19.reset_RST(ARG_rst_in);
  INST_rf_18.reset_RST(ARG_rst_in);
  INST_rf_17.reset_RST(ARG_rst_in);
  INST_rf_16.reset_RST(ARG_rst_in);
  INST_rf_15.reset_RST(ARG_rst_in);
  INST_rf_14.reset_RST(ARG_rst_in);
  INST_rf_13.reset_RST(ARG_rst_in);
  INST_rf_12.reset_RST(ARG_rst_in);
  INST_rf_11.reset_RST(ARG_rst_in);
  INST_rf_10.reset_RST(ARG_rst_in);
  INST_rf_1.reset_RST(ARG_rst_in);
  INST_rf_0.reset_RST(ARG_rst_in);
  INST_retired.reset_RST(ARG_rst_in);
  INST_program_counter.reset_RST(ARG_rst_in);
  INST_mEpoch.reset_RST(ARG_rst_in);
  INST_lfh.reset_RST(ARG_rst_in);
  INST_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_fromImem_rv.reset_RST(ARG_rst_in);
  INST_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_fresh_id.reset_RST(ARG_rst_in);
  INST_f2d.reset_RST(ARG_rst_in);
  INST_e2w.reset_RST(ARG_rst_in);
  INST_d2e.reset_RST(ARG_rst_in);
  INST_commit_id.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkpipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkpipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_commit_id.dump_state(indent + 2u);
  INST_d2e.dump_state(indent + 2u);
  INST_e2w.dump_state(indent + 2u);
  INST_f2d.dump_state(indent + 2u);
  INST_fresh_id.dump_state(indent + 2u);
  INST_fromDmem_rv.dump_state(indent + 2u);
  INST_fromImem_rv.dump_state(indent + 2u);
  INST_fromMMIO_rv.dump_state(indent + 2u);
  INST_lfh.dump_state(indent + 2u);
  INST_mEpoch.dump_state(indent + 2u);
  INST_program_counter.dump_state(indent + 2u);
  INST_retired.dump_state(indent + 2u);
  INST_rf_0.dump_state(indent + 2u);
  INST_rf_1.dump_state(indent + 2u);
  INST_rf_10.dump_state(indent + 2u);
  INST_rf_11.dump_state(indent + 2u);
  INST_rf_12.dump_state(indent + 2u);
  INST_rf_13.dump_state(indent + 2u);
  INST_rf_14.dump_state(indent + 2u);
  INST_rf_15.dump_state(indent + 2u);
  INST_rf_16.dump_state(indent + 2u);
  INST_rf_17.dump_state(indent + 2u);
  INST_rf_18.dump_state(indent + 2u);
  INST_rf_19.dump_state(indent + 2u);
  INST_rf_2.dump_state(indent + 2u);
  INST_rf_20.dump_state(indent + 2u);
  INST_rf_21.dump_state(indent + 2u);
  INST_rf_22.dump_state(indent + 2u);
  INST_rf_23.dump_state(indent + 2u);
  INST_rf_24.dump_state(indent + 2u);
  INST_rf_25.dump_state(indent + 2u);
  INST_rf_26.dump_state(indent + 2u);
  INST_rf_27.dump_state(indent + 2u);
  INST_rf_28.dump_state(indent + 2u);
  INST_rf_29.dump_state(indent + 2u);
  INST_rf_3.dump_state(indent + 2u);
  INST_rf_30.dump_state(indent + 2u);
  INST_rf_31.dump_state(indent + 2u);
  INST_rf_4.dump_state(indent + 2u);
  INST_rf_5.dump_state(indent + 2u);
  INST_rf_6.dump_state(indent + 2u);
  INST_rf_7.dump_state(indent + 2u);
  INST_rf_8.dump_state(indent + 2u);
  INST_rf_9.dump_state(indent + 2u);
  INST_scoreboard.dump_state(indent + 2u);
  INST_squashed.dump_state(indent + 2u);
  INST_starting.dump_state(indent + 2u);
  INST_toDmem_rv.dump_state(indent + 2u);
  INST_toImem_rv.dump_state(indent + 2u);
  INST_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkpipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 122u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_e2w_first__57_BIT_84_71___d572", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d2", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d47", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_program_counter_1_CONCAT_0___d16", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getDResp_a___d735", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getIResp_a___d731", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getMMIOResp_a___d739", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BITS_216_TO_214___d351", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548", 88u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BIT_188___d344", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BIT_213___d365", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__39_BIT_217___d350", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first____d339", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dEpoch__h8469", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__57_BITS_125_TO_123___d575", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__57_BITS_59_TO_55_73_EQ_0___d574", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__57_BIT_120___d563", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__57_BIT_54___d558", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__57_BIT_84___d571", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first____d557", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__1_BITS_112_TO_48___d334", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first____d21", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fEpoch__h5084", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port0__read____d736", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port1__read____d567", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port0__read____d732", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port1__read____d24", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port0__read____d740", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port1__read____d565", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h8812", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lfh___d3", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h12422", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h5110", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_idx__h5108", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs2_idx__h5109", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv1__h8472", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d15", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "starting__h4059", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port0__read____d399", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port1__read____d734", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port0__read____d4", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port1__read____d730", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port0__read____d396", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port1__read____d738", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8971", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9019", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9089", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9252", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h8808", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOResp_a", 68u);
  num = INST_commit_id.dump_VCD_defs(num);
  num = INST_d2e.dump_VCD_defs(num);
  num = INST_e2w.dump_VCD_defs(num);
  num = INST_f2d.dump_VCD_defs(num);
  num = INST_fresh_id.dump_VCD_defs(num);
  num = INST_fromDmem_rv.dump_VCD_defs(num);
  num = INST_fromImem_rv.dump_VCD_defs(num);
  num = INST_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_lfh.dump_VCD_defs(num);
  num = INST_mEpoch.dump_VCD_defs(num);
  num = INST_program_counter.dump_VCD_defs(num);
  num = INST_retired.dump_VCD_defs(num);
  num = INST_rf_0.dump_VCD_defs(num);
  num = INST_rf_1.dump_VCD_defs(num);
  num = INST_rf_10.dump_VCD_defs(num);
  num = INST_rf_11.dump_VCD_defs(num);
  num = INST_rf_12.dump_VCD_defs(num);
  num = INST_rf_13.dump_VCD_defs(num);
  num = INST_rf_14.dump_VCD_defs(num);
  num = INST_rf_15.dump_VCD_defs(num);
  num = INST_rf_16.dump_VCD_defs(num);
  num = INST_rf_17.dump_VCD_defs(num);
  num = INST_rf_18.dump_VCD_defs(num);
  num = INST_rf_19.dump_VCD_defs(num);
  num = INST_rf_2.dump_VCD_defs(num);
  num = INST_rf_20.dump_VCD_defs(num);
  num = INST_rf_21.dump_VCD_defs(num);
  num = INST_rf_22.dump_VCD_defs(num);
  num = INST_rf_23.dump_VCD_defs(num);
  num = INST_rf_24.dump_VCD_defs(num);
  num = INST_rf_25.dump_VCD_defs(num);
  num = INST_rf_26.dump_VCD_defs(num);
  num = INST_rf_27.dump_VCD_defs(num);
  num = INST_rf_28.dump_VCD_defs(num);
  num = INST_rf_29.dump_VCD_defs(num);
  num = INST_rf_3.dump_VCD_defs(num);
  num = INST_rf_30.dump_VCD_defs(num);
  num = INST_rf_31.dump_VCD_defs(num);
  num = INST_rf_4.dump_VCD_defs(num);
  num = INST_rf_5.dump_VCD_defs(num);
  num = INST_rf_6.dump_VCD_defs(num);
  num = INST_rf_7.dump_VCD_defs(num);
  num = INST_rf_8.dump_VCD_defs(num);
  num = INST_rf_9.dump_VCD_defs(num);
  num = INST_squashed.dump_VCD_defs(num);
  num = INST_starting.dump_VCD_defs(num);
  num = INST_toDmem_rv.dump_VCD_defs(num);
  num = INST_toImem_rv.dump_VCD_defs(num);
  num = INST_toMMIO_rv.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_scoreboard.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkpipelined::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkpipelined::vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 88u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352) != DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352, 3u);
	backing.DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 = DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336) != DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336, 117u);
	backing.DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336 = DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337) != DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337, 222u);
	backing.DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337 = DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342) != DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342, 1u);
	backing.DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342 = DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549) != DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549, 126u);
	backing.DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549 = DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549;
      }
      ++num;
      if ((backing.DEF_NOT_e2w_first__57_BIT_84_71___d572) != DEF_NOT_e2w_first__57_BIT_84_71___d572)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_e2w_first__57_BIT_84_71___d572, 1u);
	backing.DEF_NOT_e2w_first__57_BIT_84_71___d572 = DEF_NOT_e2w_first__57_BIT_84_71___d572;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d2) != DEF_TASK_fopen___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d2, 32u);
	backing.DEF_TASK_fopen___d2 = DEF_TASK_fopen___d2;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d47) != DEF__0_CONCAT_DONTCARE___d47)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d47, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d47 = DEF__0_CONCAT_DONTCARE___d47;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_program_counter_1_CONCAT_0___d16) != DEF__16_CONCAT_program_counter_1_CONCAT_0___d16)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_program_counter_1_CONCAT_0___d16, 69u);
	backing.DEF__16_CONCAT_program_counter_1_CONCAT_0___d16 = DEF__16_CONCAT_program_counter_1_CONCAT_0___d16;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457) != DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457, 69u);
	backing.DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457 = DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getDResp_a___d735) != DEF__1_CONCAT_getDResp_a___d735)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getDResp_a___d735, 69u);
	backing.DEF__1_CONCAT_getDResp_a___d735 = DEF__1_CONCAT_getDResp_a___d735;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getIResp_a___d731) != DEF__1_CONCAT_getIResp_a___d731)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getIResp_a___d731, 69u);
	backing.DEF__1_CONCAT_getIResp_a___d731 = DEF__1_CONCAT_getIResp_a___d731;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getMMIOResp_a___d739) != DEF__1_CONCAT_getMMIOResp_a___d739)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getMMIOResp_a___d739, 69u);
	backing.DEF__1_CONCAT_getMMIOResp_a___d739 = DEF__1_CONCAT_getMMIOResp_a___d739;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389) != DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389, 32u);
	backing.DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389 = DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390) != DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390, 30u);
	backing.DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390 = DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346) != DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346, 1u);
	backing.DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346 = DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BITS_216_TO_214___d351) != DEF_d2e_first__39_BITS_216_TO_214___d351)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BITS_216_TO_214___d351, 3u);
	backing.DEF_d2e_first__39_BITS_216_TO_214___d351 = DEF_d2e_first__39_BITS_216_TO_214___d351;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548) != DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548, 88u);
	backing.DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548 = DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341) != DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341, 1u);
	backing.DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 = DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348) != DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348, 1u);
	backing.DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348 = DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BIT_188___d344) != DEF_d2e_first__39_BIT_188___d344)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BIT_188___d344, 1u);
	backing.DEF_d2e_first__39_BIT_188___d344 = DEF_d2e_first__39_BIT_188___d344;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BIT_213___d365) != DEF_d2e_first__39_BIT_213___d365)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BIT_213___d365, 1u);
	backing.DEF_d2e_first__39_BIT_213___d365 = DEF_d2e_first__39_BIT_213___d365;
      }
      ++num;
      if ((backing.DEF_d2e_first__39_BIT_217___d350) != DEF_d2e_first__39_BIT_217___d350)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__39_BIT_217___d350, 1u);
	backing.DEF_d2e_first__39_BIT_217___d350 = DEF_d2e_first__39_BIT_217___d350;
      }
      ++num;
      if ((backing.DEF_d2e_first____d339) != DEF_d2e_first____d339)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first____d339, 222u);
	backing.DEF_d2e_first____d339 = DEF_d2e_first____d339;
      }
      ++num;
      if ((backing.DEF_dEpoch__h8469) != DEF_dEpoch__h8469)
      {
	vcd_write_val(sim_hdl, num, DEF_dEpoch__h8469, 1u);
	backing.DEF_dEpoch__h8469 = DEF_dEpoch__h8469;
      }
      ++num;
      if ((backing.DEF_e2w_first__57_BITS_125_TO_123___d575) != DEF_e2w_first__57_BITS_125_TO_123___d575)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__57_BITS_125_TO_123___d575, 3u);
	backing.DEF_e2w_first__57_BITS_125_TO_123___d575 = DEF_e2w_first__57_BITS_125_TO_123___d575;
      }
      ++num;
      if ((backing.DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560) != DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560, 1u);
	backing.DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560 = DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560;
      }
      ++num;
      if ((backing.DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574) != DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574, 1u);
	backing.DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574 = DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574;
      }
      ++num;
      if ((backing.DEF_e2w_first__57_BIT_120___d563) != DEF_e2w_first__57_BIT_120___d563)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__57_BIT_120___d563, 1u);
	backing.DEF_e2w_first__57_BIT_120___d563 = DEF_e2w_first__57_BIT_120___d563;
      }
      ++num;
      if ((backing.DEF_e2w_first__57_BIT_54___d558) != DEF_e2w_first__57_BIT_54___d558)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__57_BIT_54___d558, 1u);
	backing.DEF_e2w_first__57_BIT_54___d558 = DEF_e2w_first__57_BIT_54___d558;
      }
      ++num;
      if ((backing.DEF_e2w_first__57_BIT_84___d571) != DEF_e2w_first__57_BIT_84___d571)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__57_BIT_84___d571, 1u);
	backing.DEF_e2w_first__57_BIT_84___d571 = DEF_e2w_first__57_BIT_84___d571;
      }
      ++num;
      if ((backing.DEF_e2w_first____d557) != DEF_e2w_first____d557)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first____d557, 126u);
	backing.DEF_e2w_first____d557 = DEF_e2w_first____d557;
      }
      ++num;
      if ((backing.DEF_f2d_first__1_BITS_112_TO_48___d334) != DEF_f2d_first__1_BITS_112_TO_48___d334)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__1_BITS_112_TO_48___d334, 65u);
	backing.DEF_f2d_first__1_BITS_112_TO_48___d334 = DEF_f2d_first__1_BITS_112_TO_48___d334;
      }
      ++num;
      if ((backing.DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23) != DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23, 1u);
	backing.DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23;
      }
      ++num;
      if ((backing.DEF_f2d_first____d21) != DEF_f2d_first____d21)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first____d21, 113u);
	backing.DEF_f2d_first____d21 = DEF_f2d_first____d21;
      }
      ++num;
      if ((backing.DEF_fEpoch__h5084) != DEF_fEpoch__h5084)
      {
	vcd_write_val(sim_hdl, num, DEF_fEpoch__h5084, 1u);
	backing.DEF_fEpoch__h5084 = DEF_fEpoch__h5084;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port0__read____d736) != DEF_fromDmem_rv_port0__read____d736)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port0__read____d736, 69u);
	backing.DEF_fromDmem_rv_port0__read____d736 = DEF_fromDmem_rv_port0__read____d736;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port1__read____d567) != DEF_fromDmem_rv_port1__read____d567)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port1__read____d567, 69u);
	backing.DEF_fromDmem_rv_port1__read____d567 = DEF_fromDmem_rv_port1__read____d567;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port0__read____d732) != DEF_fromImem_rv_port0__read____d732)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port0__read____d732, 69u);
	backing.DEF_fromImem_rv_port0__read____d732 = DEF_fromImem_rv_port0__read____d732;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port1__read____d24) != DEF_fromImem_rv_port1__read____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port1__read____d24, 69u);
	backing.DEF_fromImem_rv_port1__read____d24 = DEF_fromImem_rv_port1__read____d24;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port0__read____d740) != DEF_fromMMIO_rv_port0__read____d740)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port0__read____d740, 69u);
	backing.DEF_fromMMIO_rv_port0__read____d740 = DEF_fromMMIO_rv_port0__read____d740;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port1__read____d565) != DEF_fromMMIO_rv_port1__read____d565)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port1__read____d565, 69u);
	backing.DEF_fromMMIO_rv_port1__read____d565 = DEF_fromMMIO_rv_port1__read____d565;
      }
      ++num;
      if ((backing.DEF_imm__h8812) != DEF_imm__h8812)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h8812, 32u);
	backing.DEF_imm__h8812 = DEF_imm__h8812;
      }
      ++num;
      if ((backing.DEF_lfh___d3) != DEF_lfh___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_lfh___d3, 32u);
	backing.DEF_lfh___d3 = DEF_lfh___d3;
      }
      ++num;
      if ((backing.DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19) != DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19, 113u);
	backing.DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19 = DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19;
      }
      ++num;
      if ((backing.DEF_rd_idx__h12422) != DEF_rd_idx__h12422)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h12422, 5u);
	backing.DEF_rd_idx__h12422 = DEF_rd_idx__h12422;
      }
      ++num;
      if ((backing.DEF_rd_idx__h5110) != DEF_rd_idx__h5110)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h5110, 5u);
	backing.DEF_rd_idx__h5110 = DEF_rd_idx__h5110;
      }
      ++num;
      if ((backing.DEF_rs1_idx__h5108) != DEF_rs1_idx__h5108)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_idx__h5108, 5u);
	backing.DEF_rs1_idx__h5108 = DEF_rs1_idx__h5108;
      }
      ++num;
      if ((backing.DEF_rs2_idx__h5109) != DEF_rs2_idx__h5109)
      {
	vcd_write_val(sim_hdl, num, DEF_rs2_idx__h5109, 5u);
	backing.DEF_rs2_idx__h5109 = DEF_rs2_idx__h5109;
      }
      ++num;
      if ((backing.DEF_rv1__h8472) != DEF_rv1__h8472)
      {
	vcd_write_val(sim_hdl, num, DEF_rv1__h8472, 32u);
	backing.DEF_rv1__h8472 = DEF_rv1__h8472;
      }
      ++num;
      if ((backing.DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27) != DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27, 1u);
	backing.DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 = DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27;
      }
      ++num;
      if ((backing.DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29) != DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29, 1u);
	backing.DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29 = DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29;
      }
      ++num;
      if ((backing.DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32) != DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32, 1u);
	backing.DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32 = DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32;
      }
      ++num;
      if ((backing.DEF_signed_0___d15) != DEF_signed_0___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d15, 32u);
	backing.DEF_signed_0___d15 = DEF_signed_0___d15;
      }
      ++num;
      if ((backing.DEF_starting__h4059) != DEF_starting__h4059)
      {
	vcd_write_val(sim_hdl, num, DEF_starting__h4059, 1u);
	backing.DEF_starting__h4059 = DEF_starting__h4059;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port0__read____d399) != DEF_toDmem_rv_port0__read____d399)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port0__read____d399, 69u);
	backing.DEF_toDmem_rv_port0__read____d399 = DEF_toDmem_rv_port0__read____d399;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port1__read____d734) != DEF_toDmem_rv_port1__read____d734)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port1__read____d734, 69u);
	backing.DEF_toDmem_rv_port1__read____d734 = DEF_toDmem_rv_port1__read____d734;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port0__read____d4) != DEF_toImem_rv_port0__read____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port0__read____d4, 69u);
	backing.DEF_toImem_rv_port0__read____d4 = DEF_toImem_rv_port0__read____d4;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port1__read____d730) != DEF_toImem_rv_port1__read____d730)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port1__read____d730, 69u);
	backing.DEF_toImem_rv_port1__read____d730 = DEF_toImem_rv_port1__read____d730;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port0__read____d396) != DEF_toMMIO_rv_port0__read____d396)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port0__read____d396, 69u);
	backing.DEF_toMMIO_rv_port0__read____d396 = DEF_toMMIO_rv_port0__read____d396;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port1__read____d738) != DEF_toMMIO_rv_port1__read____d738)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port1__read____d738, 69u);
	backing.DEF_toMMIO_rv_port1__read____d738 = DEF_toMMIO_rv_port1__read____d738;
      }
      ++num;
      if ((backing.DEF_x__h8971) != DEF_x__h8971)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8971, 12u);
	backing.DEF_x__h8971 = DEF_x__h8971;
      }
      ++num;
      if ((backing.DEF_x__h9019) != DEF_x__h9019)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9019, 12u);
	backing.DEF_x__h9019 = DEF_x__h9019;
      }
      ++num;
      if ((backing.DEF_x__h9089) != DEF_x__h9089)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9089, 13u);
	backing.DEF_x__h9089 = DEF_x__h9089;
      }
      ++num;
      if ((backing.DEF_x__h9252) != DEF_x__h9252)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9252, 21u);
	backing.DEF_x__h9252 = DEF_x__h9252;
      }
      ++num;
      if ((backing.DEF_y__h8808) != DEF_y__h8808)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h8808, 1u);
	backing.DEF_y__h8808 = DEF_y__h8808;
      }
      ++num;
      if ((backing.PORT_getDReq) != PORT_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getDReq, 68u);
	backing.PORT_getDReq = PORT_getDReq;
      }
      ++num;
      if ((backing.PORT_getDResp_a) != PORT_getDResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getDResp_a, 68u);
	backing.PORT_getDResp_a = PORT_getDResp_a;
      }
      ++num;
      if ((backing.PORT_getIReq) != PORT_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getIReq, 68u);
	backing.PORT_getIReq = PORT_getIReq;
      }
      ++num;
      if ((backing.PORT_getIResp_a) != PORT_getIResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getIResp_a, 68u);
	backing.PORT_getIResp_a = PORT_getIResp_a;
      }
      ++num;
      if ((backing.PORT_getMMIOReq) != PORT_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOReq, 68u);
	backing.PORT_getMMIOReq = PORT_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_getMMIOResp_a) != PORT_getMMIOResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOResp_a, 68u);
	backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352, 3u);
      backing.DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352 = DEF_IF_d2e_first__39_BIT_217_50_THEN_d2e_first__39_ETC___d352;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336, 117u);
      backing.DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336 = DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d336;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337, 222u);
      backing.DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337 = DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_8_EQ_ETC___d337;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342, 1u);
      backing.DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342 = DEF_NOT_d2e_first__39_BIT_117_40_EQ_mEpoch_7_41___d342;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549, 126u);
      backing.DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549 = DEF_NOT_d2e_first__39_BIT_188_44_35_AND_d2e_first__ETC___d549;
      vcd_write_val(sim_hdl, num++, DEF_NOT_e2w_first__57_BIT_84_71___d572, 1u);
      backing.DEF_NOT_e2w_first__57_BIT_84_71___d572 = DEF_NOT_e2w_first__57_BIT_84_71___d572;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d2, 32u);
      backing.DEF_TASK_fopen___d2 = DEF_TASK_fopen___d2;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d47, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d47 = DEF__0_CONCAT_DONTCARE___d47;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_program_counter_1_CONCAT_0___d16, 69u);
      backing.DEF__16_CONCAT_program_counter_1_CONCAT_0___d16 = DEF__16_CONCAT_program_counter_1_CONCAT_0___d16;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457, 69u);
      backing.DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457 = DEF__1_CONCAT_IF_d2e_first__39_BIT_187_39_THEN_IF_d_ETC___d457;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getDResp_a___d735, 69u);
      backing.DEF__1_CONCAT_getDResp_a___d735 = DEF__1_CONCAT_getDResp_a___d735;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getIResp_a___d731, 69u);
      backing.DEF__1_CONCAT_getIResp_a___d731 = DEF__1_CONCAT_getIResp_a___d731;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getMMIOResp_a___d739, 69u);
      backing.DEF__1_CONCAT_getMMIOResp_a___d739 = DEF__1_CONCAT_getMMIOResp_a___d739;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389, 32u);
      backing.DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389 = DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d389;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390, 30u);
      backing.DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390 = DEF_d2e_first__39_BITS_116_TO_85_49_PLUS_IF_d2e_fi_ETC___d390;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346, 1u);
      backing.DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346 = DEF_d2e_first__39_BITS_186_TO_185_45_EQ_0b0___d346;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BITS_216_TO_214___d351, 3u);
      backing.DEF_d2e_first__39_BITS_216_TO_214___d351 = DEF_d2e_first__39_BITS_216_TO_214___d351;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548, 88u);
      backing.DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548 = DEF_d2e_first__39_BITS_221_TO_182_47_CONCAT_d2e_fi_ETC___d548;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341, 1u);
      backing.DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341 = DEF_d2e_first__39_BIT_117_40_EQ_mEpoch_7___d341;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348, 1u);
      backing.DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348 = DEF_d2e_first__39_BIT_188_44_OR_NOT_d2e_first__39__ETC___d348;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BIT_188___d344, 1u);
      backing.DEF_d2e_first__39_BIT_188___d344 = DEF_d2e_first__39_BIT_188___d344;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BIT_213___d365, 1u);
      backing.DEF_d2e_first__39_BIT_213___d365 = DEF_d2e_first__39_BIT_213___d365;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__39_BIT_217___d350, 1u);
      backing.DEF_d2e_first__39_BIT_217___d350 = DEF_d2e_first__39_BIT_217___d350;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first____d339, 222u);
      backing.DEF_d2e_first____d339 = DEF_d2e_first____d339;
      vcd_write_val(sim_hdl, num++, DEF_dEpoch__h8469, 1u);
      backing.DEF_dEpoch__h8469 = DEF_dEpoch__h8469;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__57_BITS_125_TO_123___d575, 3u);
      backing.DEF_e2w_first__57_BITS_125_TO_123___d575 = DEF_e2w_first__57_BITS_125_TO_123___d575;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560, 1u);
      backing.DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560 = DEF_e2w_first__57_BITS_52_TO_51_59_EQ_0b0___d560;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574, 1u);
      backing.DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574 = DEF_e2w_first__57_BITS_59_TO_55_73_EQ_0___d574;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__57_BIT_120___d563, 1u);
      backing.DEF_e2w_first__57_BIT_120___d563 = DEF_e2w_first__57_BIT_120___d563;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__57_BIT_54___d558, 1u);
      backing.DEF_e2w_first__57_BIT_54___d558 = DEF_e2w_first__57_BIT_54___d558;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__57_BIT_84___d571, 1u);
      backing.DEF_e2w_first__57_BIT_84___d571 = DEF_e2w_first__57_BIT_84___d571;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first____d557, 126u);
      backing.DEF_e2w_first____d557 = DEF_e2w_first____d557;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__1_BITS_112_TO_48___d334, 65u);
      backing.DEF_f2d_first__1_BITS_112_TO_48___d334 = DEF_f2d_first__1_BITS_112_TO_48___d334;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23, 1u);
      backing.DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first____d21, 113u);
      backing.DEF_f2d_first____d21 = DEF_f2d_first____d21;
      vcd_write_val(sim_hdl, num++, DEF_fEpoch__h5084, 1u);
      backing.DEF_fEpoch__h5084 = DEF_fEpoch__h5084;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port0__read____d736, 69u);
      backing.DEF_fromDmem_rv_port0__read____d736 = DEF_fromDmem_rv_port0__read____d736;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port1__read____d567, 69u);
      backing.DEF_fromDmem_rv_port1__read____d567 = DEF_fromDmem_rv_port1__read____d567;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port0__read____d732, 69u);
      backing.DEF_fromImem_rv_port0__read____d732 = DEF_fromImem_rv_port0__read____d732;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port1__read____d24, 69u);
      backing.DEF_fromImem_rv_port1__read____d24 = DEF_fromImem_rv_port1__read____d24;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port0__read____d740, 69u);
      backing.DEF_fromMMIO_rv_port0__read____d740 = DEF_fromMMIO_rv_port0__read____d740;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port1__read____d565, 69u);
      backing.DEF_fromMMIO_rv_port1__read____d565 = DEF_fromMMIO_rv_port1__read____d565;
      vcd_write_val(sim_hdl, num++, DEF_imm__h8812, 32u);
      backing.DEF_imm__h8812 = DEF_imm__h8812;
      vcd_write_val(sim_hdl, num++, DEF_lfh___d3, 32u);
      backing.DEF_lfh___d3 = DEF_lfh___d3;
      vcd_write_val(sim_hdl, num++, DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19, 113u);
      backing.DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19 = DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h12422, 5u);
      backing.DEF_rd_idx__h12422 = DEF_rd_idx__h12422;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h5110, 5u);
      backing.DEF_rd_idx__h5110 = DEF_rd_idx__h5110;
      vcd_write_val(sim_hdl, num++, DEF_rs1_idx__h5108, 5u);
      backing.DEF_rs1_idx__h5108 = DEF_rs1_idx__h5108;
      vcd_write_val(sim_hdl, num++, DEF_rs2_idx__h5109, 5u);
      backing.DEF_rs2_idx__h5109 = DEF_rs2_idx__h5109;
      vcd_write_val(sim_hdl, num++, DEF_rv1__h8472, 32u);
      backing.DEF_rv1__h8472 = DEF_rv1__h8472;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27, 1u);
      backing.DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 = DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29, 1u);
      backing.DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29 = DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32, 1u);
      backing.DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32 = DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d15, 32u);
      backing.DEF_signed_0___d15 = DEF_signed_0___d15;
      vcd_write_val(sim_hdl, num++, DEF_starting__h4059, 1u);
      backing.DEF_starting__h4059 = DEF_starting__h4059;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port0__read____d399, 69u);
      backing.DEF_toDmem_rv_port0__read____d399 = DEF_toDmem_rv_port0__read____d399;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port1__read____d734, 69u);
      backing.DEF_toDmem_rv_port1__read____d734 = DEF_toDmem_rv_port1__read____d734;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port0__read____d4, 69u);
      backing.DEF_toImem_rv_port0__read____d4 = DEF_toImem_rv_port0__read____d4;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port1__read____d730, 69u);
      backing.DEF_toImem_rv_port1__read____d730 = DEF_toImem_rv_port1__read____d730;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port0__read____d396, 69u);
      backing.DEF_toMMIO_rv_port0__read____d396 = DEF_toMMIO_rv_port0__read____d396;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port1__read____d738, 69u);
      backing.DEF_toMMIO_rv_port1__read____d738 = DEF_toMMIO_rv_port1__read____d738;
      vcd_write_val(sim_hdl, num++, DEF_x__h8971, 12u);
      backing.DEF_x__h8971 = DEF_x__h8971;
      vcd_write_val(sim_hdl, num++, DEF_x__h9019, 12u);
      backing.DEF_x__h9019 = DEF_x__h9019;
      vcd_write_val(sim_hdl, num++, DEF_x__h9089, 13u);
      backing.DEF_x__h9089 = DEF_x__h9089;
      vcd_write_val(sim_hdl, num++, DEF_x__h9252, 21u);
      backing.DEF_x__h9252 = DEF_x__h9252;
      vcd_write_val(sim_hdl, num++, DEF_y__h8808, 1u);
      backing.DEF_y__h8808 = DEF_y__h8808;
      vcd_write_val(sim_hdl, num++, PORT_getDReq, 68u);
      backing.PORT_getDReq = PORT_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_getDResp_a, 68u);
      backing.PORT_getDResp_a = PORT_getDResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getIReq, 68u);
      backing.PORT_getIReq = PORT_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_getIResp_a, 68u);
      backing.PORT_getIResp_a = PORT_getIResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOReq, 68u);
      backing.PORT_getMMIOReq = PORT_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOResp_a, 68u);
      backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
    }
}

void MOD_mkpipelined::vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  INST_commit_id.dump_VCD(dt, backing.INST_commit_id);
  INST_d2e.dump_VCD(dt, backing.INST_d2e);
  INST_e2w.dump_VCD(dt, backing.INST_e2w);
  INST_f2d.dump_VCD(dt, backing.INST_f2d);
  INST_fresh_id.dump_VCD(dt, backing.INST_fresh_id);
  INST_fromDmem_rv.dump_VCD(dt, backing.INST_fromDmem_rv);
  INST_fromImem_rv.dump_VCD(dt, backing.INST_fromImem_rv);
  INST_fromMMIO_rv.dump_VCD(dt, backing.INST_fromMMIO_rv);
  INST_lfh.dump_VCD(dt, backing.INST_lfh);
  INST_mEpoch.dump_VCD(dt, backing.INST_mEpoch);
  INST_program_counter.dump_VCD(dt, backing.INST_program_counter);
  INST_retired.dump_VCD(dt, backing.INST_retired);
  INST_rf_0.dump_VCD(dt, backing.INST_rf_0);
  INST_rf_1.dump_VCD(dt, backing.INST_rf_1);
  INST_rf_10.dump_VCD(dt, backing.INST_rf_10);
  INST_rf_11.dump_VCD(dt, backing.INST_rf_11);
  INST_rf_12.dump_VCD(dt, backing.INST_rf_12);
  INST_rf_13.dump_VCD(dt, backing.INST_rf_13);
  INST_rf_14.dump_VCD(dt, backing.INST_rf_14);
  INST_rf_15.dump_VCD(dt, backing.INST_rf_15);
  INST_rf_16.dump_VCD(dt, backing.INST_rf_16);
  INST_rf_17.dump_VCD(dt, backing.INST_rf_17);
  INST_rf_18.dump_VCD(dt, backing.INST_rf_18);
  INST_rf_19.dump_VCD(dt, backing.INST_rf_19);
  INST_rf_2.dump_VCD(dt, backing.INST_rf_2);
  INST_rf_20.dump_VCD(dt, backing.INST_rf_20);
  INST_rf_21.dump_VCD(dt, backing.INST_rf_21);
  INST_rf_22.dump_VCD(dt, backing.INST_rf_22);
  INST_rf_23.dump_VCD(dt, backing.INST_rf_23);
  INST_rf_24.dump_VCD(dt, backing.INST_rf_24);
  INST_rf_25.dump_VCD(dt, backing.INST_rf_25);
  INST_rf_26.dump_VCD(dt, backing.INST_rf_26);
  INST_rf_27.dump_VCD(dt, backing.INST_rf_27);
  INST_rf_28.dump_VCD(dt, backing.INST_rf_28);
  INST_rf_29.dump_VCD(dt, backing.INST_rf_29);
  INST_rf_3.dump_VCD(dt, backing.INST_rf_3);
  INST_rf_30.dump_VCD(dt, backing.INST_rf_30);
  INST_rf_31.dump_VCD(dt, backing.INST_rf_31);
  INST_rf_4.dump_VCD(dt, backing.INST_rf_4);
  INST_rf_5.dump_VCD(dt, backing.INST_rf_5);
  INST_rf_6.dump_VCD(dt, backing.INST_rf_6);
  INST_rf_7.dump_VCD(dt, backing.INST_rf_7);
  INST_rf_8.dump_VCD(dt, backing.INST_rf_8);
  INST_rf_9.dump_VCD(dt, backing.INST_rf_9);
  INST_squashed.dump_VCD(dt, backing.INST_squashed);
  INST_starting.dump_VCD(dt, backing.INST_starting);
  INST_toDmem_rv.dump_VCD(dt, backing.INST_toDmem_rv);
  INST_toImem_rv.dump_VCD(dt, backing.INST_toImem_rv);
  INST_toMMIO_rv.dump_VCD(dt, backing.INST_toMMIO_rv);
}

void MOD_mkpipelined::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  INST_scoreboard.dump_VCD(dt, levels, backing.INST_scoreboard);
}
