
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360455500                       # Number of ticks simulated
final_tick                                  360455500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    863                       # Simulator instruction rate (inst/s)
host_op_rate                                      940                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1027975                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680432                       # Number of bytes of host memory used
host_seconds                                   350.65                       # Real time elapsed on the host
sim_insts                                      302475                       # Number of instructions simulated
sim_ops                                        329490                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           50880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          612864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             663744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        50880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       253056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          253056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          141154733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1700248713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1841403446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     141154733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        141154733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       702045051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            702045051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       702045051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         141154733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1700248713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2543448498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       10373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9190                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 285248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  378624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  268864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  663872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               588160                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5916                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4968                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              938                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     360454500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    395.315676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.324139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.110077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          361     25.84%     25.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          309     22.12%     47.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159     11.38%     59.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          131      9.38%     68.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           89      6.37%     75.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      2.58%     77.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.86%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      1.15%     80.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          270     19.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.642857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.282857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.839723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            111     44.05%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           108     42.86%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            25      9.92%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             4      1.59%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.670635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.619586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.379507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              191     75.79%     75.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      3.57%     79.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24      9.52%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      5.16%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      3.17%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.40%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      2.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     89387750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               172956500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20055.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38805.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       791.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       745.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1841.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1631.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3388                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      18425.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5197920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2751375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11716740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5465340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40426110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               786240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       119371680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3062400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              217051245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.156975                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            269756750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       761000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7967250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      77977750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    261789500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4833780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2546445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20099100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16463880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             56424300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               619200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       105991500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         1024800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              236276445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            655.492712                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            235141250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       314000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      2665250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     113040250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    232476000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   72387                       # Number of BP lookups
system.cpu.branchPred.condPredicted             55853                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4271                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                39181                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34894                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.058472                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5682                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                561                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2743                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1719                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1024                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       360455500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           720912                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              31554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         431069                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       72387                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              42295                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        634708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  975                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           278                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          737                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    150553                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   388                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             672627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.720863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.102870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   428202     63.66%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   104923     15.60%     79.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38557      5.73%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100945     15.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               672627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.100410                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.597950                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    49930                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                463698                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    119085                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 36185                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3729                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31236                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   666                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 399777                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14563                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3729                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    84725                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  225129                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          74862                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    118388                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                165794                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 383742                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  5717                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 13107                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3106                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  54014                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79545                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              391028                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1811350                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           446851                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    60888                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                406                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            404                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    106343                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               134421                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55936                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56060                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28583                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     377630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 698                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    354908                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1441                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           48837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       138435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             26                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        672627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.527645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.838737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              441561     65.65%     65.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              133893     19.91%     85.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72761     10.82%     96.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22155      3.29%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2257      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          672627                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14484     17.50%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  61453     74.25%     91.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6823      8.24%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                169988     47.90%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   37      0.01%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               131183     36.96%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53684     15.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354908                       # Type of FU issued
system.cpu.iq.rate                           0.492304                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       82767                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.233207                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1466612                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            427192                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       347005                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  39                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 437652                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      23                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45506                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        12249                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4750                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          294                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3729                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   29078                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12040                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              378335                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                134421                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55936                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                394                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    390                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11391                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1219                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2579                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3798                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                350449                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                129361                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4459                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       182422                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48637                       # Number of branches executed
system.cpu.iew.exec_stores                      53061                       # Number of stores executed
system.cpu.iew.exec_rate                     0.486119                       # Inst execution rate
system.cpu.iew.wb_sent                         347245                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        347021                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    218206                       # num instructions producing a value
system.cpu.iew.wb_consumers                    324615                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.481364                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.672199                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           43843                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3625                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       665011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.495465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.297978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       525074     78.96%     78.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        75341     11.33%     90.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14771      2.22%     92.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21263      3.20%     95.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4134      0.62%     96.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15174      2.28%     98.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2191      0.33%     98.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1238      0.19%     99.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5825      0.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       665011                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302475                       # Number of instructions committed
system.cpu.commit.committedOps                 329490                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173358                       # Number of memory references committed
system.cpu.commit.loads                        122172                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45503                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290248                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156128     47.38%     47.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122172     37.08%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51170     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329490                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5825                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1031661                       # The number of ROB reads
system.cpu.rob.rob_writes                      754284                       # The number of ROB writes
system.cpu.timesIdled                             938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302475                       # Number of Instructions Simulated
system.cpu.committedOps                        329490                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.383377                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.383377                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.419573                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.419573                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   363126                       # number of integer regfile reads
system.cpu.int_regfile_writes                  211112                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1426448                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   134139                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181953                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    607                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              9560                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.963849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              105098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9576                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.975146                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           4011000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.963849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            140439                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           140439                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        67529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67529                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        36966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36966                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          303                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          303                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        104495                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           104495                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       104495                       # number of overall hits
system.cpu.dcache.overall_hits::total          104495                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        13030                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13030                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        12730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12730                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        25760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        25760                       # number of overall misses
system.cpu.dcache.overall_misses::total         25760                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    514798500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    514798500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    534876442                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    534876442                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1049674942                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1049674942                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1049674942                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1049674942                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          303                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          303                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       130255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       130255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130255                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.161745                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161745                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.256157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.256157                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.016393                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016393                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.197766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.197766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.197766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.197766                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39508.710668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39508.710668                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42017.002514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42017.002514                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        39800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        39800                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40748.250854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40748.250854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40748.250854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40748.250854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        64514                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1087                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.350506                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         9560                       # number of writebacks
system.cpu.dcache.writebacks::total              9560                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         5850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5850                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        10334                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10334                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        16184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        16184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16184                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7180                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2396                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2396                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9576                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    292187000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    292187000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    113967443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113967443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    406154443                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    406154443                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    406154443                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    406154443                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.089127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.089127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.073517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.073517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073517                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40694.568245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40694.568245                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47565.710768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47565.710768                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42413.788952                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42413.788952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42413.788952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42413.788952                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               418                       # number of replacements
system.cpu.icache.tags.tagsinuse           340.323095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              149618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.198742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   340.323095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.664694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.664694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            301889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           301889                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       149618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149618                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        149618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       149618                       # number of overall hits
system.cpu.icache.overall_hits::total          149618                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          929                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           929                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          929                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            929                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          929                       # number of overall misses
system.cpu.icache.overall_misses::total           929                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54100492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54100492                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54100492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54100492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54100492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54100492                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       150547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       150547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       150547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       150547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       150547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       150547                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006171                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006171                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58235.190527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58235.190527                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58235.190527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58235.190527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58235.190527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58235.190527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13638                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               147                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.775510                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          418                       # number of writebacks
system.cpu.icache.writebacks::total               418                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          797                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          797                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          797                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47859993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47859993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47859993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47859993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47859993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47859993                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005294                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005294                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005294                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005294                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60050.179423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60050.179423                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60050.179423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60050.179423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60050.179423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60050.179423                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         20351                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         9979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          788                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    360455500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3954                       # Transaction distribution
system.membus.trans_dist::WritebackClean         6024                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2410                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2410                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7166                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        28712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        77632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1224704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1302336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10373                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.076063                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.265111                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9584     92.39%     92.39% # Request fanout histogram
system.membus.snoop_fanout::1                     789      7.61%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               10373                       # Request fanout histogram
system.membus.reqLayer0.occupancy            61851000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4189493                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           49059488                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             13.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
