

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL'
================================================================
* Date:           Wed Mar 29 18:18:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.380 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL  |       15|       15|        10|          3|          1|     3|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 13 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 15 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 16 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln40_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40_6"   --->   Operation 17 'read' 'zext_ln40_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln40_5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40_5"   --->   Operation 18 'read' 'zext_ln40_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln40_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40_4"   --->   Operation 19 'read' 'zext_ln40_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln40_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40_3"   --->   Operation 20 'read' 'zext_ln40_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln40_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40_2"   --->   Operation 21 'read' 'zext_ln40_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln40_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40_1"   --->   Operation 22 'read' 'zext_ln40_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln45_8_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln45_8"   --->   Operation 23 'read' 'select_ln45_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln45_7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln45_7"   --->   Operation 24 'read' 'select_ln45_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln45_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln45_6"   --->   Operation 25 'read' 'select_ln45_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%select_ln45_5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln45_5"   --->   Operation 26 'read' 'select_ln45_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%select_ln45_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln45_4"   --->   Operation 27 'read' 'select_ln45_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln45_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln45_3"   --->   Operation 28 'read' 'select_ln45_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln45_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln45_2"   --->   Operation 29 'read' 'select_ln45_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40"   --->   Operation 30 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %tmp"   --->   Operation 31 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln40_6_cast = zext i6 %zext_ln40_6_read"   --->   Operation 32 'zext' 'zext_ln40_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln40_5_cast = zext i6 %zext_ln40_5_read"   --->   Operation 33 'zext' 'zext_ln40_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln40_4_cast = zext i6 %zext_ln40_4_read"   --->   Operation 34 'zext' 'zext_ln40_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln40_3_cast = zext i6 %zext_ln40_3_read"   --->   Operation 35 'zext' 'zext_ln40_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = zext i6 %zext_ln40_2_read"   --->   Operation 36 'zext' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast = zext i6 %zext_ln40_1_read"   --->   Operation 37 'zext' 'zext_ln40_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%select_ln45_8_cast = zext i6 %select_ln45_8_read"   --->   Operation 38 'zext' 'select_ln45_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln45_7_cast = zext i6 %select_ln45_7_read"   --->   Operation 39 'zext' 'select_ln45_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%select_ln45_6_cast = zext i6 %select_ln45_6_read"   --->   Operation 40 'zext' 'select_ln45_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%select_ln45_5_cast = zext i6 %select_ln45_5_read"   --->   Operation 41 'zext' 'select_ln45_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%select_ln45_4_cast = zext i6 %select_ln45_4_read"   --->   Operation 42 'zext' 'select_ln45_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%select_ln45_3_cast = zext i6 %select_ln45_3_read"   --->   Operation 43 'zext' 'select_ln45_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%select_ln45_2_cast = zext i6 %select_ln45_2_read"   --->   Operation 44 'zext' 'select_ln45_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i6 %zext_ln40_read"   --->   Operation 45 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %tmp_read, i16 %empty_40"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %KERN_I"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%chan_1 = load i2 %chan" [conv_7x7.cpp:57]   --->   Operation 50 'load' 'chan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln57 = icmp_eq  i2 %chan_1, i2 3" [conv_7x7.cpp:57]   --->   Operation 52 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 53 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.56ns)   --->   "%add_ln57 = add i2 %chan_1, i2 1" [conv_7x7.cpp:57]   --->   Operation 54 'add' 'add_ln57' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %KERN_I.split, void %for.inc96.exitStub" [conv_7x7.cpp:57]   --->   Operation 55 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%phi_mul_load = load i8 %phi_mul"   --->   Operation 56 'load' 'phi_mul_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i2 %chan_1"   --->   Operation 57 'zext' 'zext_ln1317' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln1317_8 = add i8 %phi_mul_load, i8 %zext_ln40_1_cast"   --->   Operation 58 'add' 'add_ln1317_8' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1317_9 = zext i8 %add_ln1317_8"   --->   Operation 59 'zext' 'zext_ln1317_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (4.17ns)   --->   "%mul_ln1317_1 = mul i13 %zext_ln1317_9, i13 46"   --->   Operation 60 'mul' 'mul_ln1317_1' <Predicate = (!icmp_ln57)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln1317_16 = add i8 %phi_mul_load, i8 %zext_ln40_2_cast"   --->   Operation 61 'add' 'add_ln1317_16' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1317_17 = zext i8 %add_ln1317_16"   --->   Operation 62 'zext' 'zext_ln1317_17' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (4.17ns)   --->   "%mul_ln1317_2 = mul i13 %zext_ln1317_17, i13 46"   --->   Operation 63 'mul' 'mul_ln1317_2' <Predicate = (!icmp_ln57)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.91ns)   --->   "%add_ln1317_24 = add i8 %phi_mul_load, i8 %zext_ln40_3_cast"   --->   Operation 64 'add' 'add_ln1317_24' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1317_25 = zext i8 %add_ln1317_24"   --->   Operation 65 'zext' 'zext_ln1317_25' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (4.17ns)   --->   "%mul_ln1317_3 = mul i13 %zext_ln1317_25, i13 46"   --->   Operation 66 'mul' 'mul_ln1317_3' <Predicate = (!icmp_ln57)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.73ns)   --->   "%empty_42 = add i4 %tmp_6, i4 %zext_ln1317"   --->   Operation 67 'add' 'empty_42' <Predicate = (!icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_42"   --->   Operation 68 'zext' 'p_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%W_buf_1_0_addr = getelementptr i16 %W_buf_1_0, i64 0, i64 %p_cast"   --->   Operation 69 'getelementptr' 'W_buf_1_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%W_buf_1_2_addr = getelementptr i16 %W_buf_1_2, i64 0, i64 %p_cast"   --->   Operation 70 'getelementptr' 'W_buf_1_2_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%W_buf_1_3_addr = getelementptr i16 %W_buf_1_3, i64 0, i64 %p_cast"   --->   Operation 71 'getelementptr' 'W_buf_1_3_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%W_buf_1_4_addr = getelementptr i16 %W_buf_1_4, i64 0, i64 %p_cast"   --->   Operation 72 'getelementptr' 'W_buf_1_4_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%W_buf_1_5_addr = getelementptr i16 %W_buf_1_5, i64 0, i64 %p_cast"   --->   Operation 73 'getelementptr' 'W_buf_1_5_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%W_buf_1_6_addr = getelementptr i16 %W_buf_1_6, i64 0, i64 %p_cast"   --->   Operation 74 'getelementptr' 'W_buf_1_6_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%W_buf_2_0_addr = getelementptr i16 %W_buf_2_0, i64 0, i64 %p_cast"   --->   Operation 75 'getelementptr' 'W_buf_2_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%W_buf_2_1_addr = getelementptr i16 %W_buf_2_1, i64 0, i64 %p_cast"   --->   Operation 76 'getelementptr' 'W_buf_2_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%W_buf_2_2_addr = getelementptr i16 %W_buf_2_2, i64 0, i64 %p_cast"   --->   Operation 77 'getelementptr' 'W_buf_2_2_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%W_buf_2_3_addr = getelementptr i16 %W_buf_2_3, i64 0, i64 %p_cast"   --->   Operation 78 'getelementptr' 'W_buf_2_3_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%W_buf_2_4_addr = getelementptr i16 %W_buf_2_4, i64 0, i64 %p_cast"   --->   Operation 79 'getelementptr' 'W_buf_2_4_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%W_buf_2_5_addr = getelementptr i16 %W_buf_2_5, i64 0, i64 %p_cast"   --->   Operation 80 'getelementptr' 'W_buf_2_5_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%W_buf_2_6_addr = getelementptr i16 %W_buf_2_6, i64 0, i64 %p_cast"   --->   Operation 81 'getelementptr' 'W_buf_2_6_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%W_buf_3_0_addr = getelementptr i16 %W_buf_3_0, i64 0, i64 %p_cast"   --->   Operation 82 'getelementptr' 'W_buf_3_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%W_buf_3_1_addr = getelementptr i16 %W_buf_3_1, i64 0, i64 %p_cast"   --->   Operation 83 'getelementptr' 'W_buf_3_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%W_buf_3_2_addr = getelementptr i16 %W_buf_3_2, i64 0, i64 %p_cast"   --->   Operation 84 'getelementptr' 'W_buf_3_2_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%W_buf_3_6_addr = getelementptr i16 %W_buf_3_6, i64 0, i64 %p_cast"   --->   Operation 85 'getelementptr' 'W_buf_3_6_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%W_buf_4_0_addr = getelementptr i16 %W_buf_4_0, i64 0, i64 %p_cast"   --->   Operation 86 'getelementptr' 'W_buf_4_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%W_buf_4_1_addr = getelementptr i16 %W_buf_4_1, i64 0, i64 %p_cast"   --->   Operation 87 'getelementptr' 'W_buf_4_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%W_buf_4_5_addr = getelementptr i16 %W_buf_4_5, i64 0, i64 %p_cast"   --->   Operation 88 'getelementptr' 'W_buf_4_5_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%W_buf_4_6_addr = getelementptr i16 %W_buf_4_6, i64 0, i64 %p_cast"   --->   Operation 89 'getelementptr' 'W_buf_4_6_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%W_buf_5_0_addr = getelementptr i16 %W_buf_5_0, i64 0, i64 %p_cast"   --->   Operation 90 'getelementptr' 'W_buf_5_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%W_buf_5_1_addr = getelementptr i16 %W_buf_5_1, i64 0, i64 %p_cast"   --->   Operation 91 'getelementptr' 'W_buf_5_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%W_buf_5_2_addr = getelementptr i16 %W_buf_5_2, i64 0, i64 %p_cast"   --->   Operation 92 'getelementptr' 'W_buf_5_2_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%W_buf_5_3_addr = getelementptr i16 %W_buf_5_3, i64 0, i64 %p_cast"   --->   Operation 93 'getelementptr' 'W_buf_5_3_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%W_buf_5_4_addr = getelementptr i16 %W_buf_5_4, i64 0, i64 %p_cast"   --->   Operation 94 'getelementptr' 'W_buf_5_4_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%W_buf_5_5_addr = getelementptr i16 %W_buf_5_5, i64 0, i64 %p_cast"   --->   Operation 95 'getelementptr' 'W_buf_5_5_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%W_buf_5_6_addr = getelementptr i16 %W_buf_5_6, i64 0, i64 %p_cast"   --->   Operation 96 'getelementptr' 'W_buf_5_6_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%W_buf_6_0_addr = getelementptr i16 %W_buf_6_0, i64 0, i64 %p_cast"   --->   Operation 97 'getelementptr' 'W_buf_6_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%W_buf_6_1_addr = getelementptr i16 %W_buf_6_1, i64 0, i64 %p_cast"   --->   Operation 98 'getelementptr' 'W_buf_6_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%W_buf_6_3_addr = getelementptr i16 %W_buf_6_3, i64 0, i64 %p_cast"   --->   Operation 99 'getelementptr' 'W_buf_6_3_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%W_buf_6_4_addr = getelementptr i16 %W_buf_6_4, i64 0, i64 %p_cast"   --->   Operation 100 'getelementptr' 'W_buf_6_4_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%W_buf_6_5_addr = getelementptr i16 %W_buf_6_5, i64 0, i64 %p_cast"   --->   Operation 101 'getelementptr' 'W_buf_6_5_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%W_buf_6_6_addr = getelementptr i16 %W_buf_6_6, i64 0, i64 %p_cast"   --->   Operation 102 'getelementptr' 'W_buf_6_6_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (2.32ns)   --->   "%W_buf_1_0_load = load i4 %W_buf_1_0_addr"   --->   Operation 103 'load' 'W_buf_1_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%W_buf_2_0_load = load i4 %W_buf_2_0_addr"   --->   Operation 104 'load' 'W_buf_2_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%W_buf_3_0_load = load i4 %W_buf_3_0_addr"   --->   Operation 105 'load' 'W_buf_3_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 106 [2/2] (2.32ns)   --->   "%W_buf_4_0_load = load i4 %W_buf_4_0_addr"   --->   Operation 106 'load' 'W_buf_4_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 107 [2/2] (2.32ns)   --->   "%W_buf_5_0_load = load i4 %W_buf_5_0_addr"   --->   Operation 107 'load' 'W_buf_5_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 108 [2/2] (2.32ns)   --->   "%W_buf_6_0_load = load i4 %W_buf_6_0_addr"   --->   Operation 108 'load' 'W_buf_6_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 109 [2/2] (2.32ns)   --->   "%W_buf_2_1_load = load i4 %W_buf_2_1_addr"   --->   Operation 109 'load' 'W_buf_2_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 110 [2/2] (2.32ns)   --->   "%W_buf_3_1_load = load i4 %W_buf_3_1_addr"   --->   Operation 110 'load' 'W_buf_3_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 111 [2/2] (2.32ns)   --->   "%W_buf_4_1_load = load i4 %W_buf_4_1_addr"   --->   Operation 111 'load' 'W_buf_4_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 112 [2/2] (2.32ns)   --->   "%W_buf_5_1_load = load i4 %W_buf_5_1_addr"   --->   Operation 112 'load' 'W_buf_5_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 113 [2/2] (2.32ns)   --->   "%W_buf_6_1_load = load i4 %W_buf_6_1_addr"   --->   Operation 113 'load' 'W_buf_6_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 114 [2/2] (2.32ns)   --->   "%W_buf_1_2_load = load i4 %W_buf_1_2_addr"   --->   Operation 114 'load' 'W_buf_1_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 115 [2/2] (2.32ns)   --->   "%W_buf_2_2_load = load i4 %W_buf_2_2_addr"   --->   Operation 115 'load' 'W_buf_2_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 116 [2/2] (2.32ns)   --->   "%W_buf_3_2_load = load i4 %W_buf_3_2_addr"   --->   Operation 116 'load' 'W_buf_3_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%W_buf_5_2_load = load i4 %W_buf_5_2_addr"   --->   Operation 117 'load' 'W_buf_5_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 118 [2/2] (2.32ns)   --->   "%W_buf_1_3_load = load i4 %W_buf_1_3_addr"   --->   Operation 118 'load' 'W_buf_1_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 119 [2/2] (2.32ns)   --->   "%W_buf_2_3_load = load i4 %W_buf_2_3_addr"   --->   Operation 119 'load' 'W_buf_2_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 120 [2/2] (2.32ns)   --->   "%W_buf_5_3_load = load i4 %W_buf_5_3_addr"   --->   Operation 120 'load' 'W_buf_5_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%W_buf_6_3_load = load i4 %W_buf_6_3_addr"   --->   Operation 121 'load' 'W_buf_6_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 122 [2/2] (2.32ns)   --->   "%W_buf_1_4_load = load i4 %W_buf_1_4_addr"   --->   Operation 122 'load' 'W_buf_1_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 123 [2/2] (2.32ns)   --->   "%W_buf_2_4_load = load i4 %W_buf_2_4_addr"   --->   Operation 123 'load' 'W_buf_2_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 124 [2/2] (2.32ns)   --->   "%W_buf_5_4_load = load i4 %W_buf_5_4_addr"   --->   Operation 124 'load' 'W_buf_5_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 125 [2/2] (2.32ns)   --->   "%W_buf_6_4_load = load i4 %W_buf_6_4_addr"   --->   Operation 125 'load' 'W_buf_6_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 126 [2/2] (2.32ns)   --->   "%W_buf_1_5_load = load i4 %W_buf_1_5_addr"   --->   Operation 126 'load' 'W_buf_1_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 127 [2/2] (2.32ns)   --->   "%W_buf_2_5_load = load i4 %W_buf_2_5_addr"   --->   Operation 127 'load' 'W_buf_2_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 128 [2/2] (2.32ns)   --->   "%W_buf_4_5_load = load i4 %W_buf_4_5_addr"   --->   Operation 128 'load' 'W_buf_4_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 129 [2/2] (2.32ns)   --->   "%W_buf_5_5_load = load i4 %W_buf_5_5_addr"   --->   Operation 129 'load' 'W_buf_5_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 130 [2/2] (2.32ns)   --->   "%W_buf_6_5_load = load i4 %W_buf_6_5_addr"   --->   Operation 130 'load' 'W_buf_6_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 131 [2/2] (2.32ns)   --->   "%W_buf_1_6_load = load i4 %W_buf_1_6_addr"   --->   Operation 131 'load' 'W_buf_1_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 132 [2/2] (2.32ns)   --->   "%W_buf_2_6_load = load i4 %W_buf_2_6_addr"   --->   Operation 132 'load' 'W_buf_2_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 133 [2/2] (2.32ns)   --->   "%W_buf_3_6_load = load i4 %W_buf_3_6_addr"   --->   Operation 133 'load' 'W_buf_3_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 134 [2/2] (2.32ns)   --->   "%W_buf_4_6_load = load i4 %W_buf_4_6_addr"   --->   Operation 134 'load' 'W_buf_4_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 135 [2/2] (2.32ns)   --->   "%W_buf_5_6_load = load i4 %W_buf_5_6_addr"   --->   Operation 135 'load' 'W_buf_5_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 136 [2/2] (2.32ns)   --->   "%W_buf_6_6_load = load i4 %W_buf_6_6_addr"   --->   Operation 136 'load' 'W_buf_6_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln57 = store i2 %add_ln57, i2 %chan" [conv_7x7.cpp:57]   --->   Operation 137 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 138 [1/1] (1.67ns)   --->   "%add_ln1317_9 = add i13 %mul_ln1317_1, i13 %select_ln45_2_cast"   --->   Operation 138 'add' 'add_ln1317_9' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1317_10 = zext i13 %add_ln1317_9"   --->   Operation 139 'zext' 'zext_ln1317_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%X_buf_addr_7 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_10"   --->   Operation 140 'getelementptr' 'X_buf_addr_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.67ns)   --->   "%add_ln1317_11 = add i13 %mul_ln1317_1, i13 %select_ln45_4_cast"   --->   Operation 141 'add' 'add_ln1317_11' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1317_12 = zext i13 %add_ln1317_11"   --->   Operation 142 'zext' 'zext_ln1317_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%X_buf_addr_9 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_12"   --->   Operation 143 'getelementptr' 'X_buf_addr_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.67ns)   --->   "%add_ln1317_12 = add i13 %mul_ln1317_1, i13 %select_ln45_5_cast"   --->   Operation 144 'add' 'add_ln1317_12' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1317_13 = zext i13 %add_ln1317_12"   --->   Operation 145 'zext' 'zext_ln1317_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%X_buf_addr_10 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_13"   --->   Operation 146 'getelementptr' 'X_buf_addr_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.67ns)   --->   "%add_ln1317_13 = add i13 %mul_ln1317_1, i13 %select_ln45_6_cast"   --->   Operation 147 'add' 'add_ln1317_13' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1317_14 = zext i13 %add_ln1317_13"   --->   Operation 148 'zext' 'zext_ln1317_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%X_buf_addr_11 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_14"   --->   Operation 149 'getelementptr' 'X_buf_addr_11' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.67ns)   --->   "%add_ln1317_14 = add i13 %mul_ln1317_1, i13 %select_ln45_7_cast"   --->   Operation 150 'add' 'add_ln1317_14' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1317_15 = zext i13 %add_ln1317_14"   --->   Operation 151 'zext' 'zext_ln1317_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%X_buf_addr_12 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_15"   --->   Operation 152 'getelementptr' 'X_buf_addr_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.67ns)   --->   "%add_ln1317_15 = add i13 %mul_ln1317_1, i13 %select_ln45_8_cast"   --->   Operation 153 'add' 'add_ln1317_15' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1317_16 = zext i13 %add_ln1317_15"   --->   Operation 154 'zext' 'zext_ln1317_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%X_buf_addr_13 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_16"   --->   Operation 155 'getelementptr' 'X_buf_addr_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.67ns)   --->   "%add_ln1317_17 = add i13 %mul_ln1317_2, i13 %select_ln45_2_cast"   --->   Operation 156 'add' 'add_ln1317_17' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1317_18 = zext i13 %add_ln1317_17"   --->   Operation 157 'zext' 'zext_ln1317_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%X_buf_addr_14 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_18"   --->   Operation 158 'getelementptr' 'X_buf_addr_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.67ns)   --->   "%add_ln1317_18 = add i13 %mul_ln1317_2, i13 %select_ln45_3_cast"   --->   Operation 159 'add' 'add_ln1317_18' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1317_19 = zext i13 %add_ln1317_18"   --->   Operation 160 'zext' 'zext_ln1317_19' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%X_buf_addr_15 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_19"   --->   Operation 161 'getelementptr' 'X_buf_addr_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.67ns)   --->   "%add_ln1317_19 = add i13 %mul_ln1317_2, i13 %select_ln45_4_cast"   --->   Operation 162 'add' 'add_ln1317_19' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1317_20 = zext i13 %add_ln1317_19"   --->   Operation 163 'zext' 'zext_ln1317_20' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%X_buf_addr_16 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_20"   --->   Operation 164 'getelementptr' 'X_buf_addr_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.67ns)   --->   "%add_ln1317_20 = add i13 %mul_ln1317_2, i13 %select_ln45_5_cast"   --->   Operation 165 'add' 'add_ln1317_20' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1317_21 = zext i13 %add_ln1317_20"   --->   Operation 166 'zext' 'zext_ln1317_21' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%X_buf_addr_17 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_21"   --->   Operation 167 'getelementptr' 'X_buf_addr_17' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.67ns)   --->   "%add_ln1317_21 = add i13 %mul_ln1317_2, i13 %select_ln45_6_cast"   --->   Operation 168 'add' 'add_ln1317_21' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1317_22 = zext i13 %add_ln1317_21"   --->   Operation 169 'zext' 'zext_ln1317_22' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%X_buf_addr_18 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_22"   --->   Operation 170 'getelementptr' 'X_buf_addr_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (1.67ns)   --->   "%add_ln1317_22 = add i13 %mul_ln1317_2, i13 %select_ln45_7_cast"   --->   Operation 171 'add' 'add_ln1317_22' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1317_23 = zext i13 %add_ln1317_22"   --->   Operation 172 'zext' 'zext_ln1317_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%X_buf_addr_19 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_23"   --->   Operation 173 'getelementptr' 'X_buf_addr_19' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.67ns)   --->   "%add_ln1317_23 = add i13 %mul_ln1317_2, i13 %select_ln45_8_cast"   --->   Operation 174 'add' 'add_ln1317_23' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1317_24 = zext i13 %add_ln1317_23"   --->   Operation 175 'zext' 'zext_ln1317_24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%X_buf_addr_20 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_24"   --->   Operation 176 'getelementptr' 'X_buf_addr_20' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.67ns)   --->   "%add_ln1317_25 = add i13 %mul_ln1317_3, i13 %select_ln45_2_cast"   --->   Operation 177 'add' 'add_ln1317_25' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1317_26 = zext i13 %add_ln1317_25"   --->   Operation 178 'zext' 'zext_ln1317_26' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%X_buf_addr_21 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_26"   --->   Operation 179 'getelementptr' 'X_buf_addr_21' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.67ns)   --->   "%add_ln1317_26 = add i13 %mul_ln1317_3, i13 %select_ln45_3_cast"   --->   Operation 180 'add' 'add_ln1317_26' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1317_27 = zext i13 %add_ln1317_26"   --->   Operation 181 'zext' 'zext_ln1317_27' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%X_buf_addr_22 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_27"   --->   Operation 182 'getelementptr' 'X_buf_addr_22' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.67ns)   --->   "%add_ln1317_27 = add i13 %mul_ln1317_3, i13 %select_ln45_4_cast"   --->   Operation 183 'add' 'add_ln1317_27' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1317_28 = zext i13 %add_ln1317_27"   --->   Operation 184 'zext' 'zext_ln1317_28' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%X_buf_addr_23 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_28"   --->   Operation 185 'getelementptr' 'X_buf_addr_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.67ns)   --->   "%add_ln1317_31 = add i13 %mul_ln1317_3, i13 %select_ln45_8_cast"   --->   Operation 186 'add' 'add_ln1317_31' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1317_32 = zext i13 %add_ln1317_31"   --->   Operation 187 'zext' 'zext_ln1317_32' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%X_buf_addr_27 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_32"   --->   Operation 188 'getelementptr' 'X_buf_addr_27' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (1.91ns)   --->   "%add_ln1317_32 = add i8 %phi_mul_load, i8 %zext_ln40_4_cast"   --->   Operation 189 'add' 'add_ln1317_32' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1317_33 = zext i8 %add_ln1317_32"   --->   Operation 190 'zext' 'zext_ln1317_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (4.17ns)   --->   "%mul_ln1317_4 = mul i13 %zext_ln1317_33, i13 46"   --->   Operation 191 'mul' 'mul_ln1317_4' <Predicate = (!icmp_ln57)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (1.91ns)   --->   "%add_ln1317_40 = add i8 %phi_mul_load, i8 %zext_ln40_5_cast"   --->   Operation 192 'add' 'add_ln1317_40' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1317_41 = zext i8 %add_ln1317_40"   --->   Operation 193 'zext' 'zext_ln1317_41' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (4.17ns)   --->   "%mul_ln1317_5 = mul i13 %zext_ln1317_41, i13 46"   --->   Operation 194 'mul' 'mul_ln1317_5' <Predicate = (!icmp_ln57)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (1.91ns)   --->   "%add_ln1317_48 = add i8 %phi_mul_load, i8 %zext_ln40_6_cast"   --->   Operation 195 'add' 'add_ln1317_48' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1317_49 = zext i8 %add_ln1317_48"   --->   Operation 196 'zext' 'zext_ln1317_49' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (4.17ns)   --->   "%mul_ln1317_6 = mul i13 %zext_ln1317_49, i13 46"   --->   Operation 197 'mul' 'mul_ln1317_6' <Predicate = (!icmp_ln57)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/2] (2.32ns)   --->   "%W_buf_1_0_load = load i4 %W_buf_1_0_addr"   --->   Operation 198 'load' 'W_buf_1_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 199 [1/2] (2.32ns)   --->   "%W_buf_2_0_load = load i4 %W_buf_2_0_addr"   --->   Operation 199 'load' 'W_buf_2_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 200 [1/2] (2.32ns)   --->   "%W_buf_3_0_load = load i4 %W_buf_3_0_addr"   --->   Operation 200 'load' 'W_buf_3_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 201 [1/2] (2.32ns)   --->   "%W_buf_4_0_load = load i4 %W_buf_4_0_addr"   --->   Operation 201 'load' 'W_buf_4_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 202 [1/2] (2.32ns)   --->   "%W_buf_5_0_load = load i4 %W_buf_5_0_addr"   --->   Operation 202 'load' 'W_buf_5_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 203 [1/2] (2.32ns)   --->   "%W_buf_6_0_load = load i4 %W_buf_6_0_addr"   --->   Operation 203 'load' 'W_buf_6_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 204 [1/2] (2.32ns)   --->   "%W_buf_2_1_load = load i4 %W_buf_2_1_addr"   --->   Operation 204 'load' 'W_buf_2_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 205 [1/2] (2.32ns)   --->   "%W_buf_3_1_load = load i4 %W_buf_3_1_addr"   --->   Operation 205 'load' 'W_buf_3_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 206 [1/2] (2.32ns)   --->   "%W_buf_4_1_load = load i4 %W_buf_4_1_addr"   --->   Operation 206 'load' 'W_buf_4_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 207 [1/2] (2.32ns)   --->   "%W_buf_5_1_load = load i4 %W_buf_5_1_addr"   --->   Operation 207 'load' 'W_buf_5_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 208 [1/2] (2.32ns)   --->   "%W_buf_6_1_load = load i4 %W_buf_6_1_addr"   --->   Operation 208 'load' 'W_buf_6_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 209 [1/2] (2.32ns)   --->   "%W_buf_1_2_load = load i4 %W_buf_1_2_addr"   --->   Operation 209 'load' 'W_buf_1_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 210 [1/2] (2.32ns)   --->   "%W_buf_2_2_load = load i4 %W_buf_2_2_addr"   --->   Operation 210 'load' 'W_buf_2_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 211 [1/2] (2.32ns)   --->   "%W_buf_3_2_load = load i4 %W_buf_3_2_addr"   --->   Operation 211 'load' 'W_buf_3_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 212 [1/2] (2.32ns)   --->   "%W_buf_5_2_load = load i4 %W_buf_5_2_addr"   --->   Operation 212 'load' 'W_buf_5_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 213 [1/2] (2.32ns)   --->   "%W_buf_1_3_load = load i4 %W_buf_1_3_addr"   --->   Operation 213 'load' 'W_buf_1_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 214 [1/2] (2.32ns)   --->   "%W_buf_2_3_load = load i4 %W_buf_2_3_addr"   --->   Operation 214 'load' 'W_buf_2_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 215 [1/2] (2.32ns)   --->   "%W_buf_5_3_load = load i4 %W_buf_5_3_addr"   --->   Operation 215 'load' 'W_buf_5_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 216 [1/2] (2.32ns)   --->   "%W_buf_6_3_load = load i4 %W_buf_6_3_addr"   --->   Operation 216 'load' 'W_buf_6_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 217 [1/2] (2.32ns)   --->   "%W_buf_1_4_load = load i4 %W_buf_1_4_addr"   --->   Operation 217 'load' 'W_buf_1_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 218 [1/2] (2.32ns)   --->   "%W_buf_2_4_load = load i4 %W_buf_2_4_addr"   --->   Operation 218 'load' 'W_buf_2_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 219 [1/2] (2.32ns)   --->   "%W_buf_5_4_load = load i4 %W_buf_5_4_addr"   --->   Operation 219 'load' 'W_buf_5_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 220 [1/2] (2.32ns)   --->   "%W_buf_6_4_load = load i4 %W_buf_6_4_addr"   --->   Operation 220 'load' 'W_buf_6_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 221 [1/2] (2.32ns)   --->   "%W_buf_1_5_load = load i4 %W_buf_1_5_addr"   --->   Operation 221 'load' 'W_buf_1_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 222 [1/2] (2.32ns)   --->   "%W_buf_2_5_load = load i4 %W_buf_2_5_addr"   --->   Operation 222 'load' 'W_buf_2_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 223 [1/2] (2.32ns)   --->   "%W_buf_4_5_load = load i4 %W_buf_4_5_addr"   --->   Operation 223 'load' 'W_buf_4_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 224 [1/2] (2.32ns)   --->   "%W_buf_5_5_load = load i4 %W_buf_5_5_addr"   --->   Operation 224 'load' 'W_buf_5_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 225 [1/2] (2.32ns)   --->   "%W_buf_6_5_load = load i4 %W_buf_6_5_addr"   --->   Operation 225 'load' 'W_buf_6_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 226 [1/2] (2.32ns)   --->   "%W_buf_1_6_load = load i4 %W_buf_1_6_addr"   --->   Operation 226 'load' 'W_buf_1_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 227 [1/2] (2.32ns)   --->   "%W_buf_2_6_load = load i4 %W_buf_2_6_addr"   --->   Operation 227 'load' 'W_buf_2_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 228 [1/2] (2.32ns)   --->   "%W_buf_3_6_load = load i4 %W_buf_3_6_addr"   --->   Operation 228 'load' 'W_buf_3_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 229 [1/2] (2.32ns)   --->   "%W_buf_4_6_load = load i4 %W_buf_4_6_addr"   --->   Operation 229 'load' 'W_buf_4_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 230 [1/2] (2.32ns)   --->   "%W_buf_5_6_load = load i4 %W_buf_5_6_addr"   --->   Operation 230 'load' 'W_buf_5_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 231 [1/2] (2.32ns)   --->   "%W_buf_6_6_load = load i4 %W_buf_6_6_addr"   --->   Operation 231 'load' 'W_buf_6_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 232 [2/2] (3.25ns)   --->   "%X_buf_load_7 = load i13 %X_buf_addr_7"   --->   Operation 232 'load' 'X_buf_load_7' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 233 [2/2] (3.25ns)   --->   "%X_buf_load_9 = load i13 %X_buf_addr_9"   --->   Operation 233 'load' 'X_buf_load_9' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 234 [2/2] (3.25ns)   --->   "%X_buf_load_10 = load i13 %X_buf_addr_10"   --->   Operation 234 'load' 'X_buf_load_10' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 235 [2/2] (3.25ns)   --->   "%X_buf_load_11 = load i13 %X_buf_addr_11"   --->   Operation 235 'load' 'X_buf_load_11' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 236 [2/2] (3.25ns)   --->   "%X_buf_load_12 = load i13 %X_buf_addr_12"   --->   Operation 236 'load' 'X_buf_load_12' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 237 [2/2] (3.25ns)   --->   "%X_buf_load_13 = load i13 %X_buf_addr_13"   --->   Operation 237 'load' 'X_buf_load_13' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 238 [2/2] (3.25ns)   --->   "%X_buf_load_14 = load i13 %X_buf_addr_14"   --->   Operation 238 'load' 'X_buf_load_14' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 239 [2/2] (3.25ns)   --->   "%X_buf_load_15 = load i13 %X_buf_addr_15"   --->   Operation 239 'load' 'X_buf_load_15' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 240 [2/2] (3.25ns)   --->   "%X_buf_load_16 = load i13 %X_buf_addr_16"   --->   Operation 240 'load' 'X_buf_load_16' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 241 [2/2] (3.25ns)   --->   "%X_buf_load_17 = load i13 %X_buf_addr_17"   --->   Operation 241 'load' 'X_buf_load_17' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 242 [2/2] (3.25ns)   --->   "%X_buf_load_18 = load i13 %X_buf_addr_18"   --->   Operation 242 'load' 'X_buf_load_18' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 243 [2/2] (3.25ns)   --->   "%X_buf_load_19 = load i13 %X_buf_addr_19"   --->   Operation 243 'load' 'X_buf_load_19' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 244 [2/2] (3.25ns)   --->   "%X_buf_load_20 = load i13 %X_buf_addr_20"   --->   Operation 244 'load' 'X_buf_load_20' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 245 [2/2] (3.25ns)   --->   "%X_buf_load_21 = load i13 %X_buf_addr_21"   --->   Operation 245 'load' 'X_buf_load_21' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 246 [2/2] (3.25ns)   --->   "%X_buf_load_22 = load i13 %X_buf_addr_22"   --->   Operation 246 'load' 'X_buf_load_22' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 247 [2/2] (3.25ns)   --->   "%X_buf_load_23 = load i13 %X_buf_addr_23"   --->   Operation 247 'load' 'X_buf_load_23' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 248 [2/2] (3.25ns)   --->   "%X_buf_load_27 = load i13 %X_buf_addr_27"   --->   Operation 248 'load' 'X_buf_load_27' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln1317_56 = add i8 %phi_mul_load, i8 52"   --->   Operation 249 'add' 'add_ln1317_56' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (1.91ns)   --->   "%add_ln1317 = add i8 %phi_mul_load, i8 %zext_ln40_cast"   --->   Operation 250 'add' 'add_ln1317' <Predicate = (!icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i8 %add_ln1317"   --->   Operation 251 'zext' 'zext_ln1317_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (4.17ns)   --->   "%mul_ln1317 = mul i13 %zext_ln1317_1, i13 46"   --->   Operation 252 'mul' 'mul_ln1317' <Predicate = (!icmp_ln57)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (1.67ns)   --->   "%add_ln1317_33 = add i13 %mul_ln1317_4, i13 %select_ln45_2_cast"   --->   Operation 253 'add' 'add_ln1317_33' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1317_34 = zext i13 %add_ln1317_33"   --->   Operation 254 'zext' 'zext_ln1317_34' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%X_buf_addr_28 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_34"   --->   Operation 255 'getelementptr' 'X_buf_addr_28' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.67ns)   --->   "%add_ln1317_34 = add i13 %mul_ln1317_4, i13 %select_ln45_3_cast"   --->   Operation 256 'add' 'add_ln1317_34' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1317_35 = zext i13 %add_ln1317_34"   --->   Operation 257 'zext' 'zext_ln1317_35' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%X_buf_addr_29 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_35"   --->   Operation 258 'getelementptr' 'X_buf_addr_29' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (1.67ns)   --->   "%add_ln1317_38 = add i13 %mul_ln1317_4, i13 %select_ln45_7_cast"   --->   Operation 259 'add' 'add_ln1317_38' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1317_39 = zext i13 %add_ln1317_38"   --->   Operation 260 'zext' 'zext_ln1317_39' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%X_buf_addr_33 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_39"   --->   Operation 261 'getelementptr' 'X_buf_addr_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.67ns)   --->   "%add_ln1317_39 = add i13 %mul_ln1317_4, i13 %select_ln45_8_cast"   --->   Operation 262 'add' 'add_ln1317_39' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1317_40 = zext i13 %add_ln1317_39"   --->   Operation 263 'zext' 'zext_ln1317_40' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%X_buf_addr_34 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_40"   --->   Operation 264 'getelementptr' 'X_buf_addr_34' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.67ns)   --->   "%add_ln1317_41 = add i13 %mul_ln1317_5, i13 %select_ln45_2_cast"   --->   Operation 265 'add' 'add_ln1317_41' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1317_42 = zext i13 %add_ln1317_41"   --->   Operation 266 'zext' 'zext_ln1317_42' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%X_buf_addr_35 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_42"   --->   Operation 267 'getelementptr' 'X_buf_addr_35' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.67ns)   --->   "%add_ln1317_42 = add i13 %mul_ln1317_5, i13 %select_ln45_3_cast"   --->   Operation 268 'add' 'add_ln1317_42' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1317_43 = zext i13 %add_ln1317_42"   --->   Operation 269 'zext' 'zext_ln1317_43' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%X_buf_addr_36 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_43"   --->   Operation 270 'getelementptr' 'X_buf_addr_36' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (1.67ns)   --->   "%add_ln1317_43 = add i13 %mul_ln1317_5, i13 %select_ln45_4_cast"   --->   Operation 271 'add' 'add_ln1317_43' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1317_44 = zext i13 %add_ln1317_43"   --->   Operation 272 'zext' 'zext_ln1317_44' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%X_buf_addr_37 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_44"   --->   Operation 273 'getelementptr' 'X_buf_addr_37' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.67ns)   --->   "%add_ln1317_44 = add i13 %mul_ln1317_5, i13 %select_ln45_5_cast"   --->   Operation 274 'add' 'add_ln1317_44' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1317_45 = zext i13 %add_ln1317_44"   --->   Operation 275 'zext' 'zext_ln1317_45' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%X_buf_addr_38 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_45"   --->   Operation 276 'getelementptr' 'X_buf_addr_38' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (1.67ns)   --->   "%add_ln1317_45 = add i13 %mul_ln1317_5, i13 %select_ln45_6_cast"   --->   Operation 277 'add' 'add_ln1317_45' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1317_46 = zext i13 %add_ln1317_45"   --->   Operation 278 'zext' 'zext_ln1317_46' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%X_buf_addr_39 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_46"   --->   Operation 279 'getelementptr' 'X_buf_addr_39' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (1.67ns)   --->   "%add_ln1317_46 = add i13 %mul_ln1317_5, i13 %select_ln45_7_cast"   --->   Operation 280 'add' 'add_ln1317_46' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1317_47 = zext i13 %add_ln1317_46"   --->   Operation 281 'zext' 'zext_ln1317_47' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%X_buf_addr_40 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_47"   --->   Operation 282 'getelementptr' 'X_buf_addr_40' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (1.67ns)   --->   "%add_ln1317_47 = add i13 %mul_ln1317_5, i13 %select_ln45_8_cast"   --->   Operation 283 'add' 'add_ln1317_47' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1317_48 = zext i13 %add_ln1317_47"   --->   Operation 284 'zext' 'zext_ln1317_48' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%X_buf_addr_41 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_48"   --->   Operation 285 'getelementptr' 'X_buf_addr_41' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (1.67ns)   --->   "%add_ln1317_49 = add i13 %mul_ln1317_6, i13 %select_ln45_2_cast"   --->   Operation 286 'add' 'add_ln1317_49' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1317_50 = zext i13 %add_ln1317_49"   --->   Operation 287 'zext' 'zext_ln1317_50' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%X_buf_addr_42 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_50"   --->   Operation 288 'getelementptr' 'X_buf_addr_42' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (1.67ns)   --->   "%add_ln1317_50 = add i13 %mul_ln1317_6, i13 %select_ln45_3_cast"   --->   Operation 289 'add' 'add_ln1317_50' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1317_51 = zext i13 %add_ln1317_50"   --->   Operation 290 'zext' 'zext_ln1317_51' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%X_buf_addr_43 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_51"   --->   Operation 291 'getelementptr' 'X_buf_addr_43' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (1.67ns)   --->   "%add_ln1317_52 = add i13 %mul_ln1317_6, i13 %select_ln45_5_cast"   --->   Operation 292 'add' 'add_ln1317_52' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1317_53 = zext i13 %add_ln1317_52"   --->   Operation 293 'zext' 'zext_ln1317_53' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%X_buf_addr_45 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_53"   --->   Operation 294 'getelementptr' 'X_buf_addr_45' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (1.67ns)   --->   "%add_ln1317_53 = add i13 %mul_ln1317_6, i13 %select_ln45_6_cast"   --->   Operation 295 'add' 'add_ln1317_53' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1317_54 = zext i13 %add_ln1317_53"   --->   Operation 296 'zext' 'zext_ln1317_54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%X_buf_addr_46 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_54"   --->   Operation 297 'getelementptr' 'X_buf_addr_46' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (1.67ns)   --->   "%add_ln1317_54 = add i13 %mul_ln1317_6, i13 %select_ln45_7_cast"   --->   Operation 298 'add' 'add_ln1317_54' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1317_55 = zext i13 %add_ln1317_54"   --->   Operation 299 'zext' 'zext_ln1317_55' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%X_buf_addr_47 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_55"   --->   Operation 300 'getelementptr' 'X_buf_addr_47' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (1.67ns)   --->   "%add_ln1317_55 = add i13 %mul_ln1317_6, i13 %select_ln45_8_cast"   --->   Operation 301 'add' 'add_ln1317_55' <Predicate = (!icmp_ln57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1317_56 = zext i13 %add_ln1317_55"   --->   Operation 302 'zext' 'zext_ln1317_56' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%X_buf_addr_48 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_56"   --->   Operation 303 'getelementptr' 'X_buf_addr_48' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 304 [1/2] (3.25ns)   --->   "%X_buf_load_7 = load i13 %X_buf_addr_7"   --->   Operation 304 'load' 'X_buf_load_7' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 305 [1/2] (3.25ns)   --->   "%X_buf_load_9 = load i13 %X_buf_addr_9"   --->   Operation 305 'load' 'X_buf_load_9' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 306 [1/2] (3.25ns)   --->   "%X_buf_load_10 = load i13 %X_buf_addr_10"   --->   Operation 306 'load' 'X_buf_load_10' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 307 [1/2] (3.25ns)   --->   "%X_buf_load_11 = load i13 %X_buf_addr_11"   --->   Operation 307 'load' 'X_buf_load_11' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 308 [1/2] (3.25ns)   --->   "%X_buf_load_12 = load i13 %X_buf_addr_12"   --->   Operation 308 'load' 'X_buf_load_12' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 309 [1/2] (3.25ns)   --->   "%X_buf_load_13 = load i13 %X_buf_addr_13"   --->   Operation 309 'load' 'X_buf_load_13' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 310 [1/2] (3.25ns)   --->   "%X_buf_load_14 = load i13 %X_buf_addr_14"   --->   Operation 310 'load' 'X_buf_load_14' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 311 [1/2] (3.25ns)   --->   "%X_buf_load_15 = load i13 %X_buf_addr_15"   --->   Operation 311 'load' 'X_buf_load_15' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 312 [1/2] (3.25ns)   --->   "%X_buf_load_16 = load i13 %X_buf_addr_16"   --->   Operation 312 'load' 'X_buf_load_16' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 313 [1/2] (3.25ns)   --->   "%X_buf_load_17 = load i13 %X_buf_addr_17"   --->   Operation 313 'load' 'X_buf_load_17' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 314 [1/2] (3.25ns)   --->   "%X_buf_load_18 = load i13 %X_buf_addr_18"   --->   Operation 314 'load' 'X_buf_load_18' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 315 [1/2] (3.25ns)   --->   "%X_buf_load_19 = load i13 %X_buf_addr_19"   --->   Operation 315 'load' 'X_buf_load_19' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 316 [1/2] (3.25ns)   --->   "%X_buf_load_20 = load i13 %X_buf_addr_20"   --->   Operation 316 'load' 'X_buf_load_20' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 317 [1/2] (3.25ns)   --->   "%X_buf_load_21 = load i13 %X_buf_addr_21"   --->   Operation 317 'load' 'X_buf_load_21' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 318 [1/2] (3.25ns)   --->   "%X_buf_load_22 = load i13 %X_buf_addr_22"   --->   Operation 318 'load' 'X_buf_load_22' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 319 [1/2] (3.25ns)   --->   "%X_buf_load_23 = load i13 %X_buf_addr_23"   --->   Operation 319 'load' 'X_buf_load_23' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 320 [1/2] (3.25ns)   --->   "%X_buf_load_27 = load i13 %X_buf_addr_27"   --->   Operation 320 'load' 'X_buf_load_27' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 321 [2/2] (3.25ns)   --->   "%X_buf_load_28 = load i13 %X_buf_addr_28"   --->   Operation 321 'load' 'X_buf_load_28' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 322 [2/2] (3.25ns)   --->   "%X_buf_load_29 = load i13 %X_buf_addr_29"   --->   Operation 322 'load' 'X_buf_load_29' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 323 [2/2] (3.25ns)   --->   "%X_buf_load_33 = load i13 %X_buf_addr_33"   --->   Operation 323 'load' 'X_buf_load_33' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 324 [2/2] (3.25ns)   --->   "%X_buf_load_34 = load i13 %X_buf_addr_34"   --->   Operation 324 'load' 'X_buf_load_34' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 325 [2/2] (3.25ns)   --->   "%X_buf_load_35 = load i13 %X_buf_addr_35"   --->   Operation 325 'load' 'X_buf_load_35' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 326 [2/2] (3.25ns)   --->   "%X_buf_load_36 = load i13 %X_buf_addr_36"   --->   Operation 326 'load' 'X_buf_load_36' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 327 [2/2] (3.25ns)   --->   "%X_buf_load_37 = load i13 %X_buf_addr_37"   --->   Operation 327 'load' 'X_buf_load_37' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 328 [2/2] (3.25ns)   --->   "%X_buf_load_38 = load i13 %X_buf_addr_38"   --->   Operation 328 'load' 'X_buf_load_38' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 329 [2/2] (3.25ns)   --->   "%X_buf_load_39 = load i13 %X_buf_addr_39"   --->   Operation 329 'load' 'X_buf_load_39' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 330 [2/2] (3.25ns)   --->   "%X_buf_load_40 = load i13 %X_buf_addr_40"   --->   Operation 330 'load' 'X_buf_load_40' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 331 [2/2] (3.25ns)   --->   "%X_buf_load_41 = load i13 %X_buf_addr_41"   --->   Operation 331 'load' 'X_buf_load_41' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 332 [2/2] (3.25ns)   --->   "%X_buf_load_42 = load i13 %X_buf_addr_42"   --->   Operation 332 'load' 'X_buf_load_42' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 333 [2/2] (3.25ns)   --->   "%X_buf_load_43 = load i13 %X_buf_addr_43"   --->   Operation 333 'load' 'X_buf_load_43' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 334 [2/2] (3.25ns)   --->   "%X_buf_load_45 = load i13 %X_buf_addr_45"   --->   Operation 334 'load' 'X_buf_load_45' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 335 [2/2] (3.25ns)   --->   "%X_buf_load_46 = load i13 %X_buf_addr_46"   --->   Operation 335 'load' 'X_buf_load_46' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 336 [2/2] (3.25ns)   --->   "%X_buf_load_47 = load i13 %X_buf_addr_47"   --->   Operation 336 'load' 'X_buf_load_47' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 337 [2/2] (3.25ns)   --->   "%X_buf_load_48 = load i13 %X_buf_addr_48"   --->   Operation 337 'load' 'X_buf_load_48' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 338 [1/1] (1.58ns)   --->   "%store_ln57 = store i8 %add_ln1317_56, i8 %phi_mul" [conv_7x7.cpp:57]   --->   Operation 338 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 339 [1/1] (1.67ns)   --->   "%add_ln1317_1 = add i13 %mul_ln1317, i13 %select_ln45_2_cast"   --->   Operation 339 'add' 'add_ln1317_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1317_2 = zext i13 %add_ln1317_1"   --->   Operation 340 'zext' 'zext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_2"   --->   Operation 341 'getelementptr' 'X_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (1.67ns)   --->   "%add_ln1317_2 = add i13 %mul_ln1317, i13 %select_ln45_3_cast"   --->   Operation 342 'add' 'add_ln1317_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1317_3 = zext i13 %add_ln1317_2"   --->   Operation 343 'zext' 'zext_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%X_buf_addr_1 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_3"   --->   Operation 344 'getelementptr' 'X_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (1.67ns)   --->   "%add_ln1317_3 = add i13 %mul_ln1317, i13 %select_ln45_4_cast"   --->   Operation 345 'add' 'add_ln1317_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1317_4 = zext i13 %add_ln1317_3"   --->   Operation 346 'zext' 'zext_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%X_buf_addr_2 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_4"   --->   Operation 347 'getelementptr' 'X_buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (1.67ns)   --->   "%add_ln1317_4 = add i13 %mul_ln1317, i13 %select_ln45_5_cast"   --->   Operation 348 'add' 'add_ln1317_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1317_5 = zext i13 %add_ln1317_4"   --->   Operation 349 'zext' 'zext_ln1317_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%X_buf_addr_3 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_5"   --->   Operation 350 'getelementptr' 'X_buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (1.67ns)   --->   "%add_ln1317_5 = add i13 %mul_ln1317, i13 %select_ln45_6_cast"   --->   Operation 351 'add' 'add_ln1317_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln1317_6 = zext i13 %add_ln1317_5"   --->   Operation 352 'zext' 'zext_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%X_buf_addr_4 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_6"   --->   Operation 353 'getelementptr' 'X_buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (1.67ns)   --->   "%add_ln1317_6 = add i13 %mul_ln1317, i13 %select_ln45_7_cast"   --->   Operation 354 'add' 'add_ln1317_6' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1317_7 = zext i13 %add_ln1317_6"   --->   Operation 355 'zext' 'zext_ln1317_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%X_buf_addr_5 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_7"   --->   Operation 356 'getelementptr' 'X_buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (1.67ns)   --->   "%add_ln1317_7 = add i13 %mul_ln1317, i13 %select_ln45_8_cast"   --->   Operation 357 'add' 'add_ln1317_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1317_8 = zext i13 %add_ln1317_7"   --->   Operation 358 'zext' 'zext_ln1317_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%X_buf_addr_6 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_8"   --->   Operation 359 'getelementptr' 'X_buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (1.67ns)   --->   "%add_ln1317_10 = add i13 %mul_ln1317_1, i13 %select_ln45_3_cast"   --->   Operation 360 'add' 'add_ln1317_10' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1317_11 = zext i13 %add_ln1317_10"   --->   Operation 361 'zext' 'zext_ln1317_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%X_buf_addr_8 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_11"   --->   Operation 362 'getelementptr' 'X_buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (1.67ns)   --->   "%add_ln1317_28 = add i13 %mul_ln1317_3, i13 %select_ln45_5_cast"   --->   Operation 363 'add' 'add_ln1317_28' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1317_29 = zext i13 %add_ln1317_28"   --->   Operation 364 'zext' 'zext_ln1317_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%X_buf_addr_24 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_29"   --->   Operation 365 'getelementptr' 'X_buf_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (1.67ns)   --->   "%add_ln1317_29 = add i13 %mul_ln1317_3, i13 %select_ln45_6_cast"   --->   Operation 366 'add' 'add_ln1317_29' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1317_30 = zext i13 %add_ln1317_29"   --->   Operation 367 'zext' 'zext_ln1317_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%X_buf_addr_25 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_30"   --->   Operation 368 'getelementptr' 'X_buf_addr_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (1.67ns)   --->   "%add_ln1317_30 = add i13 %mul_ln1317_3, i13 %select_ln45_7_cast"   --->   Operation 369 'add' 'add_ln1317_30' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1317_31 = zext i13 %add_ln1317_30"   --->   Operation 370 'zext' 'zext_ln1317_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%X_buf_addr_26 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_31"   --->   Operation 371 'getelementptr' 'X_buf_addr_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (1.67ns)   --->   "%add_ln1317_35 = add i13 %mul_ln1317_4, i13 %select_ln45_4_cast"   --->   Operation 372 'add' 'add_ln1317_35' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1317_36 = zext i13 %add_ln1317_35"   --->   Operation 373 'zext' 'zext_ln1317_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%X_buf_addr_30 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_36"   --->   Operation 374 'getelementptr' 'X_buf_addr_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (1.67ns)   --->   "%add_ln1317_36 = add i13 %mul_ln1317_4, i13 %select_ln45_5_cast"   --->   Operation 375 'add' 'add_ln1317_36' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1317_37 = zext i13 %add_ln1317_36"   --->   Operation 376 'zext' 'zext_ln1317_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%X_buf_addr_31 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_37"   --->   Operation 377 'getelementptr' 'X_buf_addr_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (1.67ns)   --->   "%add_ln1317_37 = add i13 %mul_ln1317_4, i13 %select_ln45_6_cast"   --->   Operation 378 'add' 'add_ln1317_37' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1317_38 = zext i13 %add_ln1317_37"   --->   Operation 379 'zext' 'zext_ln1317_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%X_buf_addr_32 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_38"   --->   Operation 380 'getelementptr' 'X_buf_addr_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (1.67ns)   --->   "%add_ln1317_51 = add i13 %mul_ln1317_6, i13 %select_ln45_4_cast"   --->   Operation 381 'add' 'add_ln1317_51' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1317_52 = zext i13 %add_ln1317_51"   --->   Operation 382 'zext' 'zext_ln1317_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%X_buf_addr_44 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_52"   --->   Operation 383 'getelementptr' 'X_buf_addr_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%W_buf_0_0_addr = getelementptr i16 %W_buf_0_0, i64 0, i64 %p_cast"   --->   Operation 384 'getelementptr' 'W_buf_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%W_buf_0_1_addr = getelementptr i16 %W_buf_0_1, i64 0, i64 %p_cast"   --->   Operation 385 'getelementptr' 'W_buf_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%W_buf_0_2_addr = getelementptr i16 %W_buf_0_2, i64 0, i64 %p_cast"   --->   Operation 386 'getelementptr' 'W_buf_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%W_buf_0_3_addr = getelementptr i16 %W_buf_0_3, i64 0, i64 %p_cast"   --->   Operation 387 'getelementptr' 'W_buf_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%W_buf_0_4_addr = getelementptr i16 %W_buf_0_4, i64 0, i64 %p_cast"   --->   Operation 388 'getelementptr' 'W_buf_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%W_buf_0_5_addr = getelementptr i16 %W_buf_0_5, i64 0, i64 %p_cast"   --->   Operation 389 'getelementptr' 'W_buf_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%W_buf_0_6_addr = getelementptr i16 %W_buf_0_6, i64 0, i64 %p_cast"   --->   Operation 390 'getelementptr' 'W_buf_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%W_buf_1_1_addr = getelementptr i16 %W_buf_1_1, i64 0, i64 %p_cast"   --->   Operation 391 'getelementptr' 'W_buf_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%W_buf_3_3_addr = getelementptr i16 %W_buf_3_3, i64 0, i64 %p_cast"   --->   Operation 392 'getelementptr' 'W_buf_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%W_buf_3_4_addr = getelementptr i16 %W_buf_3_4, i64 0, i64 %p_cast"   --->   Operation 393 'getelementptr' 'W_buf_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%W_buf_3_5_addr = getelementptr i16 %W_buf_3_5, i64 0, i64 %p_cast"   --->   Operation 394 'getelementptr' 'W_buf_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%W_buf_4_2_addr = getelementptr i16 %W_buf_4_2, i64 0, i64 %p_cast"   --->   Operation 395 'getelementptr' 'W_buf_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%W_buf_4_3_addr = getelementptr i16 %W_buf_4_3, i64 0, i64 %p_cast"   --->   Operation 396 'getelementptr' 'W_buf_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%W_buf_4_4_addr = getelementptr i16 %W_buf_4_4, i64 0, i64 %p_cast"   --->   Operation 397 'getelementptr' 'W_buf_4_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%W_buf_6_2_addr = getelementptr i16 %W_buf_6_2, i64 0, i64 %p_cast"   --->   Operation 398 'getelementptr' 'W_buf_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [2/2] (2.32ns)   --->   "%W_buf_0_0_load = load i4 %W_buf_0_0_addr"   --->   Operation 399 'load' 'W_buf_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 400 [2/2] (2.32ns)   --->   "%W_buf_0_1_load = load i4 %W_buf_0_1_addr"   --->   Operation 400 'load' 'W_buf_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 401 [2/2] (2.32ns)   --->   "%W_buf_1_1_load = load i4 %W_buf_1_1_addr"   --->   Operation 401 'load' 'W_buf_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 402 [2/2] (2.32ns)   --->   "%W_buf_0_2_load = load i4 %W_buf_0_2_addr"   --->   Operation 402 'load' 'W_buf_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 403 [2/2] (2.32ns)   --->   "%W_buf_4_2_load = load i4 %W_buf_4_2_addr"   --->   Operation 403 'load' 'W_buf_4_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 404 [2/2] (2.32ns)   --->   "%W_buf_6_2_load = load i4 %W_buf_6_2_addr"   --->   Operation 404 'load' 'W_buf_6_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 405 [2/2] (2.32ns)   --->   "%W_buf_0_3_load = load i4 %W_buf_0_3_addr"   --->   Operation 405 'load' 'W_buf_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 406 [2/2] (2.32ns)   --->   "%W_buf_3_3_load = load i4 %W_buf_3_3_addr"   --->   Operation 406 'load' 'W_buf_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 407 [2/2] (2.32ns)   --->   "%W_buf_4_3_load = load i4 %W_buf_4_3_addr"   --->   Operation 407 'load' 'W_buf_4_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 408 [2/2] (2.32ns)   --->   "%W_buf_0_4_load = load i4 %W_buf_0_4_addr"   --->   Operation 408 'load' 'W_buf_0_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 409 [2/2] (2.32ns)   --->   "%W_buf_3_4_load = load i4 %W_buf_3_4_addr"   --->   Operation 409 'load' 'W_buf_3_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 410 [2/2] (2.32ns)   --->   "%W_buf_4_4_load = load i4 %W_buf_4_4_addr"   --->   Operation 410 'load' 'W_buf_4_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 411 [2/2] (2.32ns)   --->   "%W_buf_0_5_load = load i4 %W_buf_0_5_addr"   --->   Operation 411 'load' 'W_buf_0_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 412 [2/2] (2.32ns)   --->   "%W_buf_3_5_load = load i4 %W_buf_3_5_addr"   --->   Operation 412 'load' 'W_buf_3_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 413 [2/2] (2.32ns)   --->   "%W_buf_0_6_load = load i4 %W_buf_0_6_addr"   --->   Operation 413 'load' 'W_buf_0_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 414 [2/2] (3.25ns)   --->   "%X_buf_load = load i13 %X_buf_addr"   --->   Operation 414 'load' 'X_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 415 [2/2] (3.25ns)   --->   "%X_buf_load_1 = load i13 %X_buf_addr_1"   --->   Operation 415 'load' 'X_buf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 416 [2/2] (3.25ns)   --->   "%X_buf_load_2 = load i13 %X_buf_addr_2"   --->   Operation 416 'load' 'X_buf_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 417 [2/2] (3.25ns)   --->   "%X_buf_load_3 = load i13 %X_buf_addr_3"   --->   Operation 417 'load' 'X_buf_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 418 [2/2] (3.25ns)   --->   "%X_buf_load_4 = load i13 %X_buf_addr_4"   --->   Operation 418 'load' 'X_buf_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 419 [2/2] (3.25ns)   --->   "%X_buf_load_5 = load i13 %X_buf_addr_5"   --->   Operation 419 'load' 'X_buf_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 420 [2/2] (3.25ns)   --->   "%X_buf_load_6 = load i13 %X_buf_addr_6"   --->   Operation 420 'load' 'X_buf_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln864_14 = sext i16 %X_buf_load_7"   --->   Operation 421 'sext' 'sext_ln864_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln864_15 = sext i16 %W_buf_1_0_load"   --->   Operation 422 'sext' 'sext_ln864_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_7 = mul i29 %sext_ln864_15, i29 %sext_ln864_14"   --->   Operation 423 'mul' 'mul_ln864_7' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 424 [2/2] (3.25ns)   --->   "%X_buf_load_8 = load i13 %X_buf_addr_8"   --->   Operation 424 'load' 'X_buf_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln864_17 = sext i16 %X_buf_load_9"   --->   Operation 425 'sext' 'sext_ln864_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln864_18 = sext i16 %X_buf_load_10"   --->   Operation 426 'sext' 'sext_ln864_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln864_19 = sext i16 %X_buf_load_11"   --->   Operation 427 'sext' 'sext_ln864_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln864_20 = sext i16 %X_buf_load_12"   --->   Operation 428 'sext' 'sext_ln864_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln864_21 = sext i16 %X_buf_load_13"   --->   Operation 429 'sext' 'sext_ln864_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln864_23 = sext i16 %W_buf_1_2_load"   --->   Operation 430 'sext' 'sext_ln864_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_9 = mul i29 %sext_ln864_23, i29 %sext_ln864_17"   --->   Operation 431 'mul' 'mul_ln864_9' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln864_24 = sext i16 %W_buf_1_3_load"   --->   Operation 432 'sext' 'sext_ln864_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_10 = mul i29 %sext_ln864_24, i29 %sext_ln864_18"   --->   Operation 433 'mul' 'mul_ln864_10' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln864_25 = sext i16 %W_buf_1_4_load"   --->   Operation 434 'sext' 'sext_ln864_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_11 = mul i29 %sext_ln864_25, i29 %sext_ln864_19"   --->   Operation 435 'mul' 'mul_ln864_11' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln864_26 = sext i16 %W_buf_1_5_load"   --->   Operation 436 'sext' 'sext_ln864_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_12 = mul i29 %sext_ln864_26, i29 %sext_ln864_20"   --->   Operation 437 'mul' 'mul_ln864_12' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln864_27 = sext i16 %W_buf_1_6_load"   --->   Operation 438 'sext' 'sext_ln864_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_13 = mul i29 %sext_ln864_27, i29 %sext_ln864_21"   --->   Operation 439 'mul' 'mul_ln864_13' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln864_28 = sext i16 %X_buf_load_14"   --->   Operation 440 'sext' 'sext_ln864_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln864_29 = sext i16 %W_buf_2_0_load"   --->   Operation 441 'sext' 'sext_ln864_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_14 = mul i29 %sext_ln864_29, i29 %sext_ln864_28"   --->   Operation 442 'mul' 'mul_ln864_14' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln864_30 = sext i16 %X_buf_load_15"   --->   Operation 443 'sext' 'sext_ln864_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln864_31 = sext i16 %X_buf_load_16"   --->   Operation 444 'sext' 'sext_ln864_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln864_32 = sext i16 %X_buf_load_17"   --->   Operation 445 'sext' 'sext_ln864_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln864_33 = sext i16 %X_buf_load_18"   --->   Operation 446 'sext' 'sext_ln864_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln864_34 = sext i16 %X_buf_load_19"   --->   Operation 447 'sext' 'sext_ln864_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln864_35 = sext i16 %X_buf_load_20"   --->   Operation 448 'sext' 'sext_ln864_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln864_36 = sext i16 %W_buf_2_1_load"   --->   Operation 449 'sext' 'sext_ln864_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_15 = mul i29 %sext_ln864_36, i29 %sext_ln864_30"   --->   Operation 450 'mul' 'mul_ln864_15' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln864_37 = sext i16 %W_buf_2_2_load"   --->   Operation 451 'sext' 'sext_ln864_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_16 = mul i29 %sext_ln864_37, i29 %sext_ln864_31"   --->   Operation 452 'mul' 'mul_ln864_16' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln864_38 = sext i16 %W_buf_2_3_load"   --->   Operation 453 'sext' 'sext_ln864_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_17 = mul i29 %sext_ln864_38, i29 %sext_ln864_32"   --->   Operation 454 'mul' 'mul_ln864_17' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln864_39 = sext i16 %W_buf_2_4_load"   --->   Operation 455 'sext' 'sext_ln864_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_18 = mul i29 %sext_ln864_39, i29 %sext_ln864_33"   --->   Operation 456 'mul' 'mul_ln864_18' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln864_40 = sext i16 %W_buf_2_5_load"   --->   Operation 457 'sext' 'sext_ln864_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_19 = mul i29 %sext_ln864_40, i29 %sext_ln864_34"   --->   Operation 458 'mul' 'mul_ln864_19' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln864_41 = sext i16 %W_buf_2_6_load"   --->   Operation 459 'sext' 'sext_ln864_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_20 = mul i29 %sext_ln864_41, i29 %sext_ln864_35"   --->   Operation 460 'mul' 'mul_ln864_20' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln864_42 = sext i16 %X_buf_load_21"   --->   Operation 461 'sext' 'sext_ln864_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln864_43 = sext i16 %W_buf_3_0_load"   --->   Operation 462 'sext' 'sext_ln864_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_21 = mul i29 %sext_ln864_43, i29 %sext_ln864_42"   --->   Operation 463 'mul' 'mul_ln864_21' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 464 [2/2] (3.25ns)   --->   "%X_buf_load_24 = load i13 %X_buf_addr_24"   --->   Operation 464 'load' 'X_buf_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 465 [2/2] (3.25ns)   --->   "%X_buf_load_25 = load i13 %X_buf_addr_25"   --->   Operation 465 'load' 'X_buf_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 466 [2/2] (3.25ns)   --->   "%X_buf_load_26 = load i13 %X_buf_addr_26"   --->   Operation 466 'load' 'X_buf_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln864_44 = sext i16 %X_buf_load_22"   --->   Operation 467 'sext' 'sext_ln864_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln864_45 = sext i16 %X_buf_load_23"   --->   Operation 468 'sext' 'sext_ln864_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln864_49 = sext i16 %X_buf_load_27"   --->   Operation 469 'sext' 'sext_ln864_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln864_50 = sext i16 %W_buf_3_1_load"   --->   Operation 470 'sext' 'sext_ln864_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_22 = mul i29 %sext_ln864_50, i29 %sext_ln864_44"   --->   Operation 471 'mul' 'mul_ln864_22' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln864_51 = sext i16 %W_buf_3_2_load"   --->   Operation 472 'sext' 'sext_ln864_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_23 = mul i29 %sext_ln864_51, i29 %sext_ln864_45"   --->   Operation 473 'mul' 'mul_ln864_23' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln864_55 = sext i16 %W_buf_3_6_load"   --->   Operation 474 'sext' 'sext_ln864_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_27 = mul i29 %sext_ln864_55, i29 %sext_ln864_49"   --->   Operation 475 'mul' 'mul_ln864_27' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 476 [1/2] (3.25ns)   --->   "%X_buf_load_28 = load i13 %X_buf_addr_28"   --->   Operation 476 'load' 'X_buf_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 477 [1/2] (3.25ns)   --->   "%X_buf_load_29 = load i13 %X_buf_addr_29"   --->   Operation 477 'load' 'X_buf_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 478 [2/2] (3.25ns)   --->   "%X_buf_load_30 = load i13 %X_buf_addr_30"   --->   Operation 478 'load' 'X_buf_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 479 [2/2] (3.25ns)   --->   "%X_buf_load_31 = load i13 %X_buf_addr_31"   --->   Operation 479 'load' 'X_buf_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 480 [2/2] (3.25ns)   --->   "%X_buf_load_32 = load i13 %X_buf_addr_32"   --->   Operation 480 'load' 'X_buf_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 481 [1/2] (3.25ns)   --->   "%X_buf_load_33 = load i13 %X_buf_addr_33"   --->   Operation 481 'load' 'X_buf_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 482 [1/2] (3.25ns)   --->   "%X_buf_load_34 = load i13 %X_buf_addr_34"   --->   Operation 482 'load' 'X_buf_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 483 [1/2] (3.25ns)   --->   "%X_buf_load_35 = load i13 %X_buf_addr_35"   --->   Operation 483 'load' 'X_buf_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 484 [1/2] (3.25ns)   --->   "%X_buf_load_36 = load i13 %X_buf_addr_36"   --->   Operation 484 'load' 'X_buf_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 485 [1/2] (3.25ns)   --->   "%X_buf_load_37 = load i13 %X_buf_addr_37"   --->   Operation 485 'load' 'X_buf_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 486 [1/2] (3.25ns)   --->   "%X_buf_load_38 = load i13 %X_buf_addr_38"   --->   Operation 486 'load' 'X_buf_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 487 [1/2] (3.25ns)   --->   "%X_buf_load_39 = load i13 %X_buf_addr_39"   --->   Operation 487 'load' 'X_buf_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 488 [1/2] (3.25ns)   --->   "%X_buf_load_40 = load i13 %X_buf_addr_40"   --->   Operation 488 'load' 'X_buf_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 489 [1/2] (3.25ns)   --->   "%X_buf_load_41 = load i13 %X_buf_addr_41"   --->   Operation 489 'load' 'X_buf_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 490 [1/2] (3.25ns)   --->   "%X_buf_load_42 = load i13 %X_buf_addr_42"   --->   Operation 490 'load' 'X_buf_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 491 [1/2] (3.25ns)   --->   "%X_buf_load_43 = load i13 %X_buf_addr_43"   --->   Operation 491 'load' 'X_buf_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 492 [2/2] (3.25ns)   --->   "%X_buf_load_44 = load i13 %X_buf_addr_44"   --->   Operation 492 'load' 'X_buf_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 493 [1/2] (3.25ns)   --->   "%X_buf_load_45 = load i13 %X_buf_addr_45"   --->   Operation 493 'load' 'X_buf_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 494 [1/2] (3.25ns)   --->   "%X_buf_load_46 = load i13 %X_buf_addr_46"   --->   Operation 494 'load' 'X_buf_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 495 [1/2] (3.25ns)   --->   "%X_buf_load_47 = load i13 %X_buf_addr_47"   --->   Operation 495 'load' 'X_buf_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 496 [1/2] (3.25ns)   --->   "%X_buf_load_48 = load i13 %X_buf_addr_48"   --->   Operation 496 'load' 'X_buf_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 497 [1/2] (2.32ns)   --->   "%W_buf_0_0_load = load i4 %W_buf_0_0_addr"   --->   Operation 497 'load' 'W_buf_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 498 [1/2] (2.32ns)   --->   "%W_buf_0_1_load = load i4 %W_buf_0_1_addr"   --->   Operation 498 'load' 'W_buf_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 499 [1/2] (2.32ns)   --->   "%W_buf_1_1_load = load i4 %W_buf_1_1_addr"   --->   Operation 499 'load' 'W_buf_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 500 [1/2] (2.32ns)   --->   "%W_buf_0_2_load = load i4 %W_buf_0_2_addr"   --->   Operation 500 'load' 'W_buf_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 501 [1/2] (2.32ns)   --->   "%W_buf_4_2_load = load i4 %W_buf_4_2_addr"   --->   Operation 501 'load' 'W_buf_4_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 502 [1/2] (2.32ns)   --->   "%W_buf_6_2_load = load i4 %W_buf_6_2_addr"   --->   Operation 502 'load' 'W_buf_6_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 503 [1/2] (2.32ns)   --->   "%W_buf_0_3_load = load i4 %W_buf_0_3_addr"   --->   Operation 503 'load' 'W_buf_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 504 [1/2] (2.32ns)   --->   "%W_buf_3_3_load = load i4 %W_buf_3_3_addr"   --->   Operation 504 'load' 'W_buf_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 505 [1/2] (2.32ns)   --->   "%W_buf_4_3_load = load i4 %W_buf_4_3_addr"   --->   Operation 505 'load' 'W_buf_4_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 506 [1/2] (2.32ns)   --->   "%W_buf_0_4_load = load i4 %W_buf_0_4_addr"   --->   Operation 506 'load' 'W_buf_0_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 507 [1/2] (2.32ns)   --->   "%W_buf_3_4_load = load i4 %W_buf_3_4_addr"   --->   Operation 507 'load' 'W_buf_3_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 508 [1/2] (2.32ns)   --->   "%W_buf_4_4_load = load i4 %W_buf_4_4_addr"   --->   Operation 508 'load' 'W_buf_4_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 509 [1/2] (2.32ns)   --->   "%W_buf_0_5_load = load i4 %W_buf_0_5_addr"   --->   Operation 509 'load' 'W_buf_0_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 510 [1/2] (2.32ns)   --->   "%W_buf_3_5_load = load i4 %W_buf_3_5_addr"   --->   Operation 510 'load' 'W_buf_3_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 511 [1/2] (2.32ns)   --->   "%W_buf_0_6_load = load i4 %W_buf_0_6_addr"   --->   Operation 511 'load' 'W_buf_0_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 512 [1/2] (3.25ns)   --->   "%X_buf_load = load i13 %X_buf_addr"   --->   Operation 512 'load' 'X_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 513 [1/2] (3.25ns)   --->   "%X_buf_load_1 = load i13 %X_buf_addr_1"   --->   Operation 513 'load' 'X_buf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 514 [1/2] (3.25ns)   --->   "%X_buf_load_2 = load i13 %X_buf_addr_2"   --->   Operation 514 'load' 'X_buf_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 515 [1/2] (3.25ns)   --->   "%X_buf_load_3 = load i13 %X_buf_addr_3"   --->   Operation 515 'load' 'X_buf_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 516 [1/2] (3.25ns)   --->   "%X_buf_load_4 = load i13 %X_buf_addr_4"   --->   Operation 516 'load' 'X_buf_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 517 [1/2] (3.25ns)   --->   "%X_buf_load_5 = load i13 %X_buf_addr_5"   --->   Operation 517 'load' 'X_buf_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 518 [1/2] (3.25ns)   --->   "%X_buf_load_6 = load i13 %X_buf_addr_6"   --->   Operation 518 'load' 'X_buf_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln864_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_7, i32 13, i32 28"   --->   Operation 519 'partselect' 'trunc_ln864_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/2] (3.25ns)   --->   "%X_buf_load_8 = load i13 %X_buf_addr_8"   --->   Operation 520 'load' 'X_buf_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln864_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_9, i32 13, i32 28"   --->   Operation 521 'partselect' 'trunc_ln864_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_10, i32 13, i32 28"   --->   Operation 522 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln864_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_11, i32 13, i32 28"   --->   Operation 523 'partselect' 'trunc_ln864_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln864_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_12, i32 13, i32 28"   --->   Operation 524 'partselect' 'trunc_ln864_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln864_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_13, i32 13, i32 28"   --->   Operation 525 'partselect' 'trunc_ln864_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln864_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_14, i32 13, i32 28"   --->   Operation 526 'partselect' 'trunc_ln864_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln864_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_15, i32 13, i32 28"   --->   Operation 527 'partselect' 'trunc_ln864_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln864_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_16, i32 13, i32 28"   --->   Operation 528 'partselect' 'trunc_ln864_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln864_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_17, i32 13, i32 28"   --->   Operation 529 'partselect' 'trunc_ln864_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln864_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_18, i32 13, i32 28"   --->   Operation 530 'partselect' 'trunc_ln864_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln864_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_19, i32 13, i32 28"   --->   Operation 531 'partselect' 'trunc_ln864_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln864_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_20, i32 13, i32 28"   --->   Operation 532 'partselect' 'trunc_ln864_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln864_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_21, i32 13, i32 28"   --->   Operation 533 'partselect' 'trunc_ln864_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 534 [1/2] (3.25ns)   --->   "%X_buf_load_24 = load i13 %X_buf_addr_24"   --->   Operation 534 'load' 'X_buf_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 535 [1/2] (3.25ns)   --->   "%X_buf_load_25 = load i13 %X_buf_addr_25"   --->   Operation 535 'load' 'X_buf_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 536 [1/2] (3.25ns)   --->   "%X_buf_load_26 = load i13 %X_buf_addr_26"   --->   Operation 536 'load' 'X_buf_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln864_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_22, i32 13, i32 28"   --->   Operation 537 'partselect' 'trunc_ln864_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln864_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_23, i32 13, i32 28"   --->   Operation 538 'partselect' 'trunc_ln864_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln864_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_27, i32 13, i32 28"   --->   Operation 539 'partselect' 'trunc_ln864_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln864_56 = sext i16 %X_buf_load_28"   --->   Operation 540 'sext' 'sext_ln864_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln864_57 = sext i16 %W_buf_4_0_load"   --->   Operation 541 'sext' 'sext_ln864_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_28 = mul i29 %sext_ln864_57, i29 %sext_ln864_56"   --->   Operation 542 'mul' 'mul_ln864_28' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 543 [1/2] (3.25ns)   --->   "%X_buf_load_30 = load i13 %X_buf_addr_30"   --->   Operation 543 'load' 'X_buf_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 544 [1/2] (3.25ns)   --->   "%X_buf_load_31 = load i13 %X_buf_addr_31"   --->   Operation 544 'load' 'X_buf_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 545 [1/2] (3.25ns)   --->   "%X_buf_load_32 = load i13 %X_buf_addr_32"   --->   Operation 545 'load' 'X_buf_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln864_58 = sext i16 %X_buf_load_29"   --->   Operation 546 'sext' 'sext_ln864_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln864_62 = sext i16 %X_buf_load_33"   --->   Operation 547 'sext' 'sext_ln864_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln864_63 = sext i16 %X_buf_load_34"   --->   Operation 548 'sext' 'sext_ln864_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln864_64 = sext i16 %W_buf_4_1_load"   --->   Operation 549 'sext' 'sext_ln864_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_29 = mul i29 %sext_ln864_64, i29 %sext_ln864_58"   --->   Operation 550 'mul' 'mul_ln864_29' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln864_68 = sext i16 %W_buf_4_5_load"   --->   Operation 551 'sext' 'sext_ln864_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_33 = mul i29 %sext_ln864_68, i29 %sext_ln864_62"   --->   Operation 552 'mul' 'mul_ln864_33' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln864_69 = sext i16 %W_buf_4_6_load"   --->   Operation 553 'sext' 'sext_ln864_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_34 = mul i29 %sext_ln864_69, i29 %sext_ln864_63"   --->   Operation 554 'mul' 'mul_ln864_34' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln864_70 = sext i16 %X_buf_load_35"   --->   Operation 555 'sext' 'sext_ln864_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln864_71 = sext i16 %W_buf_5_0_load"   --->   Operation 556 'sext' 'sext_ln864_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_35 = mul i29 %sext_ln864_71, i29 %sext_ln864_70"   --->   Operation 557 'mul' 'mul_ln864_35' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln864_72 = sext i16 %X_buf_load_36"   --->   Operation 558 'sext' 'sext_ln864_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln864_73 = sext i16 %X_buf_load_37"   --->   Operation 559 'sext' 'sext_ln864_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln864_74 = sext i16 %X_buf_load_38"   --->   Operation 560 'sext' 'sext_ln864_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln864_75 = sext i16 %X_buf_load_39"   --->   Operation 561 'sext' 'sext_ln864_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln864_76 = sext i16 %X_buf_load_40"   --->   Operation 562 'sext' 'sext_ln864_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln864_77 = sext i16 %X_buf_load_41"   --->   Operation 563 'sext' 'sext_ln864_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln864_78 = sext i16 %W_buf_5_1_load"   --->   Operation 564 'sext' 'sext_ln864_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_36 = mul i29 %sext_ln864_78, i29 %sext_ln864_72"   --->   Operation 565 'mul' 'mul_ln864_36' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln864_79 = sext i16 %W_buf_5_2_load"   --->   Operation 566 'sext' 'sext_ln864_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_37 = mul i29 %sext_ln864_79, i29 %sext_ln864_73"   --->   Operation 567 'mul' 'mul_ln864_37' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln864_80 = sext i16 %W_buf_5_3_load"   --->   Operation 568 'sext' 'sext_ln864_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_38 = mul i29 %sext_ln864_80, i29 %sext_ln864_74"   --->   Operation 569 'mul' 'mul_ln864_38' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln864_81 = sext i16 %W_buf_5_4_load"   --->   Operation 570 'sext' 'sext_ln864_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_39 = mul i29 %sext_ln864_81, i29 %sext_ln864_75"   --->   Operation 571 'mul' 'mul_ln864_39' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln864_82 = sext i16 %W_buf_5_5_load"   --->   Operation 572 'sext' 'sext_ln864_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_40 = mul i29 %sext_ln864_82, i29 %sext_ln864_76"   --->   Operation 573 'mul' 'mul_ln864_40' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln864_83 = sext i16 %W_buf_5_6_load"   --->   Operation 574 'sext' 'sext_ln864_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_41 = mul i29 %sext_ln864_83, i29 %sext_ln864_77"   --->   Operation 575 'mul' 'mul_ln864_41' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln864_84 = sext i16 %X_buf_load_42"   --->   Operation 576 'sext' 'sext_ln864_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln864_85 = sext i16 %W_buf_6_0_load"   --->   Operation 577 'sext' 'sext_ln864_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_42 = mul i29 %sext_ln864_85, i29 %sext_ln864_84"   --->   Operation 578 'mul' 'mul_ln864_42' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 579 [1/2] (3.25ns)   --->   "%X_buf_load_44 = load i13 %X_buf_addr_44"   --->   Operation 579 'load' 'X_buf_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln864_86 = sext i16 %X_buf_load_43"   --->   Operation 580 'sext' 'sext_ln864_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln864_88 = sext i16 %X_buf_load_45"   --->   Operation 581 'sext' 'sext_ln864_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln864_89 = sext i16 %X_buf_load_46"   --->   Operation 582 'sext' 'sext_ln864_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln864_90 = sext i16 %X_buf_load_47"   --->   Operation 583 'sext' 'sext_ln864_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln864_91 = sext i16 %X_buf_load_48"   --->   Operation 584 'sext' 'sext_ln864_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln864_92 = sext i16 %W_buf_6_1_load"   --->   Operation 585 'sext' 'sext_ln864_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_43 = mul i29 %sext_ln864_92, i29 %sext_ln864_86"   --->   Operation 586 'mul' 'mul_ln864_43' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln864_94 = sext i16 %W_buf_6_3_load"   --->   Operation 587 'sext' 'sext_ln864_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_45 = mul i29 %sext_ln864_94, i29 %sext_ln864_88"   --->   Operation 588 'mul' 'mul_ln864_45' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln864_95 = sext i16 %W_buf_6_4_load"   --->   Operation 589 'sext' 'sext_ln864_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_46 = mul i29 %sext_ln864_95, i29 %sext_ln864_89"   --->   Operation 590 'mul' 'mul_ln864_46' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln864_96 = sext i16 %W_buf_6_5_load"   --->   Operation 591 'sext' 'sext_ln864_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_47 = mul i29 %sext_ln864_96, i29 %sext_ln864_90"   --->   Operation 592 'mul' 'mul_ln864_47' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln864_97 = sext i16 %W_buf_6_6_load"   --->   Operation 593 'sext' 'sext_ln864_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_48 = mul i29 %sext_ln864_97, i29 %sext_ln864_91"   --->   Operation 594 'mul' 'mul_ln864_48' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_7 = add i16 %trunc_ln864_s, i16 %trunc_ln864_10"   --->   Operation 595 'add' 'add_ln859_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 596 [1/1] (2.07ns)   --->   "%add_ln859_8 = add i16 %trunc_ln864_7, i16 %trunc_ln864_9"   --->   Operation 596 'add' 'add_ln859_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_6 = add i16 %add_ln859_8, i16 %add_ln859_7"   --->   Operation 597 'add' 'add_ln859_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 598 [1/1] (2.07ns)   --->   "%add_ln859_11 = add i16 %trunc_ln864_11, i16 %trunc_ln864_13"   --->   Operation 598 'add' 'add_ln859_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_13 = add i16 %trunc_ln864_15, i16 %trunc_ln864_16"   --->   Operation 599 'add' 'add_ln859_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 600 [1/1] (2.07ns)   --->   "%add_ln859_14 = add i16 %trunc_ln864_12, i16 %trunc_ln864_14"   --->   Operation 600 'add' 'add_ln859_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_12 = add i16 %add_ln859_14, i16 %add_ln859_13"   --->   Operation 601 'add' 'add_ln859_12' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 602 [1/1] (2.07ns)   --->   "%add_ln859_16 = add i16 %trunc_ln864_18, i16 %trunc_ln864_19"   --->   Operation 602 'add' 'add_ln859_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_18 = add i16 %trunc_ln864_21, i16 %trunc_ln864_22"   --->   Operation 603 'add' 'add_ln859_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 604 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_19 = add i16 %add_ln859_18, i16 %trunc_ln864_20"   --->   Operation 604 'add' 'add_ln859_19' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i16 %X_buf_load"   --->   Operation 605 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i16 %W_buf_0_0_load"   --->   Operation 606 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 607 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 607 'mul' 'mul_ln864' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i16 %X_buf_load_1"   --->   Operation 608 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i16 %X_buf_load_2"   --->   Operation 609 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i16 %X_buf_load_3"   --->   Operation 610 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i16 %X_buf_load_4"   --->   Operation 611 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i16 %X_buf_load_5"   --->   Operation 612 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i16 %X_buf_load_6"   --->   Operation 613 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i16 %W_buf_0_1_load"   --->   Operation 614 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_8, i29 %sext_ln864_2"   --->   Operation 615 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i16 %W_buf_0_2_load"   --->   Operation 616 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_9, i29 %sext_ln864_3"   --->   Operation 617 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i16 %W_buf_0_3_load"   --->   Operation 618 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_10, i29 %sext_ln864_4"   --->   Operation 619 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i16 %W_buf_0_4_load"   --->   Operation 620 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_11, i29 %sext_ln864_5"   --->   Operation 621 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i16 %W_buf_0_5_load"   --->   Operation 622 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_12, i29 %sext_ln864_6"   --->   Operation 623 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i16 %W_buf_0_6_load"   --->   Operation 624 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_7"   --->   Operation 625 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln864_16 = sext i16 %X_buf_load_8"   --->   Operation 626 'sext' 'sext_ln864_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln864_22 = sext i16 %W_buf_1_1_load"   --->   Operation 627 'sext' 'sext_ln864_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_8 = mul i29 %sext_ln864_22, i29 %sext_ln864_16"   --->   Operation 628 'mul' 'mul_ln864_8' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln864_46 = sext i16 %X_buf_load_24"   --->   Operation 629 'sext' 'sext_ln864_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln864_47 = sext i16 %X_buf_load_25"   --->   Operation 630 'sext' 'sext_ln864_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln864_48 = sext i16 %X_buf_load_26"   --->   Operation 631 'sext' 'sext_ln864_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln864_52 = sext i16 %W_buf_3_3_load"   --->   Operation 632 'sext' 'sext_ln864_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 633 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_24 = mul i29 %sext_ln864_52, i29 %sext_ln864_46"   --->   Operation 633 'mul' 'mul_ln864_24' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln864_53 = sext i16 %W_buf_3_4_load"   --->   Operation 634 'sext' 'sext_ln864_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 635 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_25 = mul i29 %sext_ln864_53, i29 %sext_ln864_47"   --->   Operation 635 'mul' 'mul_ln864_25' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln864_54 = sext i16 %W_buf_3_5_load"   --->   Operation 636 'sext' 'sext_ln864_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_26 = mul i29 %sext_ln864_54, i29 %sext_ln864_48"   --->   Operation 637 'mul' 'mul_ln864_26' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln864_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_28, i32 13, i32 28"   --->   Operation 638 'partselect' 'trunc_ln864_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln864_59 = sext i16 %X_buf_load_30"   --->   Operation 639 'sext' 'sext_ln864_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln864_60 = sext i16 %X_buf_load_31"   --->   Operation 640 'sext' 'sext_ln864_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln864_61 = sext i16 %X_buf_load_32"   --->   Operation 641 'sext' 'sext_ln864_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln864_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_29, i32 13, i32 28"   --->   Operation 642 'partselect' 'trunc_ln864_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln864_65 = sext i16 %W_buf_4_2_load"   --->   Operation 643 'sext' 'sext_ln864_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_30 = mul i29 %sext_ln864_65, i29 %sext_ln864_59"   --->   Operation 644 'mul' 'mul_ln864_30' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln864_66 = sext i16 %W_buf_4_3_load"   --->   Operation 645 'sext' 'sext_ln864_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_31 = mul i29 %sext_ln864_66, i29 %sext_ln864_60"   --->   Operation 646 'mul' 'mul_ln864_31' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln864_67 = sext i16 %W_buf_4_4_load"   --->   Operation 647 'sext' 'sext_ln864_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_32 = mul i29 %sext_ln864_67, i29 %sext_ln864_61"   --->   Operation 648 'mul' 'mul_ln864_32' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln864_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_33, i32 13, i32 28"   --->   Operation 649 'partselect' 'trunc_ln864_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln864_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_34, i32 13, i32 28"   --->   Operation 650 'partselect' 'trunc_ln864_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln864_34 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_35, i32 13, i32 28"   --->   Operation 651 'partselect' 'trunc_ln864_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln864_35 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_36, i32 13, i32 28"   --->   Operation 652 'partselect' 'trunc_ln864_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln864_36 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_37, i32 13, i32 28"   --->   Operation 653 'partselect' 'trunc_ln864_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln864_37 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_38, i32 13, i32 28"   --->   Operation 654 'partselect' 'trunc_ln864_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln864_38 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_39, i32 13, i32 28"   --->   Operation 655 'partselect' 'trunc_ln864_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln864_39 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_40, i32 13, i32 28"   --->   Operation 656 'partselect' 'trunc_ln864_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln864_40 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_41, i32 13, i32 28"   --->   Operation 657 'partselect' 'trunc_ln864_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln864_41 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_42, i32 13, i32 28"   --->   Operation 658 'partselect' 'trunc_ln864_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln864_87 = sext i16 %X_buf_load_44"   --->   Operation 659 'sext' 'sext_ln864_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln864_42 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_43, i32 13, i32 28"   --->   Operation 660 'partselect' 'trunc_ln864_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln864_93 = sext i16 %W_buf_6_2_load"   --->   Operation 661 'sext' 'sext_ln864_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_44 = mul i29 %sext_ln864_93, i29 %sext_ln864_87"   --->   Operation 662 'mul' 'mul_ln864_44' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln864_44 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_45, i32 13, i32 28"   --->   Operation 663 'partselect' 'trunc_ln864_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln864_45 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_46, i32 13, i32 28"   --->   Operation 664 'partselect' 'trunc_ln864_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln864_46 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_47, i32 13, i32 28"   --->   Operation 665 'partselect' 'trunc_ln864_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln864_47 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_48, i32 13, i32 28"   --->   Operation 666 'partselect' 'trunc_ln864_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_17 = add i16 %add_ln859_16, i16 %trunc_ln864_17"   --->   Operation 667 'add' 'add_ln859_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 668 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_20 = add i16 %add_ln859_19, i16 %add_ln859_17"   --->   Operation 668 'add' 'add_ln859_20' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_25 = add i16 %trunc_ln864_27, i16 %trunc_ln864_28"   --->   Operation 669 'add' 'add_ln859_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 670 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_26 = add i16 %add_ln859_25, i16 %trunc_ln864_26"   --->   Operation 670 'add' 'add_ln859_26' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_30 = add i16 %trunc_ln864_33, i16 %trunc_ln864_34"   --->   Operation 671 'add' 'add_ln859_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 672 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_31 = add i16 %add_ln859_30, i16 %trunc_ln864_32"   --->   Operation 672 'add' 'add_ln859_31' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_34 = add i16 %trunc_ln864_36, i16 %trunc_ln864_37"   --->   Operation 673 'add' 'add_ln859_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 674 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_35 = add i16 %add_ln859_34, i16 %trunc_ln864_35"   --->   Operation 674 'add' 'add_ln859_35' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_36 = add i16 %trunc_ln864_39, i16 %trunc_ln864_40"   --->   Operation 675 'add' 'add_ln859_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 676 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_37 = add i16 %add_ln859_36, i16 %trunc_ln864_38"   --->   Operation 676 'add' 'add_ln859_37' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_41 = add i16 %trunc_ln864_44, i16 %trunc_ln864_45"   --->   Operation 677 'add' 'add_ln859_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 678 [1/1] (2.07ns)   --->   "%add_ln859_42 = add i16 %trunc_ln864_46, i16 %trunc_ln864_47"   --->   Operation 678 'add' 'add_ln859_42' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_43 = add i16 %add_ln859_42, i16 %add_ln859_41"   --->   Operation 679 'add' 'add_ln859_43' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.98>
ST_7 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28"   --->   Operation 680 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28"   --->   Operation 681 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28"   --->   Operation 682 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28"   --->   Operation 683 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28"   --->   Operation 684 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28"   --->   Operation 685 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_6, i32 13, i32 28"   --->   Operation 686 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln864_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_8, i32 13, i32 28"   --->   Operation 687 'partselect' 'trunc_ln864_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln864_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_24, i32 13, i32 28"   --->   Operation 688 'partselect' 'trunc_ln864_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln864_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_25, i32 13, i32 28"   --->   Operation 689 'partselect' 'trunc_ln864_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln864_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_26, i32 13, i32 28"   --->   Operation 690 'partselect' 'trunc_ln864_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln864_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_30, i32 13, i32 28"   --->   Operation 691 'partselect' 'trunc_ln864_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln864_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_31, i32 13, i32 28"   --->   Operation 692 'partselect' 'trunc_ln864_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln864_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_32, i32 13, i32 28"   --->   Operation 693 'partselect' 'trunc_ln864_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln864_43 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_44, i32 13, i32 28"   --->   Operation 694 'partselect' 'trunc_ln864_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_2 = add i16 %trunc_ln864_4, i16 %trunc_ln864_5"   --->   Operation 695 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 696 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_3 = add i16 %add_ln859_2, i16 %trunc_ln864_3"   --->   Operation 696 'add' 'add_ln859_3' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 697 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2"   --->   Operation 697 'add' 'add_ln859' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_5 = add i16 %trunc_ln864_6, i16 %trunc_ln864_8"   --->   Operation 698 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 699 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_9 = add i16 %add_ln859_6, i16 %add_ln859_5"   --->   Operation 699 'add' 'add_ln859_9' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_15 = add i16 %add_ln859_12, i16 %add_ln859_11"   --->   Operation 700 'add' 'add_ln859_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 701 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_21 = add i16 %add_ln859_20, i16 %add_ln859_15"   --->   Operation 701 'add' 'add_ln859_21' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 702 [1/1] (2.07ns)   --->   "%add_ln859_23 = add i16 %trunc_ln864_24, i16 %trunc_ln864_25"   --->   Operation 702 'add' 'add_ln859_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_24 = add i16 %add_ln859_23, i16 %trunc_ln864_23"   --->   Operation 703 'add' 'add_ln859_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 704 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_27 = add i16 %add_ln859_26, i16 %add_ln859_24"   --->   Operation 704 'add' 'add_ln859_27' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 705 [1/1] (2.07ns)   --->   "%add_ln859_28 = add i16 %trunc_ln864_30, i16 %trunc_ln864_31"   --->   Operation 705 'add' 'add_ln859_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_29 = add i16 %add_ln859_28, i16 %trunc_ln864_29"   --->   Operation 706 'add' 'add_ln859_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 707 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_32 = add i16 %add_ln859_31, i16 %add_ln859_29"   --->   Operation 707 'add' 'add_ln859_32' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 708 [1/1] (2.07ns)   --->   "%add_ln859_39 = add i16 %trunc_ln864_42, i16 %trunc_ln864_43"   --->   Operation 708 'add' 'add_ln859_39' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_40 = add i16 %add_ln859_39, i16 %trunc_ln864_41"   --->   Operation 709 'add' 'add_ln859_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 710 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_44 = add i16 %add_ln859_43, i16 %add_ln859_40"   --->   Operation 710 'add' 'add_ln859_44' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 725 [1/1] (0.00ns)   --->   "%p_load95 = load i16 %empty_40"   --->   Operation 725 'load' 'p_load95' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 726 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load95"   --->   Operation 726 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 727 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 727 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i16 %add_ln859, i16 %trunc_ln"   --->   Operation 711 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 712 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_10 = add i16 %add_ln859_21, i16 %add_ln859_1"   --->   Operation 712 'add' 'add_ln859_10' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_38 = add i16 %add_ln859_37, i16 %add_ln859_35"   --->   Operation 713 'add' 'add_ln859_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 714 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_45 = add i16 %add_ln859_44, i16 %add_ln859_38"   --->   Operation 714 'add' 'add_ln859_45' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_4 = add i16 %add_ln859_9, i16 %add_ln859_3"   --->   Operation 715 'add' 'add_ln859_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 716 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_22 = add i16 %add_ln859_10, i16 %add_ln859_4"   --->   Operation 716 'add' 'add_ln859_22' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_33 = add i16 %add_ln859_32, i16 %add_ln859_27"   --->   Operation 717 'add' 'add_ln859_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 718 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_46 = add i16 %add_ln859_45, i16 %add_ln859_33"   --->   Operation 718 'add' 'add_ln859_46' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.49>
ST_10 : Operation 719 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty_40"   --->   Operation 719 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 720 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_7x7.cpp:57]   --->   Operation 720 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_47 = add i16 %add_ln859_46, i16 %add_ln859_22"   --->   Operation 721 'add' 'add_ln859_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 722 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_48 = add i16 %p_load, i16 %add_ln859_47"   --->   Operation 722 'add' 'add_ln859_48' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 723 [1/1] (1.58ns)   --->   "%store_ln57 = store i16 %add_ln859_48, i16 %empty_40" [conv_7x7.cpp:57]   --->   Operation 723 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln57 = br void %KERN_I" [conv_7x7.cpp:57]   --->   Operation 724 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.08ns
The critical path consists of the following:
	'alloca' operation ('phi_mul') [68]  (0 ns)
	'load' operation ('phi_mul_load') on local variable 'phi_mul' [113]  (0 ns)
	'add' operation ('add_ln1317_8') [141]  (1.92 ns)
	'mul' operation ('mul_ln1317_1') [143]  (4.17 ns)

 <State 2>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317_32') [213]  (1.92 ns)
	'mul' operation ('mul_ln1317_4') [215]  (4.17 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317') [117]  (1.92 ns)
	'mul' operation ('mul_ln1317') [119]  (4.17 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[424] ('mul_ln864_7') [424]  (6.38 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[529] ('mul_ln864_28') [529]  (6.38 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[389] ('mul_ln864') [389]  (6.38 ns)

 <State 7>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln859_23') [654]  (2.08 ns)
	'add' operation ('add_ln859_24') [655]  (0 ns)
	'add' operation ('add_ln859_27') [658]  (3.9 ns)

 <State 8>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln859_1') [634]  (0 ns)
	'add' operation ('add_ln859_10') [652]  (3.9 ns)

 <State 9>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln859_4') [640]  (0 ns)
	'add' operation ('add_ln859_22') [653]  (3.9 ns)

 <State 10>: 5.49ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty_40' [114]  (0 ns)
	'add' operation ('add_ln859_48') [679]  (3.9 ns)
	'store' operation ('store_ln57', conv_7x7.cpp:57) of variable 'add_ln859_48' on local variable 'empty_40' [681]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
