$date
	Sat Jun 28 21:50:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ Q3 $end
$var wire 1 % Q2 $end
$var wire 1 & Q1 $end
$var wire 1 ' Q0 $end
$var wire 4 ( Q [3:0] $end
$scope module FF0 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # rst $end
$var reg 1 ' Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 ' clk $end
$var wire 1 * d $end
$var wire 1 # rst $end
$var reg 1 & Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 & clk $end
$var wire 1 + d $end
$var wire 1 # rst $end
$var reg 1 % Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 % clk $end
$var wire 1 , d $end
$var wire 1 # rst $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
1)
b0 (
0'
0&
0%
0$
1#
0"
b0 !
$end
#5
1"
#10
0)
b1 !
b1 (
1'
0"
0#
#15
1"
#20
0*
1&
1)
b10 !
b10 (
0'
0"
#25
1"
#30
0)
b11 !
b11 (
1'
0"
#35
1"
#40
0+
1%
1*
0&
1)
b100 !
b100 (
0'
0"
#45
1"
#50
0)
b101 !
b101 (
1'
0"
#55
1"
#60
0*
1&
1)
b110 !
b110 (
0'
0"
#65
1"
#70
0)
b111 !
b111 (
1'
0"
#75
1"
#80
0,
1$
1+
0%
1*
0&
1)
b1000 !
b1000 (
0'
0"
#85
1"
#90
0)
b1001 !
b1001 (
1'
0"
#95
1"
#100
0*
1&
1)
b1010 !
b1010 (
0'
0"
#105
1"
#110
0)
b1011 !
b1011 (
1'
0"
#115
1"
#120
0+
1%
1*
0&
1)
b1100 !
b1100 (
0'
0"
#125
1"
#130
0)
b1101 !
b1101 (
1'
0"
#135
1"
#140
0*
1&
1)
b1110 !
b1110 (
0'
0"
#145
1"
#150
0)
b1111 !
b1111 (
1'
0"
#155
1"
#160
1,
0$
1+
0%
1*
0&
1)
b0 !
b0 (
0'
0"
#165
1"
#170
0)
b1 !
b1 (
1'
0"
#175
1"
#180
0*
1&
1)
b10 !
b10 (
0'
0"
#185
1"
#190
0)
b11 !
b11 (
1'
0"
#195
1"
#200
0+
1%
1*
0&
1)
b100 !
b100 (
0'
0"
#205
1"
#210
0)
b101 !
b101 (
1'
0"
