# SRAM
Implemented the SRAM using Verilog HDL independently. Architected the class based verified environment using SV. Verified the RTL module using UVM

# SRAM RTL design and verification
# HDL: Verilog | HVL: System Verilog | 
# Methodology: UVM
# Description:
âž¢ Implemented the SRAM using Verilog HDL independently. Architected the class based verified environment using SV. Verified the RTL module using UVM
# Responsibility:
Architected the block level structure for the design
Implemented RTL using Verilog HDL.
Verified the RTL module using System Verilog
Involved in creating verification environment in UVM
