Traffic Light Controller (Verilog HDL)

This project implements a Traffic Light Controller using Verilog HDL, designed and simulated in Xilinx Vivado.
It demonstrates fundamental RTL design, simulation, and verification concepts.

ğŸ§© Project Structure
src/   â†’ Verilog source files (design modules)
tb/    â†’ Testbench files
sim/   â†’ Waveform configuration (.wcfg)

âš™ï¸ How to Run the Project

Open Xilinx Vivado.

Create a new project.

Add the Verilog files from src/.

Add the testbench files from tb/.

Run behavioral simulation.

(Optional) Load the .wcfg file from the sim/ folder to view the waveform.

âœ¨ Features

Implements a fully functional traffic light sequence (Red â†’ Yellow â†’ Green).

Designed in Verilog HDL and simulated using Vivado Simulator.

Includes testbench verification with timing-based transitions.

Demonstrates basic FSM (Finite State Machine) design concepts.

ğŸ“ˆ Future Scope

Add pedestrian crossing functionality.

Implement parameterized timing control.

Extend design for multiple intersections.

ğŸ‘©â€ğŸ’» Developer

Rashmi Shailesh Motewar
B.Tech in Electronics & Telecommunication Engineering (3rd Year)

