{
  "history": [
    [
      {
        "cmd": "create_project ExampleTop0 tmp/vivado/ExampleTop0",
        "resultText": "ExampleTop0",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7vx485tffg1157-1\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "set_property target_language VHDL [current_project]",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7vx485tffg1157-1\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "set_property part xc7k160tffg676-2 [current_project]",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "add_files -norecurse tmp/vivado/ExampleTop0/src/ExampleTop0.vhd",
        "resultText": "{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/src/ExampleTop0.vhd",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/ExampleTop0.vhd\">\n        <FileInfo>\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "set_property FILE_TYPE {VHDL 2008} [get_files tmp/vivado/ExampleTop0/src/ExampleTop0.vhd]",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/ExampleTop0.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "update_compile_order -fileset sources_1",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/ExampleTop0.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"ExampleTop0\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "set_property top ExampleTop0 [current_fileset]",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/ExampleTop0.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"ExampleTop0\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "reset_run synth_1",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/ExampleTop0.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"ExampleTop0\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "launch_runs synth_1",
        "resultText": "[{% RecordingToolController.NAME_DATE %}] Launched synth_1...\r\nRun output will be captured here: {% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.runs/synth_1/runme.log",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/ExampleTop0.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"ExampleTop0\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" Dir=\"$PRUNDIR/synth_1\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <GeneratedRun Dir=\"$PRUNDIR\" File=\"gen_run.xml\"/>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ],
    [
      {
        "cmd": "wait_on_run  synth_1",
        "resultText": "[{% RecordingToolController.NAME_DATE %}] Waiting for synth_1 to finish...\r\n\r\n*** Running vivado\r\n    with args -log ExampleTop0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ExampleTop0.tcl\r\n\r\n\r\n****** Vivado v2020.1 (64-bit)\r\n  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\r\n  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\r\n    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\r\n\r\nsource ExampleTop0.tcl -notrace\r\nCommand: synth_design -top ExampleTop0 -part xc7k160tffg676-2\r\nStarting synth_design\r\nAttempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'\n---------------------------------------------------------------------------------\r\nStarting Synthesize : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\n\tParameter DATA_WIDTH bound to: 2 - type: integer\n---------------------------------------------------------------------------------\r\nFinished Synthesize : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Constraint Validation : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Loading Part and Timing Information\r\n---------------------------------------------------------------------------------\r\nLoading part: xc7k160tffg676-2\n---------------------------------------------------------------------------------\r\nFinished Loading Part and Timing Information : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished RTL Optimization Phase 2 : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\nNo constraint files found.\r\n---------------------------------------------------------------------------------\r\nStart RTL Component Statistics \r\n---------------------------------------------------------------------------------\r\nDetailed RTL Component Info : \r\n+---Adders : \r\n\t   2 Input    2 Bit       Adders := 1     \r\n+---Registers : \r\n\t                8 Bit    Registers := 1     \r\n\t                1 Bit    Registers := 1     \r\n+---RAMs : \r\n\t               8K Bit\t(1024 X 8 bit)          RAMs := 1     \r\n---------------------------------------------------------------------------------\r\nFinished RTL Component Statistics \r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Part Resource Summary\r\n---------------------------------------------------------------------------------\r\nPart Resources:\r\nDSPs: 600 (col length:100)\r\nBRAMs: 650 (col length: RAMB18 100 RAMB36 50)\r\n---------------------------------------------------------------------------------\r\nFinished Part Resource Summary\r\n---------------------------------------------------------------------------------\r\nNo constraint files found.\r\n---------------------------------------------------------------------------------\r\nStart Cross Boundary and Area Optimization\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Cross Boundary and Area Optimization : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart ROM, RAM, DSP and Shift Register Reporting\r\n---------------------------------------------------------------------------------\r\n\r\nBlock RAM: Preliminary Mapping\tReport (see note below)\r\n+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+\r\n|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | \r\n+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+\r\n|ExampleTop0 | ram_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | \r\n+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+\r\n\r\nNote: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. \r\n---------------------------------------------------------------------------------\r\nFinished ROM, RAM, DSP and Shift Register Reporting\r\n---------------------------------------------------------------------------------\r\nNo constraint files found.\r\n---------------------------------------------------------------------------------\r\nStart Timing Optimization\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Timing Optimization : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart ROM, RAM, DSP and Shift Register Reporting\r\n---------------------------------------------------------------------------------\r\n\r\nBlock RAM: Final Mapping\tReport\r\n+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+\r\n|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | \r\n+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+\r\n|ExampleTop0 | ram_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | \r\n+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+\r\n\r\n---------------------------------------------------------------------------------\r\nFinished ROM, RAM, DSP and Shift Register Reporting\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Technology Mapping\r\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\r\nFinished Technology Mapping : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart IO Insertion\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Flattening Before IO Insertion\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Flattening Before IO Insertion\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Final Netlist Cleanup\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Final Netlist Cleanup\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished IO Insertion : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Renaming Generated Instances\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Renaming Generated Instances : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Rebuilding User Hierarchy\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Rebuilding User Hierarchy : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Renaming Generated Ports\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Renaming Generated Ports : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Handling Custom Attributes\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Handling Custom Attributes : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Renaming Generated Nets\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Renaming Generated Nets : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Writing Synthesis Report\r\n---------------------------------------------------------------------------------\r\n\r\nReport BlackBoxes: \r\n+-+--------------+----------+\r\n| |BlackBox name |Instances |\r\n+-+--------------+----------+\r\n+-+--------------+----------+\r\n\r\nReport Cell Usage: \r\n+------+---------+------+\r\n|      |Cell     |Count |\r\n+------+---------+------+\r\n|1     |BUFG     |     1|\r\n|2     |LUT1     |     2|\r\n|3     |LUT2     |     2|\r\n|4     |RAMB18E1 |     1|\r\n|5     |FDRE     |     1|\r\n|6     |IBUF     |    26|\r\n|7     |OBUF     |    12|\r\n+------+---------+------+\r\n\r\nReport Instance Areas: \r\n+------+---------+-------+------+\r\n|      |Instance |Module |Cells |\r\n+------+---------+-------+------+\r\n|1     |top      |       |    45|\r\n+------+---------+-------+------+\r\n---------------------------------------------------------------------------------\r\nFinished Writing Synthesis Report : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\n---------------------------------------------------------------------------------\r\nSynthesis finished with 0 errors, 0 critical warnings and 0 warnings.\r\nSynthesis Optimization Runtime : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\r\nSynthesis Optimization Complete : {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\nNetlist sorting complete. {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\nNetlist sorting complete. {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\nNo Unisim elements were transformed.\n15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\r\nsynth_design completed successfully\r\nsynth_design: {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}\n[{% RecordingToolController.NAME_DATE %}] synth_1 finished\r\nwait_on_run: {% RecordingToolController.VIVADO_MACHINE_RESOURCES %}",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [
          "[Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'",
          "[Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.",
          "[Synth 8-7078] Launching helper process for spawning children vivado processes",
          "[Synth 8-7075] Helper process launched with PID {% RecordingExecutor.VIVADO_HELPER_PROC_PID %}",
          "[Synth 8-638] synthesizing module 'ExampleTop0' [{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/src/ExampleTop0.vhd:28]",
          "[Synth 8-256] done synthesizing module 'ExampleTop0' (1#1) [{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/src/ExampleTop0.vhd:28]",
          "[Device 21-403] Loading part xc7k160tffg676-2",
          "[Synth 8-7052] The timing for the instance ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.",
          "[Project 1-571] Translating synthesized netlist",
          "[Netlist 29-17] Analyzing 1 Unisim elements for replacement",
          "[Netlist 29-28] Unisim Transformation completed in 0 CPU seconds",
          "[Project 1-570] Preparing netlist for logic optimization",
          "[Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).",
          "[Project 1-111] Unisim Transformation Summary:",
          "[Common 17-83] Releasing license: Synthesis",
          "[Common 17-1381] The checkpoint '{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.runs/synth_1/ExampleTop0.dcp' has been generated.",
          "[runtcl-4] Executing : report_utilization -file ExampleTop0_utilization_synth.rpt -pb ExampleTop0_utilization_synth.pb",
          "[Common 17-206] Exiting Vivado at {% RecordingToolController.NAME_DATE %}..."
        ],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.xpr",
          {
            "mode": "w",
            "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD %}/tmp/vivado/ExampleTop0/ExampleTop0.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"{% RecordingExecutor.VIVADO_PROJECT_ID %}\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/ExampleTop0.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"ExampleTop0\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" Dir=\"$PRUNDIR/synth_1\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <GeneratedRun Dir=\"$PRUNDIR\" File=\"gen_run.xml\"/>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
            "__class__": "FileOp"
          }
        ],
        [
          "tmp/vivado/ExampleTop0/ExampleTop0.runs/synth_1/ExampleTop0_utilization_synth.rpt",
          {
            "mode": "w",
            "text": "Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n-----------------------------------------------------------------------------------------------------------------\n| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020\n| Date         : {% RecordingToolController.NAME_DATE %}\n| Host         : nic30-Precision-5530 running 64-bit Ubuntu 20.10\n| Command      : report_utilization -file ExampleTop0_utilization_synth.rpt -pb ExampleTop0_utilization_synth.pb\n| Design       : ExampleTop0\n| Device       : 7k160tffg676-2\n| Design State : Synthesized\n-----------------------------------------------------------------------------------------------------------------\n\nUtilization Design Information\n\nTable of Contents\n-----------------\n1. Slice Logic\n1.1 Summary of Registers by Type\n2. Memory\n3. DSP\n4. IO and GT Specific\n5. Clocking\n6. Specific Feature\n7. Primitives\n8. Black Boxes\n9. Instantiated Netlists\n\n1. Slice Logic\n--------------\n\n+-------------------------+------+-------+-----------+-------+\n|        Site Type        | Used | Fixed | Available | Util% |\n+-------------------------+------+-------+-----------+-------+\n| Slice LUTs*             |    3 |     0 |    101400 | <0.01 |\n|   LUT as Logic          |    3 |     0 |    101400 | <0.01 |\n|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |\n| Slice Registers         |    1 |     0 |    202800 | <0.01 |\n|   Register as Flip Flop |    1 |     0 |    202800 | <0.01 |\n|   Register as Latch     |    0 |     0 |    202800 |  0.00 |\n| F7 Muxes                |    0 |     0 |     50700 |  0.00 |\n| F8 Muxes                |    0 |     0 |     25350 |  0.00 |\n+-------------------------+------+-------+-----------+-------+\n* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.\n\n\n1.1 Summary of Registers by Type\n--------------------------------\n\n+-------+--------------+-------------+--------------+\n| Total | Clock Enable | Synchronous | Asynchronous |\n+-------+--------------+-------------+--------------+\n| 0     |            _ |           - |            - |\n| 0     |            _ |           - |          Set |\n| 0     |            _ |           - |        Reset |\n| 0     |            _ |         Set |            - |\n| 0     |            _ |       Reset |            - |\n| 0     |          Yes |           - |            - |\n| 0     |          Yes |           - |          Set |\n| 0     |          Yes |           - |        Reset |\n| 0     |          Yes |         Set |            - |\n| 1     |          Yes |       Reset |            - |\n+-------+--------------+-------------+--------------+\n\n\n2. Memory\n---------\n\n+-------------------+------+-------+-----------+-------+\n|     Site Type     | Used | Fixed | Available | Util% |\n+-------------------+------+-------+-----------+-------+\n| Block RAM Tile    |  0.5 |     0 |       325 |  0.15 |\n|   RAMB36/FIFO*    |    0 |     0 |       325 |  0.00 |\n|   RAMB18          |    1 |     0 |       650 |  0.15 |\n|     RAMB18E1 only |    1 |       |           |       |\n+-------------------+------+-------+-----------+-------+\n* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1\n\n\n3. DSP\n------\n\n+-----------+------+-------+-----------+-------+\n| Site Type | Used | Fixed | Available | Util% |\n+-----------+------+-------+-----------+-------+\n| DSPs      |    0 |     0 |       600 |  0.00 |\n+-----------+------+-------+-----------+-------+\n\n\n4. IO and GT Specific\n---------------------\n\n+-----------------------------+------+-------+-----------+-------+\n|          Site Type          | Used | Fixed | Available | Util% |\n+-----------------------------+------+-------+-----------+-------+\n| Bonded IOB                  |   38 |     0 |       400 |  9.50 |\n| Bonded IPADs                |    0 |     0 |        26 |  0.00 |\n| Bonded OPADs                |    0 |     0 |        16 |  0.00 |\n| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |\n| PHASER_REF                  |    0 |     0 |         8 |  0.00 |\n| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |\n| IN_FIFO                     |    0 |     0 |        32 |  0.00 |\n| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |\n| IBUFDS                      |    0 |     0 |       384 |  0.00 |\n| GTXE2_COMMON                |    0 |     0 |         2 |  0.00 |\n| GTXE2_CHANNEL               |    0 |     0 |         8 |  0.00 |\n| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |\n| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |\n| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |\n| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |\n| IBUFDS_GTE2                 |    0 |     0 |         4 |  0.00 |\n| ILOGIC                      |    0 |     0 |       400 |  0.00 |\n| OLOGIC                      |    0 |     0 |       400 |  0.00 |\n+-----------------------------+------+-------+-----------+-------+\n\n\n5. Clocking\n-----------\n\n+------------+------+-------+-----------+-------+\n|  Site Type | Used | Fixed | Available | Util% |\n+------------+------+-------+-----------+-------+\n| BUFGCTRL   |    1 |     0 |        32 |  3.13 |\n| BUFIO      |    0 |     0 |        32 |  0.00 |\n| MMCME2_ADV |    0 |     0 |         8 |  0.00 |\n| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |\n| BUFMRCE    |    0 |     0 |        16 |  0.00 |\n| BUFHCE     |    0 |     0 |       120 |  0.00 |\n| BUFR       |    0 |     0 |        32 |  0.00 |\n+------------+------+-------+-----------+-------+\n\n\n6. Specific Feature\n-------------------\n\n+-------------+------+-------+-----------+-------+\n|  Site Type  | Used | Fixed | Available | Util% |\n+-------------+------+-------+-----------+-------+\n| BSCANE2     |    0 |     0 |         4 |  0.00 |\n| CAPTUREE2   |    0 |     0 |         1 |  0.00 |\n| DNA_PORT    |    0 |     0 |         1 |  0.00 |\n| EFUSE_USR   |    0 |     0 |         1 |  0.00 |\n| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |\n| ICAPE2      |    0 |     0 |         2 |  0.00 |\n| PCIE_2_1    |    0 |     0 |         1 |  0.00 |\n| STARTUPE2   |    0 |     0 |         1 |  0.00 |\n| XADC        |    0 |     0 |         1 |  0.00 |\n+-------------+------+-------+-----------+-------+\n\n\n7. Primitives\n-------------\n\n+----------+------+---------------------+\n| Ref Name | Used | Functional Category |\n+----------+------+---------------------+\n| IBUF     |   26 |                  IO |\n| OBUF     |   12 |                  IO |\n| LUT2     |    2 |                 LUT |\n| LUT1     |    2 |                 LUT |\n| RAMB18E1 |    1 |        Block Memory |\n| FDRE     |    1 |        Flop & Latch |\n| BUFG     |    1 |               Clock |\n+----------+------+---------------------+\n\n\n8. Black Boxes\n--------------\n\n+----------+------+\n| Ref Name | Used |\n+----------+------+\n\n\n9. Instantiated Netlists\n------------------------\n\n+----------+------+\n| Ref Name | Used |\n+----------+------+\n\n\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ]
  ],
  "filesToWatch": {
    "tmp/vivado/ExampleTop0/ExampleTop0.xpr": {
      "mode": "d",
      "text": null,
      "__class__": "FileOp"
    },
    "tmp/vivado/ExampleTop0/ExampleTop0.runs/synth_1/ExampleTop0_utilization_synth.rpt": {
      "mode": "d",
      "text": null,
      "__class__": "FileOp"
    }
  },
  "executorCls": [
    "hwtBuildsystem.vivado.executor",
    "VivadoExecutor"
  ],
  "workerCnt": null
}