// Seed: 1254961299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_8;
  wire  id_9;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd7,
    parameter id_3 = 32'd55
) (
    id_1,
    _id_2[-1*id_3 : id_2],
    _id_3
);
  output wire _id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout logic [7:0] _id_2;
  inout wire id_1;
  wire id_4;
  ;
endmodule
