library IEEE;


entity FreqDivider_Demo is
port( CLOCK_50: in std_logic;
		SW: in std_logic_vector(0 downto 0);
		LEDR: out std_logic_vector(0 downto 0);
end FreqDivider_Demo;

architecture Structural of FreqDivider_Demo is

begin
	divisor: entity work.FreqDivider(Behavioral)
		port map(clkin => CLOCK_50,
			reset => SW(0),
			clkout => LEDR(0),
			k => x"017D7840");



end Structural;