Classic Timing Analyzer report for SSP
Fri Oct 28 16:38:59 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.539 ns                         ; col_in[0]                          ; translate:U2|start_out_t      ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.270 ns                        ; translate:U2|row_out_t[3]          ; row_out[3]                    ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.954 ns                         ; col_in[1]                          ; translate:U2|b_ok_out_t       ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 62.47 MHz ( period = 16.008 ns ) ; translate:U2|show_out_t            ; prevent_shake:U7|counter_p[3] ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; prevent_shake:U3|b_select_out_p[0] ; judge:U6|a_score_tmp[1]       ; clk_in     ; clk_in   ; 14           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                               ;            ;          ; 14           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 63.33 MHz ( period = 15.791 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 63.89 MHz ( period = 15.653 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 63.89 MHz ( period = 15.653 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.646 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.240 ns                ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 65.32 MHz ( period = 15.309 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 65.32 MHz ( period = 15.309 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 65.32 MHz ( period = 15.309 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 65.32 MHz ( period = 15.309 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 65.32 MHz ( period = 15.309 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 65.32 MHz ( period = 15.309 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 65.32 MHz ( period = 15.309 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 65.92 MHz ( period = 15.171 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.765 ns                ;
; N/A                                     ; 65.92 MHz ( period = 15.171 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.765 ns                ;
; N/A                                     ; 65.95 MHz ( period = 15.164 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.758 ns                ;
; N/A                                     ; 66.26 MHz ( period = 15.092 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 66.70 MHz ( period = 14.993 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 66.70 MHz ( period = 14.993 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 66.70 MHz ( period = 14.993 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 66.70 MHz ( period = 14.993 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 66.70 MHz ( period = 14.993 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 66.70 MHz ( period = 14.993 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.548 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.548 ns                ;
; N/A                                     ; 66.90 MHz ( period = 14.947 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 67.10 MHz ( period = 14.903 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 67.10 MHz ( period = 14.903 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 67.10 MHz ( period = 14.903 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 67.10 MHz ( period = 14.903 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 67.10 MHz ( period = 14.903 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 67.10 MHz ( period = 14.903 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.376 ns                ;
; N/A                                     ; 67.68 MHz ( period = 14.776 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.370 ns                ;
; N/A                                     ; 68.09 MHz ( period = 14.686 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 68.26 MHz ( period = 14.650 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.244 ns                ;
; N/A                                     ; 68.26 MHz ( period = 14.650 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.244 ns                ;
; N/A                                     ; 68.26 MHz ( period = 14.650 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.244 ns                ;
; N/A                                     ; 68.26 MHz ( period = 14.650 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.244 ns                ;
; N/A                                     ; 68.26 MHz ( period = 14.650 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.244 ns                ;
; N/A                                     ; 68.26 MHz ( period = 14.650 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.244 ns                ;
; N/A                                     ; 68.29 MHz ( period = 14.644 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; 68.29 MHz ( period = 14.644 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; 68.32 MHz ( period = 14.638 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 68.32 MHz ( period = 14.638 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 68.32 MHz ( period = 14.637 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.231 ns                ;
; N/A                                     ; 68.35 MHz ( period = 14.631 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.225 ns                ;
; N/A                                     ; 68.74 MHz ( period = 14.548 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; 68.74 MHz ( period = 14.548 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.541 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.135 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.098 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.098 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.098 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.098 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.098 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.098 ns                ;
; N/A                                     ; 69.14 MHz ( period = 14.464 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 69.14 MHz ( period = 14.464 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 69.14 MHz ( period = 14.464 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 69.14 MHz ( period = 14.464 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 69.14 MHz ( period = 14.464 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 69.29 MHz ( period = 14.433 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.027 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 69.99 MHz ( period = 14.288 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 69.99 MHz ( period = 14.287 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.881 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.149 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.743 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.149 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.743 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.576 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.576 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.576 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.576 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.576 ns                ;
; N/A                                     ; 72.65 MHz ( period = 13.765 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 72.65 MHz ( period = 13.765 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 72.65 MHz ( period = 13.765 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 72.65 MHz ( period = 13.765 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 72.65 MHz ( period = 13.765 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 74.32 MHz ( period = 13.455 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 74.32 MHz ( period = 13.455 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 74.32 MHz ( period = 13.455 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 74.32 MHz ( period = 13.455 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 74.32 MHz ( period = 13.455 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 74.35 MHz ( period = 13.449 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 74.35 MHz ( period = 13.449 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 74.35 MHz ( period = 13.449 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 74.35 MHz ( period = 13.449 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 74.35 MHz ( period = 13.449 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.447 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.447 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.447 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.447 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.447 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.447 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 74.86 MHz ( period = 13.359 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 74.86 MHz ( period = 13.359 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 74.86 MHz ( period = 13.359 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 74.86 MHz ( period = 13.359 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 74.86 MHz ( period = 13.359 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 76.30 MHz ( period = 13.106 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 76.30 MHz ( period = 13.106 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 76.30 MHz ( period = 13.106 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 76.30 MHz ( period = 13.106 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 76.30 MHz ( period = 13.106 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 78.62 MHz ( period = 12.719 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 79.48 MHz ( period = 12.581 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.175 ns                ;
; N/A                                     ; 79.48 MHz ( period = 12.581 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.175 ns                ;
; N/A                                     ; 79.53 MHz ( period = 12.574 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.986 ns                ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.986 ns                ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.986 ns                ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 4.986 ns                ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.986 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 97.28 MHz ( period = 10.280 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 97.28 MHz ( period = 10.280 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 97.28 MHz ( period = 10.280 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 97.28 MHz ( period = 10.280 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 97.28 MHz ( period = 10.280 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 97.28 MHz ( period = 10.280 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 97.97 MHz ( period = 10.207 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.498 ns                ;
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; prevent_shake:U7|counter_p[2]         ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; prevent_shake:U7|counter_p[2]         ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; prevent_shake:U7|counter_p[2]         ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; prevent_shake:U7|counter_p[2]         ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; prevent_shake:U7|counter_p[2]         ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; prevent_shake:U7|counter_p[2]         ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 99.31 MHz ( period = 10.069 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 99.31 MHz ( period = 10.069 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 99.37 MHz ( period = 10.063 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.354 ns                ;
; N/A                                     ; 99.38 MHz ( period = 10.062 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.353 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; prevent_shake:U7|counter_p[1]         ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; prevent_shake:U7|counter_p[1]         ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; prevent_shake:U7|counter_p[1]         ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; prevent_shake:U7|counter_p[1]         ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; prevent_shake:U7|counter_p[1]         ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; prevent_shake:U7|counter_p[1]         ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 100.76 MHz ( period = 9.925 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.216 ns                ;
; N/A                                     ; 100.76 MHz ( period = 9.925 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.216 ns                ;
; N/A                                     ; 100.83 MHz ( period = 9.918 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; prevent_shake:U7|counter_p[3]         ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; prevent_shake:U7|counter_p[3]         ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; prevent_shake:U7|counter_p[3]         ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; prevent_shake:U7|counter_p[3]         ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; prevent_shake:U7|counter_p[3]         ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; prevent_shake:U7|counter_p[3]         ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; prevent_shake:U7|counter_p[5]         ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; prevent_shake:U7|counter_p[5]         ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; prevent_shake:U7|counter_p[5]         ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; prevent_shake:U7|counter_p[5]         ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; prevent_shake:U7|counter_p[5]         ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; prevent_shake:U7|counter_p[5]         ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 105.08 MHz ( period = 9.517 ns )                    ; prevent_shake:U7|counter_p[0]         ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 105.08 MHz ( period = 9.517 ns )                    ; prevent_shake:U7|counter_p[0]         ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 105.08 MHz ( period = 9.517 ns )                    ; prevent_shake:U7|counter_p[0]         ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 105.08 MHz ( period = 9.517 ns )                    ; prevent_shake:U7|counter_p[0]         ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 105.08 MHz ( period = 9.517 ns )                    ; prevent_shake:U7|counter_p[0]         ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 105.08 MHz ( period = 9.517 ns )                    ; prevent_shake:U7|counter_p[0]         ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 105.74 MHz ( period = 9.457 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[1] ; prevent_shake:U7|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 105.74 MHz ( period = 9.457 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[1] ; prevent_shake:U7|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 105.74 MHz ( period = 9.457 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[1] ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 105.74 MHz ( period = 9.457 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[1] ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 105.74 MHz ( period = 9.457 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[1] ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 105.74 MHz ( period = 9.457 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[1] ; prevent_shake:U7|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; judge:U6|a_score_tmp[0]               ; judge:U6|result_tmp[0]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; judge:U6|a_score_tmp[0]               ; judge:U6|result_tmp[1]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 106.33 MHz ( period = 9.405 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.696 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                                 ;
+------------------------------------------+------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                               ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[0] ; judge:U6|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|a_select_out_p[1] ; judge:U6|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[1] ; judge:U6|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[0] ; judge:U6|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|a_select_out_p[0] ; judge:U6|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|a_select_out_p[0] ; judge:U6|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|a_select_out_p[0] ; judge:U6|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[1] ; judge:U6|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[1] ; judge:U6|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|a_select_out_p[0] ; judge:U6|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[1] ; judge:U6|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[0] ; judge:U6|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|b_select_out_p[0] ; judge:U6|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U3|a_select_out_p[0] ; judge:U6|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.979 ns                 ;
+------------------------------------------+------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; tsu                                                                                       ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                             ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; N/A   ; None         ; 1.539 ns   ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 1.474 ns   ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 1.458 ns   ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 1.324 ns   ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 1.289 ns   ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 1.116 ns   ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 1.067 ns   ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 1.051 ns   ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 1.035 ns   ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 0.980 ns   ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 0.943 ns   ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 0.918 ns   ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 0.901 ns   ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 0.877 ns   ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 0.852 ns   ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 0.754 ns   ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 0.703 ns   ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 0.532 ns   ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 0.505 ns   ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 0.489 ns   ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 0.473 ns   ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 0.445 ns   ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 0.325 ns   ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 0.195 ns   ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 0.144 ns   ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; -0.101 ns  ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; -0.270 ns  ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; -0.519 ns  ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; -0.561 ns  ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; -0.576 ns  ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; -0.808 ns  ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; -1.059 ns  ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; -1.244 ns  ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; -1.284 ns  ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; -1.344 ns  ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; -1.666 ns  ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
+-------+--------------+------------+-----------+--------------------------------+----------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To         ; From Clock ;
+-------+--------------+------------+------------------------------------+------------+------------+
; N/A   ; None         ; 14.270 ns  ; translate:U2|row_out_t[3]          ; row_out[3] ; clk_in     ;
; N/A   ; None         ; 14.257 ns  ; translate:U2|row_out_t[2]          ; row_out[2] ; clk_in     ;
; N/A   ; None         ; 14.245 ns  ; translate:U2|row_out_t[1]          ; row_out[1] ; clk_in     ;
; N/A   ; None         ; 10.494 ns  ; judge:U6|a_score_j[1]              ; a_score[1] ; clk_in     ;
; N/A   ; None         ; 9.630 ns   ; prevent_shake:U7|b_select_out_p[1] ; b_s[1]     ; clk_in     ;
; N/A   ; None         ; 9.352 ns   ; judge:U6|result_j[0]               ; result[0]  ; clk_in     ;
; N/A   ; None         ; 9.260 ns   ; prevent_shake:U7|b_select_out_p[0] ; b_s[0]     ; clk_in     ;
; N/A   ; None         ; 9.197 ns   ; prevent_shake:U7|a_select_out_p[0] ; a_s[0]     ; clk_in     ;
; N/A   ; None         ; 9.055 ns   ; judge:U6|a_score_j[0]              ; a_score[0] ; clk_in     ;
; N/A   ; None         ; 8.688 ns   ; judge:U6|result_j[1]               ; result[1]  ; clk_in     ;
; N/A   ; None         ; 8.374 ns   ; prevent_shake:U7|a_select_out_p[1] ; a_s[1]     ; clk_in     ;
; N/A   ; None         ; 7.291 ns   ; judge:U6|b_score_j[1]              ; b_score[1] ; clk_in     ;
; N/A   ; None         ; 7.291 ns   ; judge:U6|b_score_j[0]              ; b_score[0] ; clk_in     ;
+-------+--------------+------------+------------------------------------+------------+------------+


+-------------------------------------------------------------------------------------------------+
; th                                                                                              ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                             ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; N/A           ; None        ; 2.954 ns  ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 2.707 ns  ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; 2.402 ns  ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 2.336 ns  ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 2.299 ns  ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 2.281 ns  ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 2.205 ns  ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 2.173 ns  ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; 2.113 ns  ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; 2.062 ns  ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 1.945 ns  ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 1.935 ns  ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 1.819 ns  ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; 1.795 ns  ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; 1.772 ns  ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 1.754 ns  ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; 1.614 ns  ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; 1.612 ns  ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 1.594 ns  ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; 1.547 ns  ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 1.529 ns  ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; 1.444 ns  ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 1.396 ns  ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; 1.296 ns  ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; 1.294 ns  ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; 1.261 ns  ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 0.973 ns  ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; 0.826 ns  ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; 0.709 ns  ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; 0.705 ns  ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; 0.596 ns  ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; 0.564 ns  ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; 0.404 ns  ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; 0.398 ns  ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; 0.339 ns  ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -0.025 ns ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Oct 28 16:38:59 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "prevent_shake:U3|b_ok_out_p" as buffer
    Info: Detected ripple clock "frequency_division:U1|clk_out_f" as buffer
Info: Clock "clk_in" has Internal fmax of 62.47 MHz between source register "translate:U2|show_out_t" and destination register "prevent_shake:U7|counter_p[5]" (period= 16.008 ns)
    Info: + Longest register to register delay is 9.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N9; Fanout = 3; REG Node = 'translate:U2|show_out_t'
        Info: 2: + IC(2.654 ns) + CELL(0.200 ns) = 2.854 ns; Loc. = LC_X11_Y4_N4; Fanout = 1; COMB Node = 'prevent_shake:U3|process_0~11'
        Info: 3: + IC(0.712 ns) + CELL(0.914 ns) = 4.480 ns; Loc. = LC_X11_Y4_N8; Fanout = 2; COMB Node = 'prevent_shake:U3|process_0~15'
        Info: 4: + IC(0.763 ns) + CELL(0.200 ns) = 5.443 ns; Loc. = LC_X11_Y4_N0; Fanout = 6; COMB Node = 'prevent_shake:U7|counter_p[3]~24'
        Info: 5: + IC(2.399 ns) + CELL(1.760 ns) = 9.602 ns; Loc. = LC_X9_Y5_N6; Fanout = 2; REG Node = 'prevent_shake:U7|counter_p[5]'
        Info: Total cell delay = 3.074 ns ( 32.01 % )
        Info: Total interconnect delay = 6.528 ns ( 67.99 % )
    Info: - Smallest clock skew is -5.697 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 39; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y5_N6; Fanout = 2; REG Node = 'prevent_shake:U7|counter_p[5]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.516 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 39; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 14; REG Node = 'frequency_division:U1|clk_out_f'
            Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X11_Y7_N9; Fanout = 3; REG Node = 'translate:U2|show_out_t'
            Info: Total cell delay = 3.375 ns ( 35.47 % )
            Info: Total interconnect delay = 6.141 ns ( 64.53 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "prevent_shake:U3|b_select_out_p[0]" and destination pin or register "judge:U6|a_score_tmp[1]" for clock "clk_in" (Hold time is 1.444 ns)
    Info: + Largest clock skew is 5.273 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 9.092 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 39; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y6_N8; Fanout = 6; REG Node = 'prevent_shake:U3|b_ok_out_p'
            Info: 3: + IC(3.979 ns) + CELL(0.918 ns) = 9.092 ns; Loc. = LC_X9_Y10_N3; Fanout = 4; REG Node = 'judge:U6|a_score_tmp[1]'
            Info: Total cell delay = 3.375 ns ( 37.12 % )
            Info: Total interconnect delay = 5.717 ns ( 62.88 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 39; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'prevent_shake:U3|b_select_out_p[0]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 3.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'prevent_shake:U3|b_select_out_p[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X11_Y6_N4; Fanout = 1; COMB Node = 'judge:U6|a_score_tmp[1]~0'
        Info: 3: + IC(2.488 ns) + CELL(0.591 ns) = 3.674 ns; Loc. = LC_X9_Y10_N3; Fanout = 4; REG Node = 'judge:U6|a_score_tmp[1]'
        Info: Total cell delay = 1.186 ns ( 32.28 % )
        Info: Total interconnect delay = 2.488 ns ( 67.72 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "translate:U2|start_out_t" (data pin = "col_in[0]", clock pin = "clk_in") is 1.539 ns
    Info: + Longest pin to register delay is 10.722 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_117; Fanout = 13; PIN Node = 'col_in[0]'
        Info: 2: + IC(4.278 ns) + CELL(0.740 ns) = 6.150 ns; Loc. = LC_X12_Y7_N3; Fanout = 5; COMB Node = 'translate:U2|Mux7~1'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 6.655 ns; Loc. = LC_X12_Y7_N4; Fanout = 1; COMB Node = 'translate:U2|start_out_t~1'
        Info: 4: + IC(2.548 ns) + CELL(0.200 ns) = 9.403 ns; Loc. = LC_X11_Y4_N2; Fanout = 2; COMB Node = 'translate:U2|start_out_t~3'
        Info: 5: + IC(0.728 ns) + CELL(0.591 ns) = 10.722 ns; Loc. = LC_X11_Y4_N1; Fanout = 3; REG Node = 'translate:U2|start_out_t'
        Info: Total cell delay = 2.863 ns ( 26.70 % )
        Info: Total interconnect delay = 7.859 ns ( 73.30 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 9.516 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 39; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 14; REG Node = 'frequency_division:U1|clk_out_f'
        Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X11_Y4_N1; Fanout = 3; REG Node = 'translate:U2|start_out_t'
        Info: Total cell delay = 3.375 ns ( 35.47 % )
        Info: Total interconnect delay = 6.141 ns ( 64.53 % )
Info: tco from clock "clk_in" to destination pin "row_out[3]" through register "translate:U2|row_out_t[3]" is 14.270 ns
    Info: + Longest clock path from clock "clk_in" to source register is 9.516 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 39; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 14; REG Node = 'frequency_division:U1|clk_out_f'
        Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; REG Node = 'translate:U2|row_out_t[3]'
        Info: Total cell delay = 3.375 ns ( 35.47 % )
        Info: Total interconnect delay = 6.141 ns ( 64.53 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; REG Node = 'translate:U2|row_out_t[3]'
        Info: 2: + IC(2.056 ns) + CELL(2.322 ns) = 4.378 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'row_out[3]'
        Info: Total cell delay = 2.322 ns ( 53.04 % )
        Info: Total interconnect delay = 2.056 ns ( 46.96 % )
Info: th for register "translate:U2|b_ok_out_t" (data pin = "col_in[1]", clock pin = "clk_in") is 2.954 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 9.516 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 39; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 14; REG Node = 'frequency_division:U1|clk_out_f'
        Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X11_Y7_N0; Fanout = 4; REG Node = 'translate:U2|b_ok_out_t'
        Info: Total cell delay = 3.375 ns ( 35.47 % )
        Info: Total interconnect delay = 6.141 ns ( 64.53 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 6.783 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_118; Fanout = 15; PIN Node = 'col_in[1]'
        Info: 2: + IC(4.123 ns) + CELL(0.200 ns) = 5.455 ns; Loc. = LC_X11_Y7_N1; Fanout = 3; COMB Node = 'translate:U2|Mux10~1'
        Info: 3: + IC(0.737 ns) + CELL(0.591 ns) = 6.783 ns; Loc. = LC_X11_Y7_N0; Fanout = 4; REG Node = 'translate:U2|b_ok_out_t'
        Info: Total cell delay = 1.923 ns ( 28.35 % )
        Info: Total interconnect delay = 4.860 ns ( 71.65 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Fri Oct 28 16:38:59 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


