$date
	Fri Jul 14 00:09:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module registerfile_tb $end
$var wire 32 ! readdata2 [31:0] $end
$var wire 32 " readdata1 [31:0] $end
$var reg 5 # rd [4:0] $end
$var reg 1 $ regwrite $end
$var reg 5 % rs1 [4:0] $end
$var reg 5 & rs2 [4:0] $end
$var reg 32 ' writedata [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#1
1$
#2
b0 #
#3
b0 '
#4
b1 #
#5
b1 '
#6
b10 #
#7
b10 '
#8
b11 #
#9
b11 '
#10
b100 #
#11
b100 '
#12
b101 #
#13
b101 '
#14
b1 !
b0 "
b1 &
b0 %
#16
b11 !
b10 "
b11 &
b10 %
#18
b101 !
b100 "
b101 &
b100 %
#20
b100 !
b10 "
b100 &
b10 %
#22
0$
#23
b1 #
#24
b100 '
#25
b11 #
#26
b110 '
#27
b11 !
b1 "
b11 &
b1 %
#28
