// Seed: 3664885653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_6;
  always_latch @(id_2 or posedge "") begin : LABEL_0
    return id_2;
  end
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    output wire  id_2,
    input  uwire id_3,
    input  uwire id_4,
    output wor   id_5,
    output wor   id_6
);
  logic [1 : -1] id_8;
  logic id_9;
  ;
  logic id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9
  );
endmodule
