<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>PMOV (to vector) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PMOV (to vector)</h2><p>Move predicate to vector</p>
      <p class="aml">This instruction copies the source SVE predicate register elements into the destination vector
register as a packed bitmap with one bit per predicate element, where bit value
0b1 represents a TRUE predicate element, and bit value 0b0 represents a FALSE
predicate element.</p>
      <p class="aml">Because the number of bits in an SVE predicate element scales with the
vector element size, the behavior varies according to the specified element
size.</p>
      <ul>
        <li>
          When the predicate element specifier is B, every bit in the
  predicate register is copied to the least-significant VL/8 bits of
  the destination vector register. The portion index, if specified,
  must be 0.
        </li>
        <li>
          When the predicate element specifier is H, every second bit in the predicate
  register is copied to the indexed block of VL/16 bits in the
  destination vector register, where the portion index is in the
  range 0 to 1, inclusive.
        </li>
        <li>
          When the predicate element specifier is S, every fourth bit in the predicate
  register is copied to the indexed block of VL/32 bits in the
  destination vector register, where the portion index is in the
  range 0 to 3, inclusive.
        </li>
        <li>
          When the predicate element specifier is D, every eighth bit in the predicate
  register is copied to the indexed block of VL/64 bits in the
  destination vector register, where the portion index is in the
  range 0 to 7, inclusive.
        </li>
      </ul>
      <p class="aml">The portion index is optional, defaulting to 0 if omitted. When the
index is zero, the instruction writes zeroes to the most significant
VL-(VL/esize) bits of the destination vector register. When a non-zero
index is specified, the packed bitmap is inserted into the destination
vector register, and the unindexed blocks remain unchanged.</p>
    
    <p class="desc">
      It has encodings from 4 classes:
      <a href="#iclass_byte">Byte</a>
      , 
      <a href="#iclass_doubleword">Doubleword</a>
      , 
      <a href="#iclass_halfword">Halfword</a>
       and 
      <a href="#iclass_word">Word</a>
    </p>
    <h3 class="classheading"><a id="iclass_byte"/>Byte<span style="font-size:smaller;"><br/>(FEAT_SVE2p1 || FEAT_SME2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td colspan="4" class="lr">Pn</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="2"/><td colspan="2" class="droppedname">opc2</td><td/><td colspan="6"/><td/><td colspan="4"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="pmov_z_pi_b"/><p class="asm-code">PMOV  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>, <a href="#Pn__3" title="Is the name of the source scalable predicate register, encoded in the &quot;Pn&quot; field.">&lt;Pn&gt;</a>.B</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2p1) &amp;&amp; !IsFeatureImplemented(FEAT_SME2p1) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let n : integer = UInt(Pn);
let d : integer = UInt(Zd);
let esize : integer{} = 8;
let imm : integer = 0;</p>
    <h3 class="classheading"><a id="iclass_doubleword"/>Doubleword<span style="font-size:smaller;"><br/>(FEAT_SVE2p1 || FEAT_SME2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">i3h</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td colspan="2" class="lr">i3l</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td colspan="4" class="lr">Pn</td><td colspan="5" class="lr">Zd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="pmov_z_pi_d"/><p class="asm-code">PMOV  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>{[<a href="#imm__83" title="For the &quot;Doubleword&quot; variant: is the optional portion index, in the range 0 to 7, defaulting to 0, encoded in the &quot;i3h:i3l&quot; fields.">&lt;imm&gt;</a>]}, <a href="#Pn__3" title="Is the name of the source scalable predicate register, encoded in the &quot;Pn&quot; field.">&lt;Pn&gt;</a>.D</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2p1) &amp;&amp; !IsFeatureImplemented(FEAT_SME2p1) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let n : integer = UInt(Pn);
let d : integer = UInt(Zd);
let esize : integer{} = 64;
let imm : integer = UInt(i3h::i3l);</p>
    <h3 class="classheading"><a id="iclass_halfword"/>Halfword<span style="font-size:smaller;"><br/>(FEAT_SVE2p1 || FEAT_SME2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td class="lr">i1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td colspan="4" class="lr">Pn</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="2"/><td/><td/><td/><td colspan="6"/><td/><td colspan="4"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="pmov_z_pi_h"/><p class="asm-code">PMOV  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>{[<a href="#imm__84" title="For the &quot;Halfword&quot; variant: is the optional portion index, in the range 0 to 1, defaulting to 0, encoded in the &quot;i1&quot; field.">&lt;imm&gt;</a>]}, <a href="#Pn__3" title="Is the name of the source scalable predicate register, encoded in the &quot;Pn&quot; field.">&lt;Pn&gt;</a>.H</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2p1) &amp;&amp; !IsFeatureImplemented(FEAT_SME2p1) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let n : integer = UInt(Pn);
let d : integer = UInt(Zd);
let esize : integer{} = 16;
let imm : integer = UInt(i1);</p>
    <h3 class="classheading"><a id="iclass_word"/>Word<span style="font-size:smaller;"><br/>(FEAT_SVE2p1 || FEAT_SME2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td colspan="2" class="lr">i2</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td colspan="4" class="lr">Pn</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="2"/><td colspan="2"/><td/><td colspan="6"/><td/><td colspan="4"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="pmov_z_pi_s"/><p class="asm-code">PMOV  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>{[<a href="#imm__85" title="For the &quot;Word&quot; variant: is the optional portion index, in the range 0 to 3, defaulting to 0, encoded in the &quot;i2&quot; field.">&lt;imm&gt;</a>]}, <a href="#Pn__3" title="Is the name of the source scalable predicate register, encoded in the &quot;Pn&quot; field.">&lt;Pn&gt;</a>.S</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2p1) &amp;&amp; !IsFeatureImplemented(FEAT_SME2p1) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let n : integer = UInt(Pn);
let d : integer = UInt(Zd);
let esize : integer{} = 32;
let imm : integer = UInt(i2);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd&gt;</td><td><a id="Zd"/>
        
          <p class="aml">Is the name of the destination scalable vector register, encoded in the "Zd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pn&gt;</td><td><a id="Pn__3"/>
        
          <p class="aml">Is the name of the source scalable predicate register, encoded in the "Pn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__83"/>
        
          <p class="aml">For the "Doubleword" variant: is the optional portion index, in the range 0 to 7, defaulting to 0, encoded in the "i3h:i3l" fields.</p>
        
      </td></tr><tr><td/><td><a id="imm__84"/>
        
          <p class="aml">For the "Halfword" variant: is the optional portion index, in the range 0 to 1, defaulting to 0, encoded in the "i1" field.</p>
        
      </td></tr><tr><td/><td><a id="imm__85"/>
        
          <p class="aml">For the "Word" variant: is the optional portion index, in the range 0 to 3, defaulting to 0, encoded in the "i2" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
let operand : bits(PL) = P{}(n);
var result : bits(VL);

if imm == 0 then
    result = Zeros{VL};
else
    result = <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(d);
end;

for e = 0 to elements-1 do
    result[(elements * imm) + e] = <a href="shared_pseudocode.html#func_PredicateElement_4" title="">PredicateElement</a>{PL}(operand, e, esize);
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(d) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
