*$
* TPS1H200A-Q1
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS1H200A-Q1
* Date: 08APR2021
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.2-2016 S074
* EVM Order Number: TPS1H200-Q1EVM
* EVM Users Guide: SLVUBF0–February 2018
* Datasheet: SLVSEE0C–FEBRUARY 2018–REVISED DECEMBER 2019
*
* Model Version: Final 1.20
*
*****************************************************************************
*
* Updates:
*
* Final 1.20
* 1. New thermal features are added to the model which includes TJ and TCON
*    calculation based on MOSFET power dissipation, RC foster model and ambient 
*    temperature,Thermal shutdown feature and retry.
* 2. RON variation with temperature.
* 3. Current limit is halved when TJ>175degC till TJ<155degC.
* 4. Auto-retry and latch-off mode delay are modified. Model is modified for 
*    accuracy and simplicity.
* 5. Fault_N pin functionality and delays are been modified to satisfy all the 
*    conditions as per Table 2. Fault Truth Table of DS.
*
* Final 1.10
* Modification of DELAY pin voltage and current in Auto retry mode. 
* The voltage and current relation is modelled as per the below data:
* During Auto- Retry mode,
* When VS= 13.465V: VDELAY = 6.52V, IDELAY= 0.071mA
* When VS= 23.979V: VDELAY = 6.66V, IDELAY = 0.178mA.
* During other modes the function remains the same as pervious release.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features have been modelled
*	1. Switching characteristics- SR and turn on and turn off delays
*	2. Programmable current limit with external resistor 
*	3. Short circuit/Over load protection
*	4. Inductive load negative voltage clamp
*	5. Overload and short to ground detection
*	6. Open load and short to battery detection
*   7. Thermal shutdown and Thermal swing
*
* B. Features haven't been modelled
*   1. Leakage and reverse current characteristics
*
* C. Application Notes
*   1. The parameter TEMP_AMB is used to indicate the ambient temperature
*      in Degree Celsius.
*   2. Voltage at pin TJ and TCON will determine the Junction temperature 
*      and controller temperature respectively at every instance.
*
*****************************************************************************
.SUBCKT  TPS1H200A-Q1_TRANS  CL DELAY DIAG_EN FAULT_N GND IN OUT PAD TCON TJ VS
+  PARAMS: TEMP_AMB=25
R_R2         GND 0  1m TC=0,0 
R_R4         PAD 0  1m TC=0,0 
X_U4_U1         U4_N16641702 TJ U4_N16641412 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U4_R5         U4_N16632389 U4_N16632403  0.80487919563369  
R_U4_R10         U4_N16632459 U4_N16632473  9.71237648652473  
R_U4_R20         U4_N16649517 U4_N16649531  9.47411744857592  
C_U4_C14         0 TSD  1.443n  
R_U4_R22         U4_N16649545 U4_N16649559  8.5779177441895  
C_U4_C20         U4_N16649517 U4_N16649531  0.152432509603501 IC=0 
R_U4_R11         U4_N16632473 U4_N16632487  5.14494636292642  
E_U4_ABM4         U4_N16651839 0 VALUE { if((V(TJ)-V(TCON))>60-(10*V(TSW)),1,0)
+     }
C_U4_C22         U4_N16649545 U4_N16649559  9.91259247221608 IC=0 
R_U4_R2         U4_N16632347 U4_N16632361  0.0948908952912604  
C_U4_C8         U4_N16632431 U4_N16632445  0.0198552958316777 IC=0 
G_U4_ABM3I1         0 TJ VALUE { (V(VS)-V(OUT))*V(ISENSE)    }
R_U4_R25         U4_N16651839 TSW  1 TC=0,0 
R_U4_R19         U4_N16649503 U4_N16649517  11.3844292910892  
C_U4_C12         U4_N16632487 U4_TEMP_AMB  9.62497137446485 IC=0 
R_U4_R16         U4_N16649461 U4_N16649475  0.0000107245167205902  
R_U4_R18         U4_N16649489 U4_N16649503  7.53598987377462  
X_U4_U215         U4_N16647331 U4_N16641457 HALF_CL_WINDOW N16641473
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U4_C11         U4_N16632473 U4_N16632487  1.28233461700887 IC=0 
V_U4_TAMB6         U4_N16649559 0 {Temp_Amb}
E_U4_ABM2         U4_N16642623 0 VALUE { if( V(TJ)>175-(10*V(TSD)),1,0)    }
R_U4_R12         U4_N16632487 U4_TEMP_AMB  8.84026857684016  
X_U4_U219         TSD TSW THERMAL_FAULT OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C18         U4_N16649489 U4_N16649503  0.0177593332073579 IC=0 
R_U4_R7         U4_N16632417 U4_N16632431  4.03151325653961  
C_U4_C5         U4_N16632389 U4_N16632403  0.00137409571018347 IC=0 
C_U4_C13         0 VRON  1n  
C_U4_C10         U4_N16632459 U4_N16632473  0.148125768615493 IC=0 
C_U4_C16         U4_N16649461 U4_N16649475  5.18540450666996 IC=0 
C_U4_C2         U4_N16632347 U4_N16632361  0.000113008457119714 IC=0 
X_U4_U218         TSD U4_N16647331 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U4_R17         U4_N16649475 U4_N16649489  3.63943428401114  
C_U4_C7         U4_N16632417 U4_N16632431  0.0102508991589552 IC=0 
R_U4_R3         U4_N16632361 U4_N16632375  0.0000107308291494304  
G_U4_ABM3I2         0 TCON VALUE { (V(VS)-V(OUT))*V(ISENSE)    }
C_U4_C15         TCON U4_N16649461  1138.23721186379 IC=0 
C_U4_C25         0 TSW  1.443n  
C_U4_C9         U4_N16632445 U4_N16632459  0.0429155435731911 IC=0 
R_U4_R4         U4_N16632375 U4_N16632389  0.0557261056191853  
R_U4_R9         U4_N16632445 U4_N16632459  11.2536782470416  
C_U4_C17         U4_N16649475 U4_N16649489  0.00877287089978931 IC=0 
V_U4_TAMB         U4_TEMP_AMB 0 {Temp_Amb}
C_U4_C4         U4_N16632375 U4_N16632389  0.00299196416764465 IC=0 
X_U4_U41         U4_N16641412 U4_N16641457 ONE_SHOT PARAMS:  T=100  
R_U4_R13         U4_N16644748 VRON  1 TC=0,0 
E_U4_ABM5         U4_N16644748 0 VALUE { (3u*V(TJ)*V(TJ)+ 0.0007*V(TJ)+0.1895) 
+    }
R_U4_R1         TJ U4_N16632347  0.0266334964691255  
C_U4_C19         U4_N16649503 U4_N16649517  0.0414708440923799 IC=0 
R_U4_R14         U4_N16642623 TSD  1 TC=0,0 
C_U4_C3         U4_N16632361 U4_N16632375  5.18225582918794 IC=0 
R_U4_R8         U4_N16632431 U4_N16632445  7.47576780023876  
R_U4_R15         TCON U4_N16649461  0.0266438071210062  
V_U4_TAMB5         U4_N16641702 0 155
C_U4_C1         TJ U4_N16632347  1140.28738823448 IC=0 
R_U4_R6         U4_N16632403 U4_N16632417  3.23338323633506  
R_U4_R21         U4_N16649531 U4_N16649545  4.98303735552083  
C_U4_C21         U4_N16649531 U4_N16649545  1.33289659015651 IC=0 
C_U4_C6         U4_N16632403 U4_N16632417  0.00161656812126352 IC=0 
X_U1_U2_U252         U1_U2_N17834903 U1_U2_N17834927 U1_U2_N17834757 N17834931
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U245         0 U1_U2_N17367230 D_D
X_U1_U2_U2         DELAY U1_U2_N17827635 U1_U2_VDLREF COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U68         OUT U1_U2_N17834613 U1_U2_OUT_HIGH COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U241         DELAY U1_U2_N17826957 U1_U2_VDL_TH COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U1_U2_C1         0 U1_U2_N17367230  1u  
X_U1_U2_U263         U1_U2_IN_B U1_U2_TFAULT ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=8.5m VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U2_S3    U1_U2_N17835601 0 FAULT_N 0 CL_CS_FAULT1_U1_U2_S3 
V_U1_U2_V13         U1_U2_5VDC 0 5Vdc
X_U1_U2_U258         U1_U2_N17835101 U1_U2_N17835060 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U289         U1_U2_RECOVERY U1_U2_N17846741 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=425u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
G_U1_U2_ABMII1         0 DELAY VALUE {
+  If(V(U1_U2_RES_MODE)>0.5,4.9m*V(U1_IN_OK),4.5u*V(U1_IN_OK))    }
V_U1_U2_V17         U1_U2_N17831059 0 0.55
E_U1_U2_ABM13         U1_U2_N16941988 0 VALUE { LIMIT(V(U1_U2_N16941951), 0,
+  30u)    }
V_U1_U2_V14         U1_U2_N17773583 0 2
V_U1_U2_V3         U1_U2_N17827635 0 1.45
R_U1_U2_Rsource         U1_U2_N16978207 U1_U2_VCL_REF  1u TC=0,0 
X_U1_U2_U35         U1_U2_OS U1_U2_N17777478 ONE_SHOT PARAMS:  T=400000  
X_U1_U2_U287         U1_U2_N16914600 U1_U2_N17835390 U1_U2_RECOVERY_FLT
+  U1_U2_N17835601 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U290         U1_U2_N17846741 U1_U2_N17839270 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U71         U1_U2_CL_FAULT U1_U2_N17834532 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U236         U1_U2_OL_DEC_H U1_U2_N17834690 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=300u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
V_U1_U2_V12         U1_U2_IOL_ON 0 10m
R_U1_U2_R8         U1_CH1_VCL 0  1k TC=0,0 
E_U1_U2_ABM15         U1_U2_N17762029 0 VALUE {
+  if((V(DELAY)*V(U1_U2_DEL_DETECT))>2.5,1,0)    }
X_U1_U2_U12         U1_IN_OK U1_U2_IN_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U2_U31         U1_U2_CL_FAULT U1_U2_N17834451 U1_U2_TCL_DEG AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_F3    U1_U2_N16942046 U1_U2_N16941586 U1_U2_5VDC U1_U2_N16941916
+  CL_CS_FAULT1_U1_U2_F3 
X_U1_U2_U278         U1_U2_GATE_DIS_2 U1_U2_N17836883 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1u
X_U1_U2_U64         U1_U2_N17773614 U1_U2_N17773583 D_D
E_U1_U2_E1         U1_U2_N17834925 0 VS OUT 1
X_U1_U2_U60         U1_IN_OK U1_U2_DEL_DETECT ONE_SHOT PARAMS:  T=100  
X_U1_U2_U274         THERMAL_FAULT U1_U2_GATE_DIS_1 U1_U2_GATE_DIS_2
+  U1_U2_ILIM_THML_FLT OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U248         U1_U2_THIC_OFF U1_U2_N17832527 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U220         U1_U2_N17834532 U1_IN_OK U1_U2_N17834554 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_S8    U1_U2_N17836883 0 U1_U2_N17367230 0 CL_CS_FAULT1_U1_U2_S8 
X_U1_U2_S7    U1_U2_RES_MODE 0 DELAY 0 CL_CS_FAULT1_U1_U2_S7 
X_U1_U2_H1    U1_U2_N16941762 0 U1_U2_N16941797 0 CL_CS_FAULT1_U1_U2_H1 
X_U1_U2_U66         U1_IN_OK U1_U2_N17777475 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U2_U250         U1_U2_TCL_DEG U1_U2_N17834445 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U255         U1_U2_ILIM_THML_FLT U1_U2_N17835052 ONE_SHOT PARAMS: 
+  T=1000  
X_U1_U2_U15         U1_U2_IOL_ON ISENSE U1_U2_N17834698 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U235         U1_U2_OL_DEC_L U1_U2_N17834901 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=300u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U2_U259         U1_U2_N17834447 U1_U2_N17834694 U1_U2_N17834757
+  U1_U2_N17834780 U1_U2_N17835390 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U2_U5         U1_VCL_TH U1_CH1_VCL U1_U2_CL_FLAG1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U277         U1_DIAG_EN_OK U1_U2_N16914600 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U1_U2_G1         0 U1_CH1_VCL U1_U2_N16941875 0 1
X_U1_U2_U244         U1_U2_N17367230 U1_U2_N17831059 D_D
X_U1_U2_U256         U1_U2_N17835052 U1_U2_N17835060 U1_U2_N17834780
+  U1_U2_RECOVERY SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U246         U1_U2_N17834445 U1_U2_N17834470 U1_U2_N17834447 N17834474
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U266         U1_U2_OUT_HIGH U1_IN_OK U1_U2_N17834698 U1_U2_OL_DEC_H
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_S6    U1_U2_N177736350 0 DELAY U1_U2_N17773614 CL_CS_FAULT1_U1_U2_S6 
R_U1_U2_R9         U1_U2_N16941954 0  18k TC=0,0 
X_U1_U2_U264         U1_U2_N17834554 U1_U2_TFAULT U1_U2_N17834560 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U2_V11         U1_U2_VOL_OFF 0 2
E_U1_U2_ABM12         U1_U2_N16941875 0 VALUE { LIMIT(V(U1_U2_N16941797), 0,
+  1.92m)    }
X_U1_U2_U7         U1_U2_VOL_OFF U1_U2_N17834925 U1_U2_N17834907 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U2_V16         U1_U2_N17826957 0 2.7
X_U1_U2_U247         U1_U2_N17832527 U1_U2_N17367230 U1_U2_GATE_DIS_2 N17832595
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U20         U1_IN_OK U1_U2_N17303842 U1_U2_N17833023 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U61         U1_U2_N17762029 U1_U2_N17762065 U1_U2_RES_MODE N17762102
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U267         U1_U2_N17834690 U1_U2_N17834692 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U269         U1_U2_N17834698 U1_U2_N17834788 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_S5    U1_U2_GATE_DIS_2 0 U1_GATE OUT CL_CS_FAULT1_U1_U2_S5 
X_U1_U2_U265         U1_U2_N17834560 U1_U2_N17834470 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U249         U1_U2_N17833023 U1_U2_IN_B U1_U2_GATE_DIS_1 N17835682
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U254         U1_U2_N17834907 U1_U2_N17834990 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_S4    U1_U2_GATE_DIS_1 0 U1_GATE OUT CL_CS_FAULT1_U1_U2_S4 
V_U1_U2_V15         U1_U2_N17834613 0 1m
X_U1_U2_U37         U1_U2_OS U1_U2_VDLREF U1_U2_N17303842 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U272         U1_U2_OUT_HIGH U1_U2_IN_B U1_U2_N17834907 U1_U2_OL_DEC_L
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U24         U1_U2_VDL_TH U1_U2_TCL_DEG U1_U2_N17044307 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U65         U1_U2_DEL_DETECT U1_U2_RES_MODE U1_U2_N177736350
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_F2    U1_U2_5VDC U1_U2_N16942046 U1_U2_5VDC U1_U2_N16941762
+  CL_CS_FAULT1_U1_U2_F2 
X_U1_U2_F1    U1_U2_N16978207 CL U1_U2_N16941586 0 CL_CS_FAULT1_U1_U2_F1 
X_U1_U2_U67         U1_U2_N17777478 U1_U2_N17777475 U1_U2_N17355357
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U19         U1_U2_TCL_DEG U1_U2_N16991030 U1_U2_OS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U2_G3         U1_U2_N17831059 U1_U2_N17367230 U1_U2_GATE_DIS_2 0 0.5u
X_U1_U2_U3          U1_U2_N17044307 U1_U2_THIC_OFF DELAY_GEN PARAMS: DELAY=40m
+  RINP=1k
X_U1_U2_U231         U1_IN_OK U1_U2_N17834451 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=425u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U2_U279         U1_U2_RECOVERY U1_U2_RECOVERY_WINDOW ONE_SHOT PARAMS: 
+  T=1000  
X_U1_U2_U270         U1_U2_N17834788 U1_U2_TFAULT U1_U2_N17834794 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_S2    U1_U2_N17355357 0 DELAY 0 CL_CS_FAULT1_U1_U2_S2 
X_U1_U2_U251         U1_U2_N17834901 U1_U2_N17834903 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U257         U1_U2_ILIM_THML_FLT U1_U2_N17835099 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U63         U1_IN_OK U1_U2_N17762065 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U2_H2    U1_U2_N16941916 0 U1_U2_N16941951 0 CL_CS_FAULT1_U1_U2_H2 
G_U1_U2_G2         0 U1_U2_N16941954 U1_U2_N16941988 0 1
X_U1_U2_U273         U1_U2_N17834990 U1_IN_OK U1_U2_N17834995 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U268         U1_U2_N17834692 U1_U2_N17834718 U1_U2_N17834694 N17834722
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U242         U1_U2_VDL_TH U1_U2_N16991030 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U271         U1_U2_N17834794 U1_U2_N17834718 ONE_SHOT PARAMS:  T=1000  
V_U1_U2_V10         U1_U2_VCL_REF 0 0.8Vdc
X_U1_U2_U239         U1_U2_CL_FLAG1 U1_U2_CL_FAULT ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=140u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U2_U253         U1_U2_N17834995 U1_U2_N17834927 ONE_SHOT PARAMS:  T=1000  
X_U1_U2_U275         U1_U2_N17835099 U1_U2_TFAULT U1_U2_N17835101 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U281         U1_U2_RECOVERY_WINDOW U1_U2_N17839270 U1_U2_RECOVERY_FLT
+  N17839291 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_U3_ABM2I10         U1_GATE 0 VALUE { IF(V(U1_U3_N17205597)-V(0)>0.5,
+  10u,0)    }
X_U1_U3_U26         U1_U3_N17454347 U1_U3_N17461141 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U3_R11         U1_VCL_TH 0  1k TC=0,0 
E_U1_U3_ABM8         U1_U3_N17205777 0 VALUE { IF(V(U1_VCL_TH)
+  >1.5*V(U1_CH1_VCL),1,0)    }
V_U1_U3_V20         U1_U3_N17205460 0 5
R_U1_U3_R3         U1_U3_N17205516 U1_U3_N17205493  500 TC=0,0 
X_U1_U3_U16         U1_U3_N17461141 U1_SWEN U1_U3_N17457749 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U3_E1         U1_U3_V_GAIN 0 TABLE { V(ISENSE, 0) } 
+ ( (0.1,16m) (0.5,50m) (0.7,12m) (1.6,8m) )
X_U1_U3_U20         U1_GATE U1_U3_N17288546 D_D
X_U1_U3_U6         U1_U3_N17205777 U1_U3_FASTTRIP ONE_SHOT PARAMS:  T=300  
V_U1_U3_V17         U1_U3_N17469630 0 0
E_U1_U3_ABM2         U1_U3_N17205516 0 VALUE { IF(V(U1_U3_N17454347)>0.5 &
+  V(U1_GATE)<2.02,1.2u,0)    }
G_U1_U3_ABM2I5         U1_GATE 0 VALUE {
+  IF(V(U1_U3_FASTTRIP)-V(0)>0.5,V(U1_U3_FT_GAIN)*0.25m,0)    }
R_U1_U3_R8         U1_GATE 0  840k TC=0,0 
E_U1_U3_ABM1         U1_U3_N17205441 0 VALUE { IF(V(U1_U3_N17457749)>0.5,16u,0)
+     }
G_U1_U3_ABM2I1         U1_GATE 0 VALUE { IF(V(U1_U3_N17462353)-V(0)>0.5,135u,0)
+     }
X_U1_U3_H1    VS U1_U3_N17286563 ISENSE 0 DRIVER1_U1_U3_H1 
G_U1_U3_ABM2I4         U1_GATE 0 VALUE {
+  LIMIT(((V(U1_VCL_TH)-V(U1_CH1_VCL))*V(U1_U3_V_GAIN)),0,1m)    }
R_U1_U3_R2         U1_U3_N17205441 U1_U3_N17205424  1 TC=0,0 
M_U1_U3_M1         U1_U3_N17337680 U1_GATE OUT OUT NMOS01           
G_U1_U3_G2         U1_U3_N17205460 U1_GATE U1_U3_N17205493 0 10
X_U1_U3_U22         OUT U1_U3_N17337680 D_D
G_U1_U3_G3         U1_GATE 0 THERMAL_FAULT 0 1m
V_U1_U3_V16         U1_U3_N17288546 VS 4.5
X_U1_U3_U25         U1_SWEN U1_U3_N17206064 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U3_U28         U1_U3_N17286563 U1_U3_N17337680 VRON 0 RVAR PARAMS:  RREF=1
G_U1_U3_G1         U1_U3_N17205436 U1_GATE U1_U3_N17205424 0 10
X_U1_U3_U17         U1_U3_N17462384 U1_U3_N17206064 U1_U3_N17462353
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U3_ABM2I11         0 U1_VCL_TH VALUE {
+  if(V(HALF_CL_WINDOW)<0.5,V(ISENSE)/2500,V(ISENSE)/1250 )    }
X_U1_U3_U27         U1_U3_N17205597 U1_U3_N17462384 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_U3_V19         U1_U3_N17205436 0 5
X_U1_U3_U11         U1_SWEN U1_U3_N17454347 ONE_SHOT PARAMS:  T=43000  
C_U1_U3_Cgs         U1_GATE 0  380p IC=0 TC=0,0 
X_U1_U3_U21         U1_U3_N17205457 OUT D_D
X_U1_U3_U23         U1_U3_N17469630 U1_GATE D_D
E_U1_U3_E2         U1_U3_FT_GAIN 0 TABLE { V(ISENSE, 0) } 
+ ( (0,0) (0.1,20) (0.5, 15) (1,6) (1.6,5) )
V_U1_U3_V14         VS U1_U3_N17205457 55
C_U1_U3_C2         0 U1_U3_N17205424  1u  TC=0,0 
X_U1_U3_U15         U1_U3_N17206064 U1_U3_N17205597 ONE_SHOT PARAMS:  T=49000  
C_U1_U3_C3         0 U1_U3_N17205493  1.3n  TC=0,0 
R_U1_U1_R1         IN 0  175k TC=0,0 
X_U1_U1_U2         IN U1_U1_N16778379 U1_U1_N167783383 U1_IN_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U4         DIAG_EN U1_U1_N19306 U1_U1_N192183 U1_U1_N19376
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U1_V3         U1_U1_N167783383 0 250m
R_U1_U1_R4         DIAG_EN 0  275k TC=0,0 
V_U1_U1_V4         U1_U1_N16778379 0 2
R_U1_U1_R3         U1_U1_N19376 U1_U1_N29577  1 TC=0,0 
C_U1_U1_C3         U1_SWEN 0  1n  TC=0,0 
V_U1_U1_V5         U1_U1_N192183 0 250m
X_U1_U1_U1         VS U1_U1_VUVR U1_U1_N167782823 U1_U1_VS_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U1_C2         0 U1_U1_N29577  1n  TC=0,0 
V_U1_U1_Vuv_hys         U1_U1_N167782823 0 0.5
R_U1_U1_R5         U1_U1_N16780788 U1_SWEN  10 TC=0,0 
V_U1_U1_V6         U1_U1_N19306 0 2
V_U1_U1_V2         U1_U1_VUVR 0 3.7
E_U1_U1_ABM2         U1_DIAG_EN_OK 0 VALUE { IF(V(U1_U1_N29577)>0.5,1,0)    }
X_U1_U1_U3         U1_U1_VS_OK U1_IN_OK U1_U1_N16780788 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
.ENDS   TPS1H200A-Q1_TRANS
*$
.subckt CL_CS_FAULT1_U1_U2_S3 1 2 3 4  
S_U1_U2_S3         3 4 1 2 _U1_U2_S3
RS_U1_U2_S3         1 2 1G
.MODEL         _U1_U2_S3 VSWITCH Roff=1G Ron=10 Voff=0.2 Von=0.8
.ends CL_CS_FAULT1_U1_U2_S3
*$
.subckt CL_CS_FAULT1_U1_U2_F3 1 2 3 4  
F_U1_U2_F3         3 4 VF_U1_U2_F3 7.5m
VF_U1_U2_F3         1 2 0V
.ends CL_CS_FAULT1_U1_U2_F3
*$
.subckt CL_CS_FAULT1_U1_U2_S8 1 2 3 4  
S_U1_U2_S8         3 4 1 2 _U1_U2_S8
RS_U1_U2_S8         1 2 1G
.MODEL         _U1_U2_S8 VSWITCH Roff=10e9 Ron=1 Voff=0.8 Von=0.2
.ends CL_CS_FAULT1_U1_U2_S8
*$
.subckt CL_CS_FAULT1_U1_U2_S7 1 2 3 4  
S_U1_U2_S7         3 4 1 2 _U1_U2_S7
RS_U1_U2_S7         1 2 1G
.MODEL         _U1_U2_S7 VSWITCH Roff=10G Ron={1/764u} Voff=0.2 Von=0.8
.ends CL_CS_FAULT1_U1_U2_S7
*$
.subckt CL_CS_FAULT1_U1_U2_H1 1 2 3 4  
H_U1_U2_H1         3 4 VH_U1_U2_H1 1
VH_U1_U2_H1         1 2 0V
.ends CL_CS_FAULT1_U1_U2_H1
*$
.subckt CL_CS_FAULT1_U1_U2_S6 1 2 3 4  
S_U1_U2_S6         3 4 1 2 _U1_U2_S6
RS_U1_U2_S6         1 2 1G
.MODEL         _U1_U2_S6 VSWITCH Roff=1m Ron=10G Voff=0.2 Von=0.8
.ends CL_CS_FAULT1_U1_U2_S6
*$
.subckt CL_CS_FAULT1_U1_U2_S5 1 2 3 4  
S_U1_U2_S5         3 4 1 2 _U1_U2_S5
RS_U1_U2_S5         1 2 1G
.MODEL         _U1_U2_S5 VSWITCH Roff=10e9 Ron=10 Voff=0.2 Von=0.8
.ends CL_CS_FAULT1_U1_U2_S5
*$
.subckt CL_CS_FAULT1_U1_U2_S4 1 2 3 4  
S_U1_U2_S4         3 4 1 2 _U1_U2_S4
RS_U1_U2_S4         1 2 1G
.MODEL         _U1_U2_S4 VSWITCH Roff=10e9 Ron=10 Voff=0.2 Von=0.8
.ends CL_CS_FAULT1_U1_U2_S4
*$
.subckt CL_CS_FAULT1_U1_U2_F2 1 2 3 4  
F_U1_U2_F2         3 4 VF_U1_U2_F2 1
VF_U1_U2_F2         1 2 0V
.ends CL_CS_FAULT1_U1_U2_F2
*$
.subckt CL_CS_FAULT1_U1_U2_F1 1 2 3 4  
F_U1_U2_F1         3 4 VF_U1_U2_F1 1
VF_U1_U2_F1         1 2 0V
.ends CL_CS_FAULT1_U1_U2_F1
*$
.subckt CL_CS_FAULT1_U1_U2_S2 1 2 3 4  
S_U1_U2_S2         3 4 1 2 _U1_U2_S2
RS_U1_U2_S2         1 2 1G
.MODEL         _U1_U2_S2 VSWITCH Roff=10G Ron=10 Voff=0.2 Von=0.8
.ends CL_CS_FAULT1_U1_U2_S2
*$
.subckt CL_CS_FAULT1_U1_U2_H2 1 2 3 4  
H_U1_U2_H2         3 4 VH_U1_U2_H2 1
VH_U1_U2_H2         1 2 0V
.ends CL_CS_FAULT1_U1_U2_H2
*$
.subckt DRIVER1_U1_U3_H1 1 2 3 4  
H_U1_U3_H1         3 4 VH_U1_U3_H1 1
VH_U1_U3_H1         1 2 0V
.ends DRIVER1_U1_U3_H1
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT d_d 1 2
d1 1 2 dd
.MODEL dd d ( is=1e-015 n=0.01 tt=1e-011 )
.ENDS d_d
*$
.MODEL NMOS01 NMOS (VTO = 2.02 KP = 156250 LAMBDA  = 0.001)
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 10n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT DELAY_GEN INP OUT PARAMS: RINP = 1k DELAY = 10n
R1 INP 101 {RINP}
C1 101 102 { 1.4427 * DELAY / RINP }
E1 102 0 OUT 0 0.5
E2 OUT 0 VALUE {IF(V(101) > 0.5, 1, 0)}
.ENDS DELAY_GEN
*$
.SUBCKT RVAR 101 102 201 202 PARAMS: RREF=1
rin 201 202 1G
r 301 0 {rref}
fcopy 0 301 vsense 1
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1
vsense 106 102 0
.ENDS RVAR
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$