# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ecgr-3183-final-project.srcs/sources_1/new/ADD.vhd" \
"../../../../ecgr-3183-final-project.srcs/sim_1/new/ADD_tb.vhd" \

# Do not sort compile order
nosort
