ISim log file
Running: /home/artmad/VLSI/VerilogLab/4x1Mux/Mux4x1/mux4x1_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/artmad/VLSI/VerilogLab/4x1Mux/Mux4x1/mux4x1_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Time | tsel | ta | tb | tc | td | out
Finished circuit initialization process.
5000 |  00   | 0  | 1  | 0  | 1  | 0
10000 |  01   | 1  | 1  | 0  | 1  | 1
15000 |  10   | 0  | 0  | 0  | 1  | 0
20000 |  11   | 1  | 1  | 1  | 1  | 1
Stopped at time : 20 ns : File "/home/artmad/VLSI/VerilogLab/4x1Mux/tb/4x1Mux_tb.v" Line 35
# exit 0
